// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "10/24/2025 16:45:19"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	CLOCK_50,
	OV7670_PCLK,
	OV7670_XCLK,
	OV7670_VSYNC,
	OV7670_HREF,
	OV7670_DATA,
	OV7670_SIOC,
	OV7670_SIOD,
	OV7670_PWON,
	OV7670_RESET,
	KEY,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	CLOCK_50;
input 	OV7670_PCLK;
output 	OV7670_XCLK;
input 	OV7670_VSYNC;
input 	OV7670_HREF;
input 	[7:0] OV7670_DATA;
output 	OV7670_SIOC;
inout 	OV7670_SIOD;
output 	OV7670_PWON;
output 	OV7670_RESET;
input 	[3:0] KEY;
output 	VGA_HS;
output 	VGA_VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;

// Design Ports Information
// OV7670_XCLK	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_SIOC	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_PWON	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_RESET	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// OV7670_SIOD	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV7670_PCLK	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_VSYNC	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_HREF	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[0]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[1]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[2]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[3]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[4]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[5]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[6]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OV7670_DATA[7]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \OV7670_SIOD~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \U1|Inst_i2c_sender|busy_sr~6_combout ;
wire \U1|Inst_i2c_sender|Add0~18 ;
wire \U1|Inst_i2c_sender|Add0~13_sumout ;
wire \U1|Inst_i2c_sender|divider[1]~4_combout ;
wire \U1|Inst_i2c_sender|Add0~14 ;
wire \U1|Inst_i2c_sender|Add0~9_sumout ;
wire \U1|Inst_i2c_sender|divider[2]~3_combout ;
wire \U1|Inst_i2c_sender|Add0~10 ;
wire \U1|Inst_i2c_sender|Add0~21_sumout ;
wire \U1|Inst_i2c_sender|divider[3]~6_combout ;
wire \U1|Inst_i2c_sender|Add0~22 ;
wire \U1|Inst_i2c_sender|Add0~25_sumout ;
wire \U1|Inst_i2c_sender|divider[4]~7_combout ;
wire \U1|Inst_i2c_sender|Add0~26 ;
wire \U1|Inst_i2c_sender|Add0~29_sumout ;
wire \U1|Inst_i2c_sender|divider[5]~8_combout ;
wire \U1|Inst_i2c_sender|Add0~30 ;
wire \U1|Inst_i2c_sender|Add0~5_sumout ;
wire \U1|Inst_i2c_sender|divider[6]~2_combout ;
wire \U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ;
wire \U1|Inst_i2c_sender|Equal3~0_combout ;
wire \U1|Inst_i2c_sender|divider[6]~0_combout ;
wire \U1|Inst_i2c_sender|Add0~6 ;
wire \U1|Inst_i2c_sender|Add0~1_sumout ;
wire \U1|Inst_i2c_sender|divider[7]~1_combout ;
wire \U1|Inst_i2c_sender|divider[7]~DUPLICATE_q ;
wire \U1|Inst_i2c_sender|data_sr~0_combout ;
wire \U1|Inst_i2c_sender|taken~q ;
wire \U1|Inst_ov7670_registers|address[0]~0_combout ;
wire \U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|Add0~1_sumout ;
wire \U1|Inst_ov7670_registers|Add0~2 ;
wire \U1|Inst_ov7670_registers|Add0~5_sumout ;
wire \U1|Inst_ov7670_registers|Add0~6 ;
wire \U1|Inst_ov7670_registers|Add0~9_sumout ;
wire \U1|Inst_ov7670_registers|Add0~10 ;
wire \U1|Inst_ov7670_registers|Add0~13_sumout ;
wire \U1|Inst_ov7670_registers|Add0~14 ;
wire \U1|Inst_ov7670_registers|Add0~17_sumout ;
wire \U1|Inst_ov7670_registers|Add0~18 ;
wire \U1|Inst_ov7670_registers|Add0~21_sumout ;
wire \U1|Inst_ov7670_registers|Add0~22 ;
wire \U1|Inst_ov7670_registers|Add0~25_sumout ;
wire \U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|WideOr16~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr16~1_combout ;
wire \U1|Inst_ov7670_registers|sreg.1111111111111111~q ;
wire \U1|Inst_i2c_sender|Add0~17_sumout ;
wire \U1|Inst_i2c_sender|divider~5_combout ;
wire \U1|Inst_i2c_sender|Equal4~0_combout ;
wire \U1|Inst_i2c_sender|busy_sr[0]~33_combout ;
wire \U1|Inst_i2c_sender|busy_sr~1_combout ;
wire \U1|Inst_i2c_sender|busy_sr~0_combout ;
wire \U1|Inst_i2c_sender|busy_sr~2_combout ;
wire \U1|Inst_i2c_sender|busy_sr~31_combout ;
wire \U1|Inst_i2c_sender|busy_sr~28_combout ;
wire \U1|Inst_i2c_sender|busy_sr~25_combout ;
wire \U1|Inst_i2c_sender|busy_sr~22_combout ;
wire \U1|Inst_i2c_sender|busy_sr~19_combout ;
wire \U1|Inst_i2c_sender|busy_sr~16_combout ;
wire \U1|Inst_i2c_sender|busy_sr~13_combout ;
wire \U1|Inst_i2c_sender|busy_sr~8_combout ;
wire \U1|Inst_i2c_sender|busy_sr~9_combout ;
wire \U1|Inst_i2c_sender|busy_sr~32_combout ;
wire \U1|Inst_i2c_sender|busy_sr~29_combout ;
wire \U1|Inst_i2c_sender|busy_sr~26_combout ;
wire \U1|Inst_i2c_sender|busy_sr~23_combout ;
wire \U1|Inst_i2c_sender|busy_sr~20_combout ;
wire \U1|Inst_i2c_sender|busy_sr~17_combout ;
wire \U1|Inst_i2c_sender|busy_sr~14_combout ;
wire \U1|Inst_i2c_sender|busy_sr~10_combout ;
wire \U1|Inst_i2c_sender|busy_sr~11_combout ;
wire \U1|Inst_i2c_sender|busy_sr~30_combout ;
wire \U1|Inst_i2c_sender|busy_sr~27_combout ;
wire \U1|Inst_i2c_sender|busy_sr~24_combout ;
wire \U1|Inst_i2c_sender|busy_sr~21_combout ;
wire \U1|Inst_i2c_sender|busy_sr~18_combout ;
wire \U1|Inst_i2c_sender|busy_sr~15_combout ;
wire \U1|Inst_i2c_sender|busy_sr~12_combout ;
wire \U1|Inst_i2c_sender|busy_sr~7_combout ;
wire \U1|Inst_i2c_sender|busy_sr~3_combout ;
wire \U1|Inst_i2c_sender|busy_sr~4_combout ;
wire \U1|Inst_i2c_sender|busy_sr[31]~5_combout ;
wire \U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|Decoder0~2_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~3_combout ;
wire \U1|Inst_ov7670_registers|sreg.1000110101001111~q ;
wire \U1|Inst_ov7670_registers|Decoder0~4_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~17_combout ;
wire \U1|Inst_ov7670_registers|sreg.1001000100000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~18_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011000010000100~q ;
wire \U1|Inst_ov7670_registers|Decoder0~6_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~14_combout ;
wire \U1|Inst_ov7670_registers|sreg.1000110000000010~q ;
wire \U1|Inst_ov7670_registers|Decoder0~15_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~16_combout ;
wire \U1|Inst_ov7670_registers|sreg.1001000000000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~19_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011000100001100~q ;
wire \U1|Inst_ov7670_registers|WideOr0~1_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~12_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~13_combout ;
wire \U1|Inst_ov7670_registers|sreg.1000111100000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~7_combout ;
wire \U1|Inst_ov7670_registers|sreg.1001101000000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~9_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011001110000010~q ;
wire \U1|Inst_ov7670_registers|Decoder0~10_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~11_combout ;
wire \U1|Inst_ov7670_registers|sreg.1000111000000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~8_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011001000001110~q ;
wire \U1|Inst_ov7670_registers|Decoder0~5_combout ;
wire \U1|Inst_ov7670_registers|sreg.1001011000000000~q ;
wire \U1|Inst_ov7670_registers|WideOr0~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~1_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011100000001010~q ;
wire \U1|Inst_ov7670_registers|WideOr0~combout ;
wire \U1|Inst_ov7670_registers|Decoder0~20_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~21_combout ;
wire \U1|Inst_ov7670_registers|sreg.0100000000010000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~22_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~23_combout ;
wire \U1|Inst_ov7670_registers|sreg.0111010000010000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~30_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101001000010111~q ;
wire \U1|Inst_ov7670_registers|Decoder0~31_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101000000110100~q ;
wire \U1|Inst_ov7670_registers|Decoder0~32_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101100000011110~q ;
wire \U1|Inst_ov7670_registers|WideOr1~1_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~35_combout ;
wire \U1|Inst_ov7670_registers|sreg.0110101101001010~q ;
wire \U1|Inst_ov7670_registers|Decoder0~33_combout ;
wire \U1|Inst_ov7670_registers|sreg.0100111000100000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~34_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101010001000000~q ;
wire \U1|Inst_ov7670_registers|WideOr1~2_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~29_combout ;
wire \U1|Inst_ov7670_registers|sreg.0100111101000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~28_combout ;
wire \U1|Inst_ov7670_registers|sreg.0100110101000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~27_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101001100101001~q ;
wire \U1|Inst_ov7670_registers|Decoder0~24_combout ;
wire \U1|Inst_ov7670_registers|sreg.0110100100000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~25_combout ;
wire \U1|Inst_ov7670_registers|sreg.0111000100000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~26_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101000100001100~q ;
wire \U1|Inst_ov7670_registers|WideOr1~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr1~combout ;
wire \U1|Inst_ov7670_registers|Decoder0~45_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011001010100100~q ;
wire \U1|Inst_ov7670_registers|Decoder0~44_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011011100011101~q ;
wire \U1|Inst_ov7670_registers|WideOr2~3_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~36_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011010100001011~q ;
wire \U1|Inst_ov7670_registers|WideOr2~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~41_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011100001110001~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|Decoder0~43_combout ;
wire \U1|Inst_ov7670_registers|sreg.0010100100000111~q ;
wire \U1|Inst_ov7670_registers|Decoder0~42_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011110001111000~q ;
wire \U1|Inst_ov7670_registers|WideOr2~2_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~38_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011101000000100~q ;
wire \U1|Inst_ov7670_registers|Decoder0~40_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011111000000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~39_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011110111000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~37_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011100100101010~q ;
wire \U1|Inst_ov7670_registers|WideOr2~1_combout ;
wire \U1|Inst_ov7670_registers|sreg.0111000100000000~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|Decoder0~46_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011001100001011~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|Decoder0~48_combout ;
wire \U1|Inst_ov7670_registers|sreg.0010001010010001~q ;
wire \U1|Inst_ov7670_registers|Decoder0~47_combout ;
wire \U1|Inst_ov7670_registers|sreg.0010000100000010~q ;
wire \U1|Inst_ov7670_registers|WideOr2~4_combout ;
wire \U1|Inst_ov7670_registers|WideOr2~combout ;
wire \U1|Inst_ov7670_registers|Decoder0~50_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~53_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000111001100001~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|Decoder0~52_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000110000000000~q ;
wire \U1|Inst_ov7670_registers|WideOr3~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~51_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000111101001011~q ;
wire \U1|Inst_ov7670_registers|WideOr9~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~54_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000001100001010~q ;
wire \U1|Inst_ov7670_registers|WideOr3~1_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~49_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000010000000000~q ;
wire \U1|Inst_ov7670_registers|WideOr3~combout ;
wire \U1|Inst_ov7670_registers|Decoder0~55_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001111000110111~q ;
wire \U1|Inst_ov7670_registers|Decoder0~57_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001100100000011~q ;
wire \U1|Inst_ov7670_registers|Decoder0~58_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~59_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001101001111011~q ;
wire \U1|Inst_ov7670_registers|Decoder0~56_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001100001100001~q ;
wire \U1|Inst_ov7670_registers|WideOr4~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr4~combout ;
wire \U1|Inst_ov7670_registers|Decoder0~60_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001011100010001~q ;
wire \U1|Inst_ov7670_registers|WideOr5~0_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011111000000000~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|Decoder0~62_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001011000000010~q ;
wire \U1|Inst_ov7670_registers|WideOr5~2_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~61_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001010001001000~q ;
wire \U1|Inst_ov7670_registers|WideOr5~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr5~combout ;
wire \U1|Inst_ov7670_registers|Decoder0~63_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001001000000100~q ;
wire \U1|Inst_ov7670_registers|WideOr6~3_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101001000010111~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|WideOr6~0_combout ;
wire \U1|Inst_ov7670_registers|sreg~75_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001001010000000~q ;
wire \U1|Inst_ov7670_registers|WideOr6~2_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000111101001011~DUPLICATE_q ;
wire \U1|Inst_ov7670_registers|sreg.0011001100001011~q ;
wire \U1|Inst_ov7670_registers|sreg.0000111001100001~q ;
wire \U1|Inst_ov7670_registers|WideOr6~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr6~combout ;
wire \U1|Inst_ov7670_registers|WideOr7~3_combout ;
wire \U1|Inst_ov7670_registers|WideOr7~2_combout ;
wire \U1|Inst_ov7670_registers|WideOr7~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~65_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001000100000000~q ;
wire \U1|Inst_ov7670_registers|WideOr7~4_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~64_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001000100001111~q ;
wire \U1|Inst_ov7670_registers|WideOr7~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr7~combout ;
wire \U1|Inst_ov7670_registers|WideOr8~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr8~combout ;
wire \U1|Inst_ov7670_registers|sreg.0011100001110001~q ;
wire \U1|Inst_ov7670_registers|WideOr9~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr9~combout ;
wire \U1|Inst_ov7670_registers|WideOr10~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr10~combout ;
wire \U1|Inst_ov7670_registers|WideOr11~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr11~combout ;
wire \U1|Inst_ov7670_registers|WideOr12~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr12~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr12~combout ;
wire \U1|Inst_ov7670_registers|WideOr15~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr13~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr13~combout ;
wire \U1|Inst_ov7670_registers|WideOr14~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr14~combout ;
wire \U1|Inst_ov7670_registers|WideOr15~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr15~combout ;
wire \U1|Inst_i2c_sender|data_sr~14_combout ;
wire \U1|Inst_i2c_sender|data_sr~13_combout ;
wire \U1|Inst_i2c_sender|data_sr~12_combout ;
wire \U1|Inst_i2c_sender|data_sr~11_combout ;
wire \U1|Inst_i2c_sender|data_sr~10_combout ;
wire \U1|Inst_i2c_sender|data_sr~9_combout ;
wire \U1|Inst_i2c_sender|data_sr~8_combout ;
wire \U1|Inst_i2c_sender|data_sr~7_combout ;
wire \U1|Inst_i2c_sender|data_sr~6_combout ;
wire \U1|Inst_i2c_sender|data_sr~5_combout ;
wire \U1|Inst_i2c_sender|data_sr~4_combout ;
wire \U1|Inst_i2c_sender|data_sr~3_combout ;
wire \U1|Inst_i2c_sender|data_sr~2_combout ;
wire \U1|Inst_i2c_sender|data_sr~1_combout ;
wire \U1|Inst_i2c_sender|always0~0_combout ;
wire \U1|Inst_i2c_sender|Selector0~1_combout ;
wire \U1|Inst_i2c_sender|Selector0~0_combout ;
wire \U1|Inst_i2c_sender|Selector0~2_combout ;
wire \U1|Inst_i2c_sender|Selector0~3_combout ;
wire \U1|Inst_i2c_sender|sioc~q ;
wire \U4|Add0~81_sumout ;
wire \U4|Add0~82 ;
wire \U4|Add0~53_sumout ;
wire \U4|Add0~54 ;
wire \U4|Add0~61_sumout ;
wire \U4|Add0~62 ;
wire \U4|Add0~57_sumout ;
wire \U4|Add0~58 ;
wire \U4|Add0~69_sumout ;
wire \U4|Add0~70 ;
wire \U4|Add0~49_sumout ;
wire \U4|Add0~50 ;
wire \U4|Add0~65_sumout ;
wire \U4|Add0~66 ;
wire \U4|Add0~45_sumout ;
wire \U4|Add0~46 ;
wire \U4|Add0~73_sumout ;
wire \U4|Add0~74 ;
wire \U4|Add0~77_sumout ;
wire \U4|Equal1~0_combout ;
wire \U4|Add0~78 ;
wire \U4|Add0~41_sumout ;
wire \U4|Add0~42 ;
wire \U4|Add0~5_sumout ;
wire \U4|Add0~6 ;
wire \U4|Add0~33_sumout ;
wire \U4|Add0~34 ;
wire \U4|Add0~29_sumout ;
wire \U4|Add0~30 ;
wire \U4|Add0~25_sumout ;
wire \U4|Add0~26 ;
wire \U4|Add0~1_sumout ;
wire \U4|Add0~2 ;
wire \U4|Add0~37_sumout ;
wire \U4|VGA_BLANK_N~1_combout ;
wire \U4|Add0~38 ;
wire \U4|Add0~21_sumout ;
wire \U4|Add0~22 ;
wire \U4|Add0~17_sumout ;
wire \U4|Add0~18 ;
wire \U4|Add0~13_sumout ;
wire \U4|pixel_count[19]~DUPLICATE_q ;
wire \U4|Add0~14 ;
wire \U4|Add0~9_sumout ;
wire \U4|VGA_BLANK_N~0_combout ;
wire \U4|Equal3~0_combout ;
wire \U4|Equal1~1_combout ;
wire \U4|Equal3~1_combout ;
wire \U4|Equal3~2_combout ;
wire \U4|Selector1~0_combout ;
wire \U4|state[1]~DUPLICATE_q ;
wire \U4|state[0]~DUPLICATE_q ;
wire \U4|Selector1~1_combout ;
wire \U4|Selector1~2_combout ;
wire \U4|Selector0~0_combout ;
wire \U4|Equal7~0_combout ;
wire \U4|Add1~45_sumout ;
wire \U4|line_count[3]~0_combout ;
wire \U4|Add1~46 ;
wire \U4|Add1~33_sumout ;
wire \U4|Add1~34 ;
wire \U4|Add1~9_sumout ;
wire \U4|Add1~10 ;
wire \U4|Add1~13_sumout ;
wire \U4|line_count[3]~DUPLICATE_q ;
wire \U4|Add1~14 ;
wire \U4|Add1~17_sumout ;
wire \U4|Add1~18 ;
wire \U4|Add1~29_sumout ;
wire \U4|Add1~30 ;
wire \U4|Add1~37_sumout ;
wire \U4|Add1~38 ;
wire \U4|Add1~41_sumout ;
wire \U4|Add1~42 ;
wire \U4|Add1~1_sumout ;
wire \U4|Add1~2 ;
wire \U4|Add1~6 ;
wire \U4|Add1~21_sumout ;
wire \U4|Add1~22 ;
wire \U4|Add1~25_sumout ;
wire \U4|Equal0~0_combout ;
wire \U4|Equal0~1_combout ;
wire \U4|Equal0~2_combout ;
wire \U4|line_count[9]~DUPLICATE_q ;
wire \U4|Add1~5_sumout ;
wire \U4|vsync~0_combout ;
wire \U4|vsync~1_combout ;
wire \U4|r[0]~2_combout ;
wire \U5|Add1~33_sumout ;
wire \U5|Add1~10 ;
wire \U5|Add1~1_sumout ;
wire \U4|line_count[6]~DUPLICATE_q ;
wire \U4|LessThan4~1_combout ;
wire \U4|VGA_BLANK_N~4_combout ;
wire \U5|Add0~25_sumout ;
wire \U4|LessThan2~0_combout ;
wire \U4|VGA_BLANK_N~3_combout ;
wire \U4|LessThan4~0_combout ;
wire \U4|VGA_BLANK_N~2_combout ;
wire \U4|VGA_BLANK_N~combout ;
wire \U5|Add0~26 ;
wire \U5|Add0~9_sumout ;
wire \U5|Add0~10 ;
wire \U5|Add0~13_sumout ;
wire \U5|Add0~14 ;
wire \U5|Add0~1_sumout ;
wire \U5|x_count[1]~DUPLICATE_q ;
wire \overlay_inst|LessThan7~0_combout ;
wire \U5|Add0~2 ;
wire \U5|Add0~21_sumout ;
wire \U5|Add0~22 ;
wire \U5|Add0~17_sumout ;
wire \U5|Add0~18 ;
wire \U5|Add0~5_sumout ;
wire \U5|Add0~6 ;
wire \U5|Add0~37_sumout ;
wire \U5|Add0~38 ;
wire \U5|Add0~33_sumout ;
wire \U5|Add0~34 ;
wire \U5|Add0~29_sumout ;
wire \U5|x_count[6]~DUPLICATE_q ;
wire \U5|x_count[5]~DUPLICATE_q ;
wire \U5|LessThan0~0_combout ;
wire \U5|LessThan0~1_combout ;
wire \U5|y_count[8]~0_combout ;
wire \U5|Add1~2 ;
wire \U5|Add1~5_sumout ;
wire \U5|Add1~6 ;
wire \U5|Add1~13_sumout ;
wire \U5|LessThan1~0_combout ;
wire \U5|LessThan1~1_combout ;
wire \U5|LessThan1~2_combout ;
wire \U5|Add1~34 ;
wire \U5|Add1~29_sumout ;
wire \U5|Add1~30 ;
wire \U5|Add1~25_sumout ;
wire \U5|Add1~26 ;
wire \U5|Add1~21_sumout ;
wire \U5|Add1~22 ;
wire \U5|Add1~17_sumout ;
wire \U5|Add1~18 ;
wire \U5|Add1~9_sumout ;
wire \overlay_inst|roi_border~3_combout ;
wire \overlay_inst|roi_border~0_combout ;
wire \overlay_inst|roi_border~1_combout ;
wire \U5|always1~0_combout ;
wire \overlay_inst|roi_border~2_combout ;
wire \U5|always1~1_combout ;
wire \U5|always1~2_combout ;
wire \U3|Add3~18 ;
wire \U3|Add3~19 ;
wire \U3|Add3~22 ;
wire \U3|Add3~23 ;
wire \U3|Add3~26 ;
wire \U3|Add3~27 ;
wire \U3|Add3~30 ;
wire \U3|Add3~31 ;
wire \U3|Add3~34 ;
wire \U3|Add3~35 ;
wire \U3|Add3~38 ;
wire \U3|Add3~39 ;
wire \U3|Add3~42 ;
wire \U3|Add3~43 ;
wire \U3|Add3~10 ;
wire \U3|Add3~11 ;
wire \U3|Add3~14 ;
wire \U3|Add3~15 ;
wire \U3|Add3~6 ;
wire \U3|Add3~7 ;
wire \U3|Add3~1_sumout ;
wire \OV7670_PCLK~input_o ;
wire \OV7670_PCLK~inputCLKENA0_outclk ;
wire \DUT1|Add0~17_sumout ;
wire \OV7670_HREF~input_o ;
wire \OV7670_VSYNC~input_o ;
wire \DUT1|href_last~q ;
wire \DUT1|y_downscaler~0_combout ;
wire \DUT1|y_downscaler~q ;
wire \DUT1|pixel_phase~0_combout ;
wire \DUT1|pixel_phase~q ;
wire \DUT1|pixel_ready~0_combout ;
wire \DUT1|pixel_ready~q ;
wire \DUT1|x_downscaler~0_combout ;
wire \DUT1|x_downscaler~q ;
wire \DUT1|we~combout ;
wire \DUT1|address[12]~0_combout ;
wire \DUT1|Add0~18 ;
wire \DUT1|Add0~21_sumout ;
wire \DUT1|Add0~22 ;
wire \DUT1|Add0~25_sumout ;
wire \DUT1|Add0~26 ;
wire \DUT1|Add0~29_sumout ;
wire \DUT1|Add0~30 ;
wire \DUT1|Add0~33_sumout ;
wire \DUT1|Add0~34 ;
wire \DUT1|Add0~37_sumout ;
wire \DUT1|Add0~38 ;
wire \DUT1|Add0~41_sumout ;
wire \DUT1|Add0~42 ;
wire \DUT1|Add0~45_sumout ;
wire \DUT1|Add0~46 ;
wire \DUT1|Add0~49_sumout ;
wire \DUT1|Add0~50 ;
wire \DUT1|Add0~53_sumout ;
wire \DUT1|Add0~54 ;
wire \DUT1|Add0~57_sumout ;
wire \DUT1|Add0~58 ;
wire \DUT1|Add0~61_sumout ;
wire \DUT1|Add0~62 ;
wire \DUT1|Add0~65_sumout ;
wire \DUT1|Add0~66 ;
wire \DUT1|Add0~5_sumout ;
wire \DUT1|Add0~6 ;
wire \DUT1|Add0~9_sumout ;
wire \DUT1|Add0~10 ;
wire \DUT1|Add0~13_sumout ;
wire \DUT1|Add0~14 ;
wire \DUT1|Add0~1_sumout ;
wire \U3|Add3~13_sumout ;
wire \U3|Add3~5_sumout ;
wire \U3|Add3~9_sumout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ;
wire \OV7670_DATA[0]~input_o ;
wire \DUT1|red[0]~0_combout ;
wire \U3|Add3~17_sumout ;
wire \U3|Add3~21_sumout ;
wire \U3|Add3~25_sumout ;
wire \U3|Add3~29_sumout ;
wire \U3|Add3~33_sumout ;
wire \U3|Add3~37_sumout ;
wire \U3|Add3~41_sumout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ;
wire \U3|data_out[8]~0_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \U3|data_out[8]~3_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \U3|data_out[8]~2_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \U3|data_out[8]~1_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ;
wire \U4|r[1]~0_combout ;
wire \U4|r[1]~1_combout ;
wire \U4|r[0]~3_combout ;
wire \OV7670_DATA[1]~input_o ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \U3|data_out[9]~7_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \U3|data_out[9]~8_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \U3|data_out[9]~5_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \U3|data_out[9]~6_combout ;
wire \U4|r[1]~4_combout ;
wire \OV7670_DATA[2]~input_o ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \U3|data_out[10]~11_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \U3|data_out[10]~10_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \U3|data_out[10]~12_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \U3|data_out[10]~13_combout ;
wire \U4|r[2]~5_combout ;
wire \OV7670_DATA[3]~input_o ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \U3|data_out[11]~16_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \U3|data_out[11]~18_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \U3|data_out[11]~15_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \U3|data_out[11]~17_combout ;
wire \U4|r[3]~6_combout ;
wire \OV7670_DATA[4]~input_o ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \U3|data_out[4]~23_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \U3|data_out[4]~22_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \U3|data_out[4]~20_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \U3|data_out[4]~21_combout ;
wire \U4|g[0]~0_combout ;
wire \OV7670_DATA[5]~input_o ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \U3|data_out[5]~28_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \U3|data_out[5]~25_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \U3|data_out[5]~27_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \U3|data_out[5]~26_combout ;
wire \U4|g[1]~1_combout ;
wire \OV7670_DATA[6]~input_o ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \U3|data_out[6]~30_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \U3|data_out[6]~33_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \U3|data_out[6]~32_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \U3|data_out[6]~31_combout ;
wire \U4|g[2]~2_combout ;
wire \OV7670_DATA[7]~input_o ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \U3|data_out[7]~35_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \U3|data_out[7]~38_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \U3|data_out[7]~37_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \U3|data_out[7]~36_combout ;
wire \U4|g[3]~3_combout ;
wire \DUT1|blue[0]~feeder_combout ;
wire \U3|rdaddress[10]~DUPLICATE_q ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \U3|data_out[0]~41_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \U3|data_out[0]~43_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \U3|data_out[0]~42_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \U3|data_out[0]~40_combout ;
wire \U4|b[0]~0_combout ;
wire \DUT1|blue[1]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \U3|data_out[1]~48_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \U3|data_out[1]~45_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \U3|data_out[1]~46_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \U3|data_out[1]~47_combout ;
wire \U4|b[1]~1_combout ;
wire \DUT1|blue[2]~feeder_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \U3|data_out[2]~51_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \U3|data_out[2]~50_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \U3|data_out[2]~53_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \U3|data_out[2]~52_combout ;
wire \U4|b[2]~2_combout ;
wire \DUT1|blue[3]~feeder_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \U3|data_out[3]~55_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \U3|data_out[3]~58_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \U3|data_out[3]~57_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \U3|data_out[3]~56_combout ;
wire \U4|b[3]~3_combout ;
wire \u_display|current_state[0]~0_combout ;
wire \u_display|current_state[0]~DUPLICATE_q ;
wire \u_display|count[2]~DUPLICATE_q ;
wire \u_display|count~1_combout ;
wire \u_display|Equal0~2_combout ;
wire \u_display|count[0]~DUPLICATE_q ;
wire \u_display|count~3_combout ;
wire \u_display|count~0_combout ;
wire \u_display|count[2]~2_combout ;
wire \u_display|Selector0~0_combout ;
wire \u_display|bcd0[2]~1_combout ;
wire \u_display|bcd0[1]~0_combout ;
wire \u_display|bcd0[2]~DUPLICATE_q ;
wire \u_display|bcd0[3]~2_combout ;
wire \U5|always1~4_combout ;
wire \U5|always1~5_combout ;
wire \U5|always1~3_combout ;
wire \U5|always1~6_combout ;
wire \u_display|temp_value~10_combout ;
wire \u_display|temp_value~9_combout ;
wire \u_display|Equal0~1_combout ;
wire \u_display|temp_value~8_combout ;
wire \u_display|temp_value~7_combout ;
wire \u_display|temp_value~6_combout ;
wire \u_display|temp_value~5_combout ;
wire \u_display|temp_value~4_combout ;
wire \u_display|temp_value~3_combout ;
wire \u_display|temp_value~2_combout ;
wire \u_display|temp_value~1_combout ;
wire \u_display|temp_value~0_combout ;
wire \u_display|bcd0[0]~3_combout ;
wire \u_display|Equal0~0_combout ;
wire \u_display|u_digit0|WideOr6~0_combout ;
wire \u_display|u_digit0|WideOr5~0_combout ;
wire \u_display|u_digit0|WideOr4~0_combout ;
wire \u_display|u_digit0|WideOr3~0_combout ;
wire \u_display|u_digit0|WideOr2~0_combout ;
wire \u_display|u_digit0|WideOr1~0_combout ;
wire \u_display|u_digit0|WideOr0~0_combout ;
wire \u_display|bcd1[1]~0_combout ;
wire \u_display|bcd1[0]~3_combout ;
wire \u_display|bcd1[2]~1_combout ;
wire \u_display|bcd1[3]~2_combout ;
wire \u_display|bcd1[3]~DUPLICATE_q ;
wire \u_display|digit1[1]~feeder_combout ;
wire \u_display|digit1[2]~feeder_combout ;
wire \u_display|u_digit1|WideOr6~0_combout ;
wire \u_display|u_digit1|WideOr5~0_combout ;
wire \u_display|u_digit1|WideOr4~0_combout ;
wire \u_display|u_digit1|WideOr3~0_combout ;
wire \u_display|digit1[3]~DUPLICATE_q ;
wire \u_display|u_digit1|WideOr2~0_combout ;
wire \u_display|u_digit1|WideOr1~0_combout ;
wire \u_display|u_digit1|WideOr0~0_combout ;
wire \u_display|bcd2[1]~0_combout ;
wire \u_display|bcd2[0]~3_combout ;
wire \u_display|bcd2[0]~DUPLICATE_q ;
wire \u_display|bcd2[2]~1_combout ;
wire \u_display|bcd2[3]~2_combout ;
wire \u_display|bcd2[3]~DUPLICATE_q ;
wire \u_display|u_digit2|WideOr6~0_combout ;
wire \u_display|u_digit2|WideOr5~0_combout ;
wire \u_display|u_digit2|WideOr4~0_combout ;
wire \u_display|u_digit2|WideOr3~0_combout ;
wire \u_display|u_digit2|WideOr2~0_combout ;
wire \u_display|u_digit2|WideOr1~0_combout ;
wire \u_display|u_digit2|WideOr0~0_combout ;
wire \u_display|bcd3[1]~0_combout ;
wire \u_display|bcd3[3]~2_combout ;
wire \u_display|bcd3[3]~DUPLICATE_q ;
wire \u_display|bcd3[0]~3_combout ;
wire \u_display|bcd3[2]~1_combout ;
wire \u_display|u_digit3|WideOr6~0_combout ;
wire \u_display|u_digit3|WideOr5~0_combout ;
wire \u_display|u_digit3|WideOr4~0_combout ;
wire \u_display|u_digit3|WideOr3~0_combout ;
wire \u_display|u_digit3|WideOr2~0_combout ;
wire \u_display|u_digit3|WideOr1~0_combout ;
wire \u_display|u_digit3|WideOr0~0_combout ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w ;
wire [7:0] \U1|Inst_i2c_sender|divider ;
wire [11:0] \U4|line_count ;
wire [16:0] \DUT1|address ;
wire [3:0] \u_display|bcd1 ;
wire [9:0] \U5|x_count ;
wire [3:0] \DUT1|blue ;
wire [20:0] \U4|pixel_count ;
wire [3:0] \u_display|bcd2 ;
wire [16:0] \U3|rdaddress ;
wire [8:0] \U5|y_count ;
wire [31:0] \U1|Inst_i2c_sender|data_sr ;
wire [3:0] \DUT1|red ;
wire [31:0] \U4|state ;
wire [3:0] \u_display|digit0 ;
wire [3:0] \u_display|digit1 ;
wire [3:0] \u_display|digit2 ;
wire [7:0] \U1|Inst_ov7670_registers|address ;
wire [3:0] \u_display|digit3 ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w ;
wire [31:0] \U1|Inst_i2c_sender|busy_sr ;
wire [1:0] \U0|video_pll_inst|altera_pll_i|outclk_wire ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w ;
wire [2:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b ;
wire [11:0] video_data;
wire [11:0] \U5|center_pixel ;
wire [3:0] \u_display|bcd0 ;
wire [31:0] \u_display|current_state ;
wire [3:0] \u_display|bcd3 ;
wire [1:0] \U0|video_pll_inst|altera_pll_i|fboutclk_wire ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w ;
wire [2:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w ;
wire [3:0] \DUT1|green ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w ;
wire [10:0] \u_display|temp_value ;
wire [3:0] \u_display|count ;

wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [7:0] \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \OV7670_XCLK~output (
	.i(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_XCLK),
	.obar());
// synopsys translate_off
defparam \OV7670_XCLK~output .bus_hold = "false";
defparam \OV7670_XCLK~output .open_drain_output = "false";
defparam \OV7670_XCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \OV7670_SIOC~output (
	.i(\U1|Inst_i2c_sender|sioc~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_SIOC),
	.obar());
// synopsys translate_off
defparam \OV7670_SIOC~output .bus_hold = "false";
defparam \OV7670_SIOC~output .open_drain_output = "false";
defparam \OV7670_SIOC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \OV7670_PWON~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_PWON),
	.obar());
// synopsys translate_off
defparam \OV7670_PWON~output .bus_hold = "false";
defparam \OV7670_PWON~output .open_drain_output = "false";
defparam \OV7670_PWON~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \OV7670_RESET~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_RESET),
	.obar());
// synopsys translate_off
defparam \OV7670_RESET~output .bus_hold = "false";
defparam \OV7670_RESET~output .open_drain_output = "false";
defparam \OV7670_RESET~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\U4|Equal7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\U4|vsync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\U4|r[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\U4|r[1]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\U4|r[2]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\U4|r[3]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\U4|r[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\U4|r[1]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\U4|r[2]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\U4|r[3]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\U4|g[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\U4|g[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\U4|g[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\U4|g[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\U4|g[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\U4|g[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\U4|g[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\U4|g[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\U4|b[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\U4|b[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\U4|b[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\U4|b[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\U4|b[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\U4|b[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\U4|b[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\U4|b[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\U4|VGA_BLANK_N~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\u_display|u_digit0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\u_display|u_digit0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\u_display|u_digit0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\u_display|u_digit0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\u_display|u_digit0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\u_display|u_digit0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\u_display|u_digit0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\u_display|u_digit1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\u_display|u_digit1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\u_display|u_digit1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\u_display|u_digit1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\u_display|u_digit1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\u_display|u_digit1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\u_display|u_digit1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\u_display|u_digit2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\u_display|u_digit2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\u_display|u_digit2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\u_display|u_digit2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\u_display|u_digit2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\u_display|u_digit2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\u_display|u_digit2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\u_display|u_digit3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\u_display|u_digit3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\u_display|u_digit3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\u_display|u_digit3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\u_display|u_digit3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\u_display|u_digit3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\u_display|u_digit3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \OV7670_SIOD~output (
	.i(\U1|Inst_i2c_sender|data_sr [31]),
	.oe(\U1|Inst_i2c_sender|always0~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_SIOD),
	.obar());
// synopsys translate_off
defparam \OV7670_SIOD~output .bus_hold = "false";
defparam \OV7670_SIOD~output .open_drain_output = "false";
defparam \OV7670_SIOD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\U0|video_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\U0|video_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\U0|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\U0|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\U0|video_pll_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \U0|video_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\U0|video_pll_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X73_Y6_N26
dffeas \U1|Inst_i2c_sender|divider[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[7] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N12
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~6 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~6_combout  = ( \U1|Inst_i2c_sender|busy_sr [31] & ( (\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  & (\U1|Inst_i2c_sender|divider [7] & \U1|Inst_i2c_sender|Equal4~0_combout )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ),
	.datac(!\U1|Inst_i2c_sender|divider [7]),
	.datad(!\U1|Inst_i2c_sender|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~6 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~6 .lut_mask = 64'h0000000000030003;
defparam \U1|Inst_i2c_sender|busy_sr~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N0
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~17 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~17_sumout  = SUM(( !\U1|Inst_i2c_sender|divider [0] ) + ( VCC ) + ( !VCC ))
// \U1|Inst_i2c_sender|Add0~18  = CARRY(( !\U1|Inst_i2c_sender|divider [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|divider [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~17_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~17 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~17 .lut_mask = 64'h000000000000F0F0;
defparam \U1|Inst_i2c_sender|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N3
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~13 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~13_sumout  = SUM(( \U1|Inst_i2c_sender|divider [1] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~18  ))
// \U1|Inst_i2c_sender|Add0~14  = CARRY(( \U1|Inst_i2c_sender|divider [1] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|divider [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~13_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~13 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Inst_i2c_sender|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N57
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[1]~4 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[1]~4_combout  = ( \U1|Inst_i2c_sender|busy_sr~6_combout  & ( (\U1|Inst_i2c_sender|divider[6]~0_combout  & \U1|Inst_i2c_sender|divider [1]) ) ) # ( !\U1|Inst_i2c_sender|busy_sr~6_combout  & ( 
// (!\U1|Inst_i2c_sender|divider[6]~0_combout  & (\U1|Inst_i2c_sender|Add0~13_sumout )) # (\U1|Inst_i2c_sender|divider[6]~0_combout  & ((\U1|Inst_i2c_sender|divider [1]))) ) )

	.dataa(!\U1|Inst_i2c_sender|Add0~13_sumout ),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datad(!\U1|Inst_i2c_sender|divider [1]),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[1]~4 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[1]~4 .lut_mask = 64'h505F505F000F000F;
defparam \U1|Inst_i2c_sender|divider[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N59
dffeas \U1|Inst_i2c_sender|divider[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[1] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N6
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~9 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~9_sumout  = SUM(( \U1|Inst_i2c_sender|divider [2] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~14  ))
// \U1|Inst_i2c_sender|Add0~10  = CARRY(( \U1|Inst_i2c_sender|divider [2] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~14  ))

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|divider [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~9_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~9 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Inst_i2c_sender|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N30
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[2]~3 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[2]~3_combout  = (!\U1|Inst_i2c_sender|divider[6]~0_combout  & (!\U1|Inst_i2c_sender|busy_sr~6_combout  & (\U1|Inst_i2c_sender|Add0~9_sumout ))) # (\U1|Inst_i2c_sender|divider[6]~0_combout  & (((\U1|Inst_i2c_sender|divider 
// [2]))))

	.dataa(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datab(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datac(!\U1|Inst_i2c_sender|Add0~9_sumout ),
	.datad(!\U1|Inst_i2c_sender|divider [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[2]~3 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[2]~3 .lut_mask = 64'h083B083B083B083B;
defparam \U1|Inst_i2c_sender|divider[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N32
dffeas \U1|Inst_i2c_sender|divider[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[2] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N9
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~21 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~21_sumout  = SUM(( \U1|Inst_i2c_sender|divider [3] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~10  ))
// \U1|Inst_i2c_sender|Add0~22  = CARRY(( \U1|Inst_i2c_sender|divider [3] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|divider [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~21_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~21 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Inst_i2c_sender|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N42
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[3]~6 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[3]~6_combout  = (!\U1|Inst_i2c_sender|divider[6]~0_combout  & (!\U1|Inst_i2c_sender|busy_sr~6_combout  & (\U1|Inst_i2c_sender|Add0~21_sumout ))) # (\U1|Inst_i2c_sender|divider[6]~0_combout  & (((\U1|Inst_i2c_sender|divider 
// [3]))))

	.dataa(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datab(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datac(!\U1|Inst_i2c_sender|Add0~21_sumout ),
	.datad(!\U1|Inst_i2c_sender|divider [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[3]~6 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[3]~6 .lut_mask = 64'h083B083B083B083B;
defparam \U1|Inst_i2c_sender|divider[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N44
dffeas \U1|Inst_i2c_sender|divider[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[3] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N12
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~25 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~25_sumout  = SUM(( \U1|Inst_i2c_sender|divider [4] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~22  ))
// \U1|Inst_i2c_sender|Add0~26  = CARRY(( \U1|Inst_i2c_sender|divider [4] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~22  ))

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|divider [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~25_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~25 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Inst_i2c_sender|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N45
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[4]~7 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[4]~7_combout  = (!\U1|Inst_i2c_sender|divider[6]~0_combout  & (!\U1|Inst_i2c_sender|busy_sr~6_combout  & (\U1|Inst_i2c_sender|Add0~25_sumout ))) # (\U1|Inst_i2c_sender|divider[6]~0_combout  & (((\U1|Inst_i2c_sender|divider 
// [4]))))

	.dataa(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datab(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datac(!\U1|Inst_i2c_sender|Add0~25_sumout ),
	.datad(!\U1|Inst_i2c_sender|divider [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[4]~7 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[4]~7 .lut_mask = 64'h083B083B083B083B;
defparam \U1|Inst_i2c_sender|divider[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N47
dffeas \U1|Inst_i2c_sender|divider[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[4] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N15
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~29 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~29_sumout  = SUM(( \U1|Inst_i2c_sender|divider [5] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~26  ))
// \U1|Inst_i2c_sender|Add0~30  = CARRY(( \U1|Inst_i2c_sender|divider [5] ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~26  ))

	.dataa(!\U1|Inst_i2c_sender|divider [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~29_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~29 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Inst_i2c_sender|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N33
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[5]~8 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[5]~8_combout  = ( \U1|Inst_i2c_sender|Add0~29_sumout  & ( (!\U1|Inst_i2c_sender|divider[6]~0_combout  & (!\U1|Inst_i2c_sender|busy_sr~6_combout )) # (\U1|Inst_i2c_sender|divider[6]~0_combout  & ((\U1|Inst_i2c_sender|divider 
// [5]))) ) ) # ( !\U1|Inst_i2c_sender|Add0~29_sumout  & ( (\U1|Inst_i2c_sender|divider[6]~0_combout  & \U1|Inst_i2c_sender|divider [5]) ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datad(!\U1|Inst_i2c_sender|divider [5]),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[5]~8 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[5]~8 .lut_mask = 64'h000F000FA0AFA0AF;
defparam \U1|Inst_i2c_sender|divider[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N35
dffeas \U1|Inst_i2c_sender|divider[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[5] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N18
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~5 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~5_sumout  = SUM(( \U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~30  ))
// \U1|Inst_i2c_sender|Add0~6  = CARRY(( \U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~5_sumout ),
	.cout(\U1|Inst_i2c_sender|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~5 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Inst_i2c_sender|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N29
dffeas \U1|Inst_i2c_sender|divider[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[6] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N27
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[6]~2 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[6]~2_combout  = ( \U1|Inst_i2c_sender|busy_sr~6_combout  & ( (\U1|Inst_i2c_sender|divider[6]~0_combout  & \U1|Inst_i2c_sender|divider [6]) ) ) # ( !\U1|Inst_i2c_sender|busy_sr~6_combout  & ( 
// (!\U1|Inst_i2c_sender|divider[6]~0_combout  & (\U1|Inst_i2c_sender|Add0~5_sumout )) # (\U1|Inst_i2c_sender|divider[6]~0_combout  & ((\U1|Inst_i2c_sender|divider [6]))) ) )

	.dataa(!\U1|Inst_i2c_sender|Add0~5_sumout ),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datad(!\U1|Inst_i2c_sender|divider [6]),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[6]~2 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[6]~2 .lut_mask = 64'h505F505F000F000F;
defparam \U1|Inst_i2c_sender|divider[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N28
dffeas \U1|Inst_i2c_sender|divider[6]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[6]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N24
cyclonev_lcell_comb \U1|Inst_i2c_sender|Equal3~0 (
// Equation(s):
// \U1|Inst_i2c_sender|Equal3~0_combout  = ( !\U1|Inst_i2c_sender|divider [4] & ( !\U1|Inst_i2c_sender|divider [2] & ( (\U1|Inst_i2c_sender|divider [0] & (!\U1|Inst_i2c_sender|divider [3] & (!\U1|Inst_i2c_sender|divider [5] & !\U1|Inst_i2c_sender|divider 
// [1]))) ) ) )

	.dataa(!\U1|Inst_i2c_sender|divider [0]),
	.datab(!\U1|Inst_i2c_sender|divider [3]),
	.datac(!\U1|Inst_i2c_sender|divider [5]),
	.datad(!\U1|Inst_i2c_sender|divider [1]),
	.datae(!\U1|Inst_i2c_sender|divider [4]),
	.dataf(!\U1|Inst_i2c_sender|divider [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Equal3~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Equal3~0 .lut_mask = 64'h4000000000000000;
defparam \U1|Inst_i2c_sender|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N15
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[6]~0 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[6]~0_combout  = ( \U1|Inst_i2c_sender|Equal3~0_combout  & ( (!\U1|Inst_i2c_sender|busy_sr [31] & (((!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  & !\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q )) # 
// (\U1|Inst_ov7670_registers|sreg.1111111111111111~q ))) ) ) # ( !\U1|Inst_i2c_sender|Equal3~0_combout  & ( (!\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_ov7670_registers|sreg.1111111111111111~q ) ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ),
	.datac(!\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[6]~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[6]~0 .lut_mask = 64'h00AA00AA80AA80AA;
defparam \U1|Inst_i2c_sender|divider[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N21
cyclonev_lcell_comb \U1|Inst_i2c_sender|Add0~1 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~1_sumout  = SUM(( \U1|Inst_i2c_sender|divider[7]~DUPLICATE_q  ) + ( GND ) + ( \U1|Inst_i2c_sender|Add0~6  ))

	.dataa(!\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_i2c_sender|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~1 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Inst_i2c_sender|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N24
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider[7]~1 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[7]~1_combout  = ( \U1|Inst_i2c_sender|busy_sr~6_combout  & ( (\U1|Inst_i2c_sender|divider[6]~0_combout  & \U1|Inst_i2c_sender|divider [7]) ) ) # ( !\U1|Inst_i2c_sender|busy_sr~6_combout  & ( 
// (!\U1|Inst_i2c_sender|divider[6]~0_combout  & (\U1|Inst_i2c_sender|Add0~1_sumout )) # (\U1|Inst_i2c_sender|divider[6]~0_combout  & ((\U1|Inst_i2c_sender|divider [7]))) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datac(!\U1|Inst_i2c_sender|Add0~1_sumout ),
	.datad(!\U1|Inst_i2c_sender|divider [7]),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[7]~1 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider[7]~1 .lut_mask = 64'h0C3F0C3F00330033;
defparam \U1|Inst_i2c_sender|divider[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N25
dffeas \U1|Inst_i2c_sender|divider[7]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[7]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N54
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~0 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~0_combout  = ( \U1|Inst_i2c_sender|Equal3~0_combout  & ( (!\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q  & (!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  & !\U1|Inst_ov7670_registers|sreg.1111111111111111~q )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q ),
	.datac(!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~0 .lut_mask = 64'h00000000C000C000;
defparam \U1|Inst_i2c_sender|data_sr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N55
dffeas \U1|Inst_i2c_sender|taken (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|Inst_i2c_sender|busy_sr [31]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|taken .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|taken .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N49
dffeas \U1|Inst_ov7670_registers|address[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|taken~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[7] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N2
dffeas \U1|Inst_ov7670_registers|address[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|address[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|taken~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[0] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|address[0]~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|address[0]~0_combout  = !\U1|Inst_ov7670_registers|address [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[0]~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|address[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \U1|Inst_ov7670_registers|address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N1
dffeas \U1|Inst_ov7670_registers|address[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|address[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|taken~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[0]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~1_sumout  = SUM(( \U1|Inst_ov7670_registers|address [1] ) + ( \U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  ) + ( !VCC ))
// \U1|Inst_ov7670_registers|Add0~2  = CARRY(( \U1|Inst_ov7670_registers|address [1] ) + ( \U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|address [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~1_sumout ),
	.cout(\U1|Inst_ov7670_registers|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \U1|Inst_ov7670_registers|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N31
dffeas \U1|Inst_ov7670_registers|address[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|taken~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[1] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N33
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~5 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~5_sumout  = SUM(( \U1|Inst_ov7670_registers|address [2] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~2  ))
// \U1|Inst_ov7670_registers|Add0~6  = CARRY(( \U1|Inst_ov7670_registers|address [2] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_ov7670_registers|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~5_sumout ),
	.cout(\U1|Inst_ov7670_registers|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~5 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|Inst_ov7670_registers|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N34
dffeas \U1|Inst_ov7670_registers|address[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|taken~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[2] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~9 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~9_sumout  = SUM(( \U1|Inst_ov7670_registers|address [3] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~6  ))
// \U1|Inst_ov7670_registers|Add0~10  = CARRY(( \U1|Inst_ov7670_registers|address [3] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_ov7670_registers|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~9_sumout ),
	.cout(\U1|Inst_ov7670_registers|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~9 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|Inst_ov7670_registers|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N38
dffeas \U1|Inst_ov7670_registers|address[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|taken~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[3] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N39
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~13 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~13_sumout  = SUM(( \U1|Inst_ov7670_registers|address [4] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~10  ))
// \U1|Inst_ov7670_registers|Add0~14  = CARRY(( \U1|Inst_ov7670_registers|address [4] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_ov7670_registers|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~13_sumout ),
	.cout(\U1|Inst_ov7670_registers|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~13 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|Inst_ov7670_registers|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N41
dffeas \U1|Inst_ov7670_registers|address[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|taken~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[4] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~17 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~17_sumout  = SUM(( \U1|Inst_ov7670_registers|address [5] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~14  ))
// \U1|Inst_ov7670_registers|Add0~18  = CARRY(( \U1|Inst_ov7670_registers|address [5] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_ov7670_registers|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~17_sumout ),
	.cout(\U1|Inst_ov7670_registers|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~17 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|Inst_ov7670_registers|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N44
dffeas \U1|Inst_ov7670_registers|address[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|taken~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[5] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N45
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~21 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~21_sumout  = SUM(( \U1|Inst_ov7670_registers|address [6] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~18  ))
// \U1|Inst_ov7670_registers|Add0~22  = CARRY(( \U1|Inst_ov7670_registers|address [6] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_ov7670_registers|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~21_sumout ),
	.cout(\U1|Inst_ov7670_registers|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~21 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|Inst_ov7670_registers|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N46
dffeas \U1|Inst_ov7670_registers|address[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|taken~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[6] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Add0~25 (
// Equation(s):
// \U1|Inst_ov7670_registers|Add0~25_sumout  = SUM(( \U1|Inst_ov7670_registers|address [7] ) + ( GND ) + ( \U1|Inst_ov7670_registers|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Inst_ov7670_registers|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Inst_ov7670_registers|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Add0~25 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|Inst_ov7670_registers|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N50
dffeas \U1|Inst_ov7670_registers|address[7]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|taken~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[7]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr16~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr16~0_combout  = ( \U1|Inst_ov7670_registers|address [1] & ( \U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & ( \U1|Inst_ov7670_registers|address [3] ) ) ) # ( !\U1|Inst_ov7670_registers|address [1] & ( 
// \U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & ( \U1|Inst_ov7670_registers|address [3] ) ) ) # ( \U1|Inst_ov7670_registers|address [1] & ( !\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & ( \U1|Inst_ov7670_registers|address [3] ) ) ) # ( 
// !\U1|Inst_ov7670_registers|address [1] & ( !\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & ( (\U1|Inst_ov7670_registers|address [3] & \U1|Inst_ov7670_registers|address [2]) ) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [3]),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(gnd),
	.datae(!\U1|Inst_ov7670_registers|address [1]),
	.dataf(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr16~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr16~0 .lut_mask = 64'h0303333333333333;
defparam \U1|Inst_ov7670_registers|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N3
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr16~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr16~1_combout  = ( \U1|Inst_ov7670_registers|WideOr16~0_combout  & ( \U1|Inst_ov7670_registers|address [6] ) ) # ( !\U1|Inst_ov7670_registers|WideOr16~0_combout  & ( \U1|Inst_ov7670_registers|address [6] ) ) # ( 
// \U1|Inst_ov7670_registers|WideOr16~0_combout  & ( !\U1|Inst_ov7670_registers|address [6] & ( ((\U1|Inst_ov7670_registers|address [5] & \U1|Inst_ov7670_registers|address [4])) # (\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ) ) ) ) # ( 
// !\U1|Inst_ov7670_registers|WideOr16~0_combout  & ( !\U1|Inst_ov7670_registers|address [6] & ( \U1|Inst_ov7670_registers|address[7]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ),
	.datac(!\U1|Inst_ov7670_registers|address [5]),
	.datad(!\U1|Inst_ov7670_registers|address [4]),
	.datae(!\U1|Inst_ov7670_registers|WideOr16~0_combout ),
	.dataf(!\U1|Inst_ov7670_registers|address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr16~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr16~1 .lut_mask = 64'h3333333FFFFFFFFF;
defparam \U1|Inst_ov7670_registers|WideOr16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N4
dffeas \U1|Inst_ov7670_registers|sreg.1111111111111111 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1111111111111111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1111111111111111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N36
cyclonev_lcell_comb \U1|Inst_i2c_sender|divider~5 (
// Equation(s):
// \U1|Inst_i2c_sender|divider~5_combout  = ( \U1|Inst_i2c_sender|divider [0] & ( \U1|Inst_i2c_sender|divider[6]~0_combout  ) ) # ( !\U1|Inst_i2c_sender|divider [0] & ( \U1|Inst_i2c_sender|divider[6]~0_combout  & ( 
// (!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ) # (\U1|Inst_i2c_sender|busy_sr [31]) ) ) ) # ( \U1|Inst_i2c_sender|divider [0] & ( !\U1|Inst_i2c_sender|divider[6]~0_combout  & ( (!\U1|Inst_i2c_sender|Add0~17_sumout ) # 
// (\U1|Inst_i2c_sender|busy_sr~6_combout ) ) ) ) # ( !\U1|Inst_i2c_sender|divider [0] & ( !\U1|Inst_i2c_sender|divider[6]~0_combout  & ( (!\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & (((!\U1|Inst_i2c_sender|Add0~17_sumout )) # 
// (\U1|Inst_i2c_sender|busy_sr~6_combout ))) # (\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & (\U1|Inst_i2c_sender|busy_sr [31] & ((!\U1|Inst_i2c_sender|Add0~17_sumout ) # (\U1|Inst_i2c_sender|busy_sr~6_combout )))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datab(!\U1|Inst_i2c_sender|busy_sr~6_combout ),
	.datac(!\U1|Inst_i2c_sender|Add0~17_sumout ),
	.datad(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datae(!\U1|Inst_i2c_sender|divider [0]),
	.dataf(!\U1|Inst_i2c_sender|divider[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|divider~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider~5 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|divider~5 .lut_mask = 64'hA2F3F3F3AAFFFFFF;
defparam \U1|Inst_i2c_sender|divider~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N38
dffeas \U1|Inst_i2c_sender|divider[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|divider~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[0] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N48
cyclonev_lcell_comb \U1|Inst_i2c_sender|Equal4~0 (
// Equation(s):
// \U1|Inst_i2c_sender|Equal4~0_combout  = ( \U1|Inst_i2c_sender|divider [4] & ( \U1|Inst_i2c_sender|divider [2] & ( (!\U1|Inst_i2c_sender|divider [0] & (\U1|Inst_i2c_sender|divider [3] & (\U1|Inst_i2c_sender|divider [5] & \U1|Inst_i2c_sender|divider [1]))) 
// ) ) )

	.dataa(!\U1|Inst_i2c_sender|divider [0]),
	.datab(!\U1|Inst_i2c_sender|divider [3]),
	.datac(!\U1|Inst_i2c_sender|divider [5]),
	.datad(!\U1|Inst_i2c_sender|divider [1]),
	.datae(!\U1|Inst_i2c_sender|divider [4]),
	.dataf(!\U1|Inst_i2c_sender|divider [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Equal4~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Equal4~0 .lut_mask = 64'h0000000000000002;
defparam \U1|Inst_i2c_sender|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N15
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr[0]~33 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr[0]~33_combout  = !\U1|Inst_i2c_sender|busy_sr [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr[0]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[0]~33 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr[0]~33 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \U1|Inst_i2c_sender|busy_sr[0]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N6
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~1 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~1_combout  = ( \U1|Inst_i2c_sender|Equal4~0_combout  & ( \U1|Inst_i2c_sender|busy_sr [31] & ( (\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  & \U1|Inst_i2c_sender|divider[7]~DUPLICATE_q ) ) ) ) # ( 
// \U1|Inst_i2c_sender|Equal4~0_combout  & ( !\U1|Inst_i2c_sender|busy_sr [31] & ( (\U1|Inst_i2c_sender|Equal3~0_combout  & (!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & 
// !\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q ))) ) ) ) # ( !\U1|Inst_i2c_sender|Equal4~0_combout  & ( !\U1|Inst_i2c_sender|busy_sr [31] & ( (\U1|Inst_i2c_sender|Equal3~0_combout  & (!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q  & 
// (!\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & !\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\U1|Inst_i2c_sender|Equal3~0_combout ),
	.datab(!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datad(!\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q ),
	.datae(!\U1|Inst_i2c_sender|Equal4~0_combout ),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~1 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~1 .lut_mask = 64'h4000400000000033;
defparam \U1|Inst_i2c_sender|busy_sr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N16
dffeas \U1|Inst_i2c_sender|busy_sr[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[0] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N54
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~0 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~0_combout  = ( \U1|Inst_i2c_sender|busy_sr [0] ) # ( !\U1|Inst_i2c_sender|busy_sr [0] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~0 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N55
dffeas \U1|Inst_i2c_sender|busy_sr[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[1] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N57
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~2 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~2_combout  = ( \U1|Inst_i2c_sender|busy_sr [1] ) # ( !\U1|Inst_i2c_sender|busy_sr [1] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~2 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~2 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N58
dffeas \U1|Inst_i2c_sender|busy_sr[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[2] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N36
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~31 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~31_combout  = ( \U1|Inst_i2c_sender|busy_sr [31] & ( \U1|Inst_i2c_sender|busy_sr [2] ) ) # ( !\U1|Inst_i2c_sender|busy_sr [31] )

	.dataa(gnd),
	.datab(!\U1|Inst_i2c_sender|busy_sr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~31 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~31 .lut_mask = 64'hFFFFFFFF33333333;
defparam \U1|Inst_i2c_sender|busy_sr~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N38
dffeas \U1|Inst_i2c_sender|busy_sr[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[3] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N54
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~28 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~28_combout  = ( \U1|Inst_i2c_sender|busy_sr [3] ) # ( !\U1|Inst_i2c_sender|busy_sr [3] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~28 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~28 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N55
dffeas \U1|Inst_i2c_sender|busy_sr[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[4] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N57
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~25 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~25_combout  = ( \U1|Inst_i2c_sender|busy_sr [4] ) # ( !\U1|Inst_i2c_sender|busy_sr [4] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~25 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~25 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N58
dffeas \U1|Inst_i2c_sender|busy_sr[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[5] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N48
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~22 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~22_combout  = ( \U1|Inst_i2c_sender|busy_sr [5] ) # ( !\U1|Inst_i2c_sender|busy_sr [5] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~22 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~22 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N50
dffeas \U1|Inst_i2c_sender|busy_sr[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[6] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N51
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~19 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~19_combout  = ( \U1|Inst_i2c_sender|busy_sr [6] ) # ( !\U1|Inst_i2c_sender|busy_sr [6] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~19 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~19 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N52
dffeas \U1|Inst_i2c_sender|busy_sr[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[7] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~16 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~16_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [7])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_i2c_sender|busy_sr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~16 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~16 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \U1|Inst_i2c_sender|busy_sr~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N1
dffeas \U1|Inst_i2c_sender|busy_sr[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[8] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N27
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~13 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~13_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [8])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_i2c_sender|busy_sr [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~13 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~13 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \U1|Inst_i2c_sender|busy_sr~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N28
dffeas \U1|Inst_i2c_sender|busy_sr[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[9] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N39
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~8 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~8_combout  = ( \U1|Inst_i2c_sender|busy_sr [9] ) # ( !\U1|Inst_i2c_sender|busy_sr [9] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~8 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~8 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N41
dffeas \U1|Inst_i2c_sender|busy_sr[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[10] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~9 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~9_combout  = ( \U1|Inst_i2c_sender|busy_sr [10] ) # ( !\U1|Inst_i2c_sender|busy_sr [10] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~9 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~9 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N37
dffeas \U1|Inst_i2c_sender|busy_sr[11] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[11] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N51
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~32 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~32_combout  = ( \U1|Inst_i2c_sender|busy_sr [11] ) # ( !\U1|Inst_i2c_sender|busy_sr [11] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~32 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~32 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N53
dffeas \U1|Inst_i2c_sender|busy_sr[12] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[12] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~29 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~29_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [12])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~29 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~29 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N49
dffeas \U1|Inst_i2c_sender|busy_sr[13] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[13] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N15
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~26 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~26_combout  = ( \U1|Inst_i2c_sender|busy_sr [13] ) # ( !\U1|Inst_i2c_sender|busy_sr [13] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~26 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~26 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N17
dffeas \U1|Inst_i2c_sender|busy_sr[14] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[14] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~23 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~23_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [14])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(!\U1|Inst_i2c_sender|busy_sr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~23 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~23 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \U1|Inst_i2c_sender|busy_sr~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N14
dffeas \U1|Inst_i2c_sender|busy_sr[15] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[15] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N9
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~20 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~20_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [15])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~20 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~20 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N10
dffeas \U1|Inst_i2c_sender|busy_sr[16] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[16] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~17 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~17_combout  = ( \U1|Inst_i2c_sender|busy_sr [16] ) # ( !\U1|Inst_i2c_sender|busy_sr [16] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~17 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~17 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N8
dffeas \U1|Inst_i2c_sender|busy_sr[17] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[17] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N3
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~14 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~14_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [17])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~14 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~14 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N4
dffeas \U1|Inst_i2c_sender|busy_sr[18] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[18] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~10 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~10_combout  = ( \U1|Inst_i2c_sender|busy_sr [18] ) # ( !\U1|Inst_i2c_sender|busy_sr [18] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~10 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~10 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N44
dffeas \U1|Inst_i2c_sender|busy_sr[19] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[19] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N45
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~11 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~11_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [19])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~11 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~11 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N47
dffeas \U1|Inst_i2c_sender|busy_sr[20] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[20] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~30 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~30_combout  = ( \U1|Inst_i2c_sender|busy_sr [20] ) # ( !\U1|Inst_i2c_sender|busy_sr [20] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~30 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~30 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N25
dffeas \U1|Inst_i2c_sender|busy_sr[21] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[21] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N33
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~27 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~27_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [21])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~27 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~27 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N34
dffeas \U1|Inst_i2c_sender|busy_sr[22] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[22] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N30
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~24 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~24_combout  = ( \U1|Inst_i2c_sender|busy_sr [22] ) # ( !\U1|Inst_i2c_sender|busy_sr [22] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~24 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~24 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N32
dffeas \U1|Inst_i2c_sender|busy_sr[23] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[23] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N21
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~21 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~21_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [23])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~21 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~21 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N23
dffeas \U1|Inst_i2c_sender|busy_sr[24] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[24] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N18
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~18 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~18_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [24])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~18 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~18 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N19
dffeas \U1|Inst_i2c_sender|busy_sr[25] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[25] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N39
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~15 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~15_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [25])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~15 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~15 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N40
dffeas \U1|Inst_i2c_sender|busy_sr[26] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[26] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N36
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~12 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~12_combout  = ( \U1|Inst_i2c_sender|busy_sr [26] ) # ( !\U1|Inst_i2c_sender|busy_sr [26] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~12 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~12 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N37
dffeas \U1|Inst_i2c_sender|busy_sr[27] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[27] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~7 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~7_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|busy_sr [27])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_i2c_sender|busy_sr [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~7 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~7 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \U1|Inst_i2c_sender|busy_sr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N34
dffeas \U1|Inst_i2c_sender|busy_sr[28] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[28] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~3 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~3_combout  = ( \U1|Inst_i2c_sender|busy_sr [28] ) # ( !\U1|Inst_i2c_sender|busy_sr [28] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~3 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~3 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|busy_sr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N31
dffeas \U1|Inst_i2c_sender|busy_sr[29] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[29] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N39
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr~4 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~4_combout  = ( \U1|Inst_i2c_sender|busy_sr [31] & ( \U1|Inst_i2c_sender|busy_sr [29] ) ) # ( !\U1|Inst_i2c_sender|busy_sr [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~4 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr~4 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \U1|Inst_i2c_sender|busy_sr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N41
dffeas \U1|Inst_i2c_sender|busy_sr[30] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[30] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N18
cyclonev_lcell_comb \U1|Inst_i2c_sender|busy_sr[31]~5 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr[31]~5_combout  = ( \U1|Inst_i2c_sender|busy_sr [31] & ( \U1|Inst_i2c_sender|divider[7]~DUPLICATE_q  & ( (!\U1|Inst_i2c_sender|Equal4~0_combout ) # ((!\U1|Inst_i2c_sender|divider [6]) # (\U1|Inst_i2c_sender|busy_sr [30])) ) ) ) 
// # ( !\U1|Inst_i2c_sender|busy_sr [31] & ( \U1|Inst_i2c_sender|divider[7]~DUPLICATE_q  & ( \U1|Inst_i2c_sender|data_sr~0_combout  ) ) ) # ( \U1|Inst_i2c_sender|busy_sr [31] & ( !\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q  ) ) # ( 
// !\U1|Inst_i2c_sender|busy_sr [31] & ( !\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q  & ( \U1|Inst_i2c_sender|data_sr~0_combout  ) ) )

	.dataa(!\U1|Inst_i2c_sender|Equal4~0_combout ),
	.datab(!\U1|Inst_i2c_sender|busy_sr [30]),
	.datac(!\U1|Inst_i2c_sender|divider [6]),
	.datad(!\U1|Inst_i2c_sender|data_sr~0_combout ),
	.datae(!\U1|Inst_i2c_sender|busy_sr [31]),
	.dataf(!\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[31]~5 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|busy_sr[31]~5 .lut_mask = 64'h00FFFFFF00FFFBFB;
defparam \U1|Inst_i2c_sender|busy_sr[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N20
dffeas \U1|Inst_i2c_sender|busy_sr[31] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr[31]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[31] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N40
dffeas \U1|Inst_ov7670_registers|address[4]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|taken~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[4]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~2_combout  = ( !\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q  & ( (!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [6] & (!\U1|Inst_ov7670_registers|address [1] & 
// \U1|Inst_ov7670_registers|address [3]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [6]),
	.datac(!\U1|Inst_ov7670_registers|address [1]),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~2 .lut_mask = 64'h0080008000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N9
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~3_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~2_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~3 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~3 .lut_mask = 64'h0000000002020202;
defparam \U1|Inst_ov7670_registers|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N11
dffeas \U1|Inst_ov7670_registers|sreg.1000110101001111 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1000110101001111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1000110101001111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~4 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~4_combout  = ( !\U1|Inst_ov7670_registers|address [1] & ( (!\U1|Inst_ov7670_registers|address [6] & (!\U1|Inst_ov7670_registers|address [3] & !\U1|Inst_ov7670_registers|address [7])) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [6]),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(!\U1|Inst_ov7670_registers|address [7]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~4 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~4 .lut_mask = 64'hC000C00000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N3
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~17 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~17_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & 
// \U1|Inst_ov7670_registers|Decoder0~4_combout ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~17 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~17 .lut_mask = 64'h0000000000400040;
defparam \U1|Inst_ov7670_registers|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N5
dffeas \U1|Inst_ov7670_registers|sreg.1001000100000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1001000100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1001000100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1001000100000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N3
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~0_combout  = ( !\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q  & ( (\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [6] & 
// !\U1|Inst_ov7670_registers|address [3]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datac(!\U1|Inst_ov7670_registers|address [6]),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~0 .lut_mask = 64'h1000100000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N9
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~18 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~18_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~0_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~18 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~18 .lut_mask = 64'h0000000000440044;
defparam \U1|Inst_ov7670_registers|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N10
dffeas \U1|Inst_ov7670_registers|sreg.1011000010000100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011000010000100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011000010000100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N9
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~6 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~6_combout  = ( !\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q  & ( (!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [6] & (\U1|Inst_ov7670_registers|address [1] & 
// !\U1|Inst_ov7670_registers|address [3]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [6]),
	.datac(!\U1|Inst_ov7670_registers|address [1]),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~6 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~6 .lut_mask = 64'h0800080000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N51
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~14 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~14_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~6_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~6_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~14 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~14 .lut_mask = 64'h0022002200000000;
defparam \U1|Inst_ov7670_registers|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N52
dffeas \U1|Inst_ov7670_registers|sreg.1000110000000010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1000110000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1000110000000010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1000110000000010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~15 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~15_combout  = ( !\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q  & ( (\U1|Inst_ov7670_registers|address [1] & (!\U1|Inst_ov7670_registers|address [6] & (\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & 
// \U1|Inst_ov7670_registers|address [3]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address [6]),
	.datac(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~15 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~15 .lut_mask = 64'h0004000400000000;
defparam \U1|Inst_ov7670_registers|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N39
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~16 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~16_combout  = ( \U1|Inst_ov7670_registers|address [2] & ( (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|Decoder0~15_combout  & \U1|Inst_ov7670_registers|address [5])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~15_combout ),
	.datad(!\U1|Inst_ov7670_registers|address [5]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~16 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~16 .lut_mask = 64'h00000000000A000A;
defparam \U1|Inst_ov7670_registers|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N40
dffeas \U1|Inst_ov7670_registers|sreg.1001000000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1001000000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1001000000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1001000000000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~19 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~19_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|Decoder0~4_combout  & 
// !\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datad(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~19 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~19 .lut_mask = 64'h0000000001000100;
defparam \U1|Inst_ov7670_registers|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N13
dffeas \U1|Inst_ov7670_registers|sreg.1011000100001100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011000100001100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011000100001100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr0~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr0~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.1001000000000000~q  & ( !\U1|Inst_ov7670_registers|sreg.1011000100001100~q  & ( (!\U1|Inst_ov7670_registers|sreg.1001000100000000~q  & 
// (!\U1|Inst_ov7670_registers|sreg.1011000010000100~q  & !\U1|Inst_ov7670_registers|sreg.1000110000000010~q )) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1001000100000000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1000110000000010~q ),
	.datad(gnd),
	.datae(!\U1|Inst_ov7670_registers|sreg.1001000000000000~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr0~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr0~1 .lut_mask = 64'h8080000000000000;
defparam \U1|Inst_ov7670_registers|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N21
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~12 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~12_combout  = ( !\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q  & ( (\U1|Inst_ov7670_registers|address [1] & (!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [6] & 
// \U1|Inst_ov7670_registers|address [3]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datac(!\U1|Inst_ov7670_registers|address [6]),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~12 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~12 .lut_mask = 64'h0040004000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~13 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~13_combout  = ( \U1|Inst_ov7670_registers|Decoder0~12_combout  & ( (!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|address [5])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~13 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~13 .lut_mask = 64'h0000000002020202;
defparam \U1|Inst_ov7670_registers|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N1
dffeas \U1|Inst_ov7670_registers|sreg.1000111100000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1000111100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1000111100000000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N45
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~7 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~7_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~6_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~6_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~7 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~7 .lut_mask = 64'h0000000000440044;
defparam \U1|Inst_ov7670_registers|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N46
dffeas \U1|Inst_ov7670_registers|sreg.1001101000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1001101000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1001101000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1001101000000000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~9 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~9_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & \U1|Inst_ov7670_registers|Decoder0~6_combout )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~6_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~9 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~9 .lut_mask = 64'h0000000000030003;
defparam \U1|Inst_ov7670_registers|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N49
dffeas \U1|Inst_ov7670_registers|sreg.1011001110000010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011001110000010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011001110000010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~10 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~10_combout  = ( !\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q  & ( (!\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|address [3] & 
// !\U1|Inst_ov7670_registers|address [6]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datac(!\U1|Inst_ov7670_registers|address [3]),
	.datad(!\U1|Inst_ov7670_registers|address [6]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~10 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~10 .lut_mask = 64'h0200020000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N57
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~11 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~11_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~10_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~11 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~11 .lut_mask = 64'h0000000002020202;
defparam \U1|Inst_ov7670_registers|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N58
dffeas \U1|Inst_ov7670_registers|sreg.1000111000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1000111000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1000111000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1000111000000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N33
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~8 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~8_combout  = ( \U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [5] & (\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & 
// \U1|Inst_ov7670_registers|Decoder0~4_combout ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~8 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~8 .lut_mask = 64'h0000000000010001;
defparam \U1|Inst_ov7670_registers|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N34
dffeas \U1|Inst_ov7670_registers|sreg.1011001000001110 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011001000001110 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011001000001110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~5 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~5_combout  = ( \U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & ( (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [5] & (!\U1|Inst_ov7670_registers|address [2] & 
// \U1|Inst_ov7670_registers|Decoder0~4_combout ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~5 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~5 .lut_mask = 64'h0000000000100010;
defparam \U1|Inst_ov7670_registers|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N32
dffeas \U1|Inst_ov7670_registers|sreg.1001011000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1001011000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1001011000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1001011000000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr0~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr0~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.1011001000001110~q  & ( !\U1|Inst_ov7670_registers|sreg.1001011000000000~q  & ( (!\U1|Inst_ov7670_registers|sreg.1000111100000000~q  & 
// (!\U1|Inst_ov7670_registers|sreg.1001101000000000~q  & (!\U1|Inst_ov7670_registers|sreg.1011001110000010~q  & !\U1|Inst_ov7670_registers|sreg.1000111000000000~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.1001101000000000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1000111000000000~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1001011000000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr0~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr0~0 .lut_mask = 64'h8000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N3
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~1_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~0_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~1 .lut_mask = 64'h0000000001010101;
defparam \U1|Inst_ov7670_registers|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N5
dffeas \U1|Inst_ov7670_registers|sreg.1011100000001010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011100000001010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011100000001010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr0~combout  = ( \U1|Inst_ov7670_registers|sreg.1011100000001010~q  ) # ( !\U1|Inst_ov7670_registers|sreg.1011100000001010~q  & ( (((!\U1|Inst_ov7670_registers|WideOr0~1_combout ) # 
// (!\U1|Inst_ov7670_registers|WideOr0~0_combout )) # (\U1|Inst_ov7670_registers|sreg.1111111111111111~q )) # (\U1|Inst_ov7670_registers|sreg.1000110101001111~q ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datac(!\U1|Inst_ov7670_registers|WideOr0~1_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr0 .lut_mask = 64'hFFF7FFF7FFFFFFFF;
defparam \U1|Inst_ov7670_registers|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~20 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~20_combout  = ( !\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q  & ( !\U1|Inst_ov7670_registers|address [4] & ( (!\U1|Inst_ov7670_registers|address [6] & (!\U1|Inst_ov7670_registers|address [1] & 
// (!\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|address [3]))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [6]),
	.datab(!\U1|Inst_ov7670_registers|address [1]),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(!\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ),
	.dataf(!\U1|Inst_ov7670_registers|address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~20 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~20 .lut_mask = 64'h0080000000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~21 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~21_combout  = ( !\U1|Inst_ov7670_registers|address [0] & ( \U1|Inst_ov7670_registers|Decoder0~20_combout  & ( !\U1|Inst_ov7670_registers|address [5] ) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U1|Inst_ov7670_registers|address [0]),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~21 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~21 .lut_mask = 64'h00000000CCCC0000;
defparam \U1|Inst_ov7670_registers|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N13
dffeas \U1|Inst_ov7670_registers|sreg.0100000000010000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0100000000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0100000000010000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0100000000010000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~22 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~22_combout  = ( \U1|Inst_ov7670_registers|address [3] & ( \U1|Inst_ov7670_registers|address [1] & ( (!\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address [4] & 
// (!\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q  & !\U1|Inst_ov7670_registers|address [6]))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [2]),
	.datab(!\U1|Inst_ov7670_registers|address [4]),
	.datac(!\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|address [6]),
	.datae(!\U1|Inst_ov7670_registers|address [3]),
	.dataf(!\U1|Inst_ov7670_registers|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~22 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~22 .lut_mask = 64'h0000000000008000;
defparam \U1|Inst_ov7670_registers|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N51
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~23 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~23_combout  = ( \U1|Inst_ov7670_registers|address [0] & ( \U1|Inst_ov7670_registers|Decoder0~22_combout  & ( \U1|Inst_ov7670_registers|address [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|address [5]),
	.datad(gnd),
	.datae(!\U1|Inst_ov7670_registers|address [0]),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~23 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~23 .lut_mask = 64'h0000000000000F0F;
defparam \U1|Inst_ov7670_registers|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N52
dffeas \U1|Inst_ov7670_registers|sreg.0111010000010000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0111010000010000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0111010000010000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~30 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~30_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|Decoder0~12_combout  & \U1|Inst_ov7670_registers|address [2])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~12_combout ),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [2]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~30 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~30 .lut_mask = 64'h0022002200000000;
defparam \U1|Inst_ov7670_registers|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N20
dffeas \U1|Inst_ov7670_registers|sreg.0101001000010111 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101001000010111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101001000010111 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N33
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~31 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~31_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|Decoder0~2_combout  & \U1|Inst_ov7670_registers|address [2])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~2_combout ),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~31 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~31 .lut_mask = 64'h0202020200000000;
defparam \U1|Inst_ov7670_registers|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N35
dffeas \U1|Inst_ov7670_registers|sreg.0101000000110100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101000000110100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101000000110100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101000000110100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N27
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~32 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~32_combout  = ( \U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & ( (\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [5] & (!\U1|Inst_ov7670_registers|address [2] & 
// \U1|Inst_ov7670_registers|Decoder0~4_combout ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~32 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~32 .lut_mask = 64'h0000000000400040;
defparam \U1|Inst_ov7670_registers|Decoder0~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N29
dffeas \U1|Inst_ov7670_registers|sreg.0101100000011110 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101100000011110 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101100000011110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N27
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr1~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr1~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0101100000011110~q  & ( (!\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & (!\U1|Inst_ov7670_registers|sreg.0101001000010111~q  & 
// !\U1|Inst_ov7670_registers|sreg.0101000000110100~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0101000000110100~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr1~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr1~1 .lut_mask = 64'hA000A00000000000;
defparam \U1|Inst_ov7670_registers|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N33
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~35 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~35_combout  = ( \U1|Inst_ov7670_registers|Decoder0~22_combout  & ( (\U1|Inst_ov7670_registers|address [5] & !\U1|Inst_ov7670_registers|address [0]) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [0]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~35 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~35 .lut_mask = 64'h0000000033003300;
defparam \U1|Inst_ov7670_registers|Decoder0~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N34
dffeas \U1|Inst_ov7670_registers|sreg.0110101101001010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0110101101001010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0110101101001010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~33 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~33_combout  = ( !\U1|Inst_ov7670_registers|address [0] & ( \U1|Inst_ov7670_registers|Decoder0~20_combout  & ( \U1|Inst_ov7670_registers|address [5] ) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U1|Inst_ov7670_registers|address [0]),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~33 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~33 .lut_mask = 64'h0000000033330000;
defparam \U1|Inst_ov7670_registers|Decoder0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N7
dffeas \U1|Inst_ov7670_registers|sreg.0100111000100000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0100111000100000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0100111000100000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~34 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~34_combout  = ( \U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & ( (\U1|Inst_ov7670_registers|Decoder0~4_combout  & (!\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address [5] & 
// !\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|address [5]),
	.datad(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~34 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~34 .lut_mask = 64'h0000000040004000;
defparam \U1|Inst_ov7670_registers|Decoder0~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N31
dffeas \U1|Inst_ov7670_registers|sreg.0101010001000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101010001000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101010001000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N39
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr1~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr1~2_combout  = ( !\U1|Inst_ov7670_registers|sreg.0101010001000000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0110101101001010~q  & !\U1|Inst_ov7670_registers|sreg.0100111000100000~q ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr1~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr1~2 .lut_mask = 64'hAA00AA0000000000;
defparam \U1|Inst_ov7670_registers|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~29 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~29_combout  = ( \U1|Inst_ov7670_registers|Decoder0~22_combout  & ( (!\U1|Inst_ov7670_registers|address [5] & \U1|Inst_ov7670_registers|address [0]) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [0]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~29 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~29 .lut_mask = 64'h0000000000CC00CC;
defparam \U1|Inst_ov7670_registers|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N31
dffeas \U1|Inst_ov7670_registers|sreg.0100111101000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0100111101000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0100111101000000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N15
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~28 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~28_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~0_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~28 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~28 .lut_mask = 64'h0000000002020202;
defparam \U1|Inst_ov7670_registers|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N16
dffeas \U1|Inst_ov7670_registers|sreg.0100110101000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0100110101000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0100110101000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0100110101000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~27 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~27_combout  = ( \U1|Inst_ov7670_registers|address [2] & ( (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|Decoder0~15_combout  & !\U1|Inst_ov7670_registers|address [5])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~15_combout ),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [5]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~27 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~27 .lut_mask = 64'h0000000022002200;
defparam \U1|Inst_ov7670_registers|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N37
dffeas \U1|Inst_ov7670_registers|sreg.0101001100101001 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101001100101001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101001100101001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N57
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~24 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~24_combout  = ( \U1|Inst_ov7670_registers|address [0] & ( \U1|Inst_ov7670_registers|Decoder0~20_combout  & ( \U1|Inst_ov7670_registers|address [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|address [5]),
	.datad(gnd),
	.datae(!\U1|Inst_ov7670_registers|address [0]),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~24 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~24 .lut_mask = 64'h0000000000000F0F;
defparam \U1|Inst_ov7670_registers|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N58
dffeas \U1|Inst_ov7670_registers|sreg.0110100100000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0110100100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0110100100000000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~25 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~25_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|Decoder0~2_combout  & (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & !\U1|Inst_ov7670_registers|address [2])) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~2_combout ),
	.datac(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|address [2]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~25 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~25 .lut_mask = 64'h0000000003000300;
defparam \U1|Inst_ov7670_registers|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N32
dffeas \U1|Inst_ov7670_registers|sreg.0111000100000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0111000100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0111000100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0111000100000000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~26 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~26_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~10_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~10_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~26 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~26 .lut_mask = 64'h0022002200000000;
defparam \U1|Inst_ov7670_registers|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N37
dffeas \U1|Inst_ov7670_registers|sreg.0101000100001100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101000100001100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101000100001100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101000100001100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr1~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr1~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0111000100000000~q  & ( !\U1|Inst_ov7670_registers|sreg.0101000100001100~q  & ( (!\U1|Inst_ov7670_registers|sreg.0100111101000000~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0100110101000000~q  & (!\U1|Inst_ov7670_registers|sreg.0101001100101001~q  & !\U1|Inst_ov7670_registers|sreg.0110100100000000~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0100110101000000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0111000100000000~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0101000100001100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr1~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr1~0 .lut_mask = 64'h8000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr1~combout  = ( \U1|Inst_ov7670_registers|WideOr1~0_combout  & ( (((!\U1|Inst_ov7670_registers|WideOr1~1_combout ) # (!\U1|Inst_ov7670_registers|WideOr1~2_combout )) # (\U1|Inst_ov7670_registers|sreg.0111010000010000~q )) # 
// (\U1|Inst_ov7670_registers|sreg.0100000000010000~q ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr1~0_combout  )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0100000000010000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.datac(!\U1|Inst_ov7670_registers|WideOr1~1_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr1 .lut_mask = 64'hFFFFFFFFFFF7FFF7;
defparam \U1|Inst_ov7670_registers|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~45 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~45_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & \U1|Inst_ov7670_registers|Decoder0~6_combout )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~6_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~45 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~45 .lut_mask = 64'h0003000300000000;
defparam \U1|Inst_ov7670_registers|Decoder0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N44
dffeas \U1|Inst_ov7670_registers|sreg.0011001010100100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011001010100100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011001010100100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N15
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~44 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~44_combout  = ( \U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~0_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~44 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~44 .lut_mask = 64'h0000000000880088;
defparam \U1|Inst_ov7670_registers|Decoder0~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N17
dffeas \U1|Inst_ov7670_registers|sreg.0011011100011101 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011011100011101 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011011100011101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N33
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr2~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~3_combout  = ( !\U1|Inst_ov7670_registers|sreg.0011011100011101~q  & ( (!\U1|Inst_ov7670_registers|sreg.1011000010000100~q  & (!\U1|Inst_ov7670_registers|sreg.0011001010100100~q  & 
// (!\U1|Inst_ov7670_registers|sreg.1011001000001110~q  & !\U1|Inst_ov7670_registers|sreg.1011000100001100~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~3 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr2~3 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~36 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~36_combout  = ( !\U1|Inst_ov7670_registers|address [2] & ( (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [5] & \U1|Inst_ov7670_registers|Decoder0~6_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~36 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~36 .lut_mask = 64'h0202020200000000;
defparam \U1|Inst_ov7670_registers|Decoder0~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N43
dffeas \U1|Inst_ov7670_registers|sreg.0011010100001011 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011010100001011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011010100001011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N45
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr2~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~0_combout  = (!\U1|Inst_ov7670_registers|sreg.0111010000010000~q  & !\U1|Inst_ov7670_registers|sreg.0011010100001011~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr2~0 .lut_mask = 64'hF000F000F000F000;
defparam \U1|Inst_ov7670_registers|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N57
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~41 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~41_combout  = ( !\U1|Inst_ov7670_registers|address [4] & ( (\U1|Inst_ov7670_registers|Decoder0~4_combout  & (\U1|Inst_ov7670_registers|address [5] & (\U1|Inst_ov7670_registers|address [2] & 
// !\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~41 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~41 .lut_mask = 64'h0100010000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N58
dffeas \U1|Inst_ov7670_registers|sreg.0011100001110001~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011100001110001~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011100001110001~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011100001110001~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~43 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~43_combout  = ( !\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & ( (\U1|Inst_ov7670_registers|Decoder0~4_combout  & (!\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address [5] & 
// !\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|address [5]),
	.datad(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~43 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~43 .lut_mask = 64'h0400040000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N37
dffeas \U1|Inst_ov7670_registers|sreg.0010100100000111 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0010100100000111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0010100100000111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~42 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~42_combout  = ( \U1|Inst_ov7670_registers|address [2] & ( (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [5] & \U1|Inst_ov7670_registers|Decoder0~6_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~42 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~42 .lut_mask = 64'h0000000002020202;
defparam \U1|Inst_ov7670_registers|Decoder0~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N1
dffeas \U1|Inst_ov7670_registers|sreg.0011110001111000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011110001111000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011110001111000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr2~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~2_combout  = ( !\U1|Inst_ov7670_registers|sreg.0011110001111000~q  & ( (!\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & (!\U1|Inst_ov7670_registers|sreg.0011100001110001~DUPLICATE_q  & 
// (!\U1|Inst_ov7670_registers|sreg.0110100100000000~q  & !\U1|Inst_ov7670_registers|sreg.0010100100000111~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011100001110001~DUPLICATE_q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr2~2 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~38 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~38_combout  = ( \U1|Inst_ov7670_registers|address [0] & ( \U1|Inst_ov7670_registers|Decoder0~20_combout  & ( !\U1|Inst_ov7670_registers|address [5] ) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U1|Inst_ov7670_registers|address [0]),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~38 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~38 .lut_mask = 64'h000000000000CCCC;
defparam \U1|Inst_ov7670_registers|Decoder0~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N19
dffeas \U1|Inst_ov7670_registers|sreg.0011101000000100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011101000000100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011101000000100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N51
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~40 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~40_combout  = ( \U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & ( (!\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [5] & (\U1|Inst_ov7670_registers|address [2] & 
// \U1|Inst_ov7670_registers|Decoder0~4_combout ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~40 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~40 .lut_mask = 64'h0000000000080008;
defparam \U1|Inst_ov7670_registers|Decoder0~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N52
dffeas \U1|Inst_ov7670_registers|sreg.0011111000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011111000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011111000000000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N27
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~39 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~39_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~6_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~6_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~39 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~39 .lut_mask = 64'h0044004400000000;
defparam \U1|Inst_ov7670_registers|Decoder0~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N29
dffeas \U1|Inst_ov7670_registers|sreg.0011110111000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011110111000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011110111000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N33
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~37 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~37_combout  = ( !\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & ( (\U1|Inst_ov7670_registers|Decoder0~4_combout  & (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address [5] & 
// \U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|address [5]),
	.datad(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~37 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~37 .lut_mask = 64'h0001000100000000;
defparam \U1|Inst_ov7670_registers|Decoder0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N35
dffeas \U1|Inst_ov7670_registers|sreg.0011100100101010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011100100101010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011100100101010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N57
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr2~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0011100100101010~q  & ( (!\U1|Inst_ov7670_registers|sreg.0110101101001010~q  & (!\U1|Inst_ov7670_registers|sreg.0011101000000100~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0011111000000000~q  & !\U1|Inst_ov7670_registers|sreg.0011110111000000~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr2~1 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N31
dffeas \U1|Inst_ov7670_registers|sreg.0111000100000000~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0111000100000000~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0111000100000000~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0111000100000000~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N45
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~46 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~46_combout  = ( \U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & ( (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [5] & (!\U1|Inst_ov7670_registers|address [2] & 
// \U1|Inst_ov7670_registers|Decoder0~4_combout ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~46 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~46 .lut_mask = 64'h0000000000200020;
defparam \U1|Inst_ov7670_registers|Decoder0~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N46
dffeas \U1|Inst_ov7670_registers|sreg.0011001100001011~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011001100001011~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011001100001011~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011001100001011~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~48 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~48_combout  = ( \U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [5] & \U1|Inst_ov7670_registers|Decoder0~15_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~15_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~48 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~48 .lut_mask = 64'h0000000000440044;
defparam \U1|Inst_ov7670_registers|Decoder0~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N49
dffeas \U1|Inst_ov7670_registers|sreg.0010001010010001 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0010001010010001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0010001010010001 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N21
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~47 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~47_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|Decoder0~12_combout  & \U1|Inst_ov7670_registers|address [2])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~12_combout ),
	.datad(!\U1|Inst_ov7670_registers|address [2]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~47 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~47 .lut_mask = 64'h0005000500000000;
defparam \U1|Inst_ov7670_registers|Decoder0~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N22
dffeas \U1|Inst_ov7670_registers|sreg.0010000100000010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0010000100000010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0010000100000010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr2~4 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~4_combout  = ( !\U1|Inst_ov7670_registers|sreg.0010000100000010~q  & ( (!\U1|Inst_ov7670_registers|sreg.0111000100000000~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|sreg.0011001100001011~DUPLICATE_q  & 
// (!\U1|Inst_ov7670_registers|sreg.0010001010010001~q  & !\U1|Inst_ov7670_registers|sreg.1011001110000010~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0111000100000000~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011001100001011~DUPLICATE_q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~4 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr2~4 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~combout  = ( \U1|Inst_ov7670_registers|WideOr2~4_combout  & ( \U1|Inst_ov7670_registers|sreg.1011100000001010~q  ) ) # ( !\U1|Inst_ov7670_registers|WideOr2~4_combout  & ( \U1|Inst_ov7670_registers|sreg.1011100000001010~q  
// ) ) # ( \U1|Inst_ov7670_registers|WideOr2~4_combout  & ( !\U1|Inst_ov7670_registers|sreg.1011100000001010~q  & ( (!\U1|Inst_ov7670_registers|WideOr2~3_combout ) # ((!\U1|Inst_ov7670_registers|WideOr2~0_combout ) # 
// ((!\U1|Inst_ov7670_registers|WideOr2~2_combout ) # (!\U1|Inst_ov7670_registers|WideOr2~1_combout ))) ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr2~4_combout  & ( !\U1|Inst_ov7670_registers|sreg.1011100000001010~q  ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr2~3_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr2~0_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr2~2_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr2~1_combout ),
	.datae(!\U1|Inst_ov7670_registers|WideOr2~4_combout ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr2 .lut_mask = 64'hFFFFFFFEFFFFFFFF;
defparam \U1|Inst_ov7670_registers|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N15
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~50 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~50_combout  = ( !\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q  & ( (\U1|Inst_ov7670_registers|address [1] & (!\U1|Inst_ov7670_registers|address [6] & (!\U1|Inst_ov7670_registers|address [2] & 
// \U1|Inst_ov7670_registers|address [3]))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address [6]),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~50 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~50 .lut_mask = 64'h0040004000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N9
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~53 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~53_combout  = (\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [5] & (\U1|Inst_ov7670_registers|Decoder0~50_combout  & !\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q )))

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~50_combout ),
	.datad(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~53 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~53 .lut_mask = 64'h0400040004000400;
defparam \U1|Inst_ov7670_registers|Decoder0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N10
dffeas \U1|Inst_ov7670_registers|sreg.0000111001100001~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000111001100001~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000111001100001~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000111001100001~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N39
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~52 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~52_combout  = ( !\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & ( (\U1|Inst_ov7670_registers|Decoder0~4_combout  & (\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address [5] & 
// !\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|address [5]),
	.datad(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~52 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~52 .lut_mask = 64'h1000100000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N41
dffeas \U1|Inst_ov7670_registers|sreg.0000110000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000110000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000110000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000110000000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr3~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr3~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0100111000100000~q  & ( !\U1|Inst_ov7670_registers|sreg.0000110000000000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0000111001100001~DUPLICATE_q  & 
// (!\U1|Inst_ov7670_registers|sreg.1000110000000010~q  & (!\U1|Inst_ov7670_registers|sreg.1000111100000000~q  & !\U1|Inst_ov7670_registers|sreg.1000111000000000~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0000111001100001~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.1000110000000010~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1000111000000000~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0000110000000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr3~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr3~0 .lut_mask = 64'h8000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N3
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~51 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~51_combout  = ( \U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & ( (\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [5] & \U1|Inst_ov7670_registers|Decoder0~50_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~50_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~51 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~51 .lut_mask = 64'h0000000004040404;
defparam \U1|Inst_ov7670_registers|Decoder0~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N4
dffeas \U1|Inst_ov7670_registers|sreg.0000111101001011 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000111101001011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000111101001011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr9~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr9~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.1000110101001111~q  & ( (!\U1|Inst_ov7670_registers|sreg.0100110101000000~q  & (!\U1|Inst_ov7670_registers|sreg.0100111101000000~q  & 
// !\U1|Inst_ov7670_registers|sreg.0000111101001011~q )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.0100110101000000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr9~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr9~0 .lut_mask = 64'hC000C00000000000;
defparam \U1|Inst_ov7670_registers|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N39
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~54 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~54_combout  = ( \U1|Inst_ov7670_registers|address [5] ) # ( !\U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ) # ((!\U1|Inst_ov7670_registers|Decoder0~10_combout ) # 
// (\U1|Inst_ov7670_registers|address [2])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~54 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~54 .lut_mask = 64'hFBFBFBFBFFFFFFFF;
defparam \U1|Inst_ov7670_registers|Decoder0~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N41
dffeas \U1|Inst_ov7670_registers|sreg.0000001100001010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000001100001010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000001100001010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N15
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr3~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr3~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0110101101001010~q  & ( (!\U1|Inst_ov7670_registers|sreg.0010001010010001~q  & (\U1|Inst_ov7670_registers|sreg.0000001100001010~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0010000100000010~q  & !\U1|Inst_ov7670_registers|sreg.0100000000010000~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0100000000010000~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr3~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr3~1 .lut_mask = 64'h2000200000000000;
defparam \U1|Inst_ov7670_registers|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~49 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~49_combout  = ( \U1|Inst_ov7670_registers|Decoder0~0_combout  & ( (!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|address [2] & !\U1|Inst_ov7670_registers|address [5])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~49 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~49 .lut_mask = 64'h0000000020202020;
defparam \U1|Inst_ov7670_registers|Decoder0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N25
dffeas \U1|Inst_ov7670_registers|sreg.0000010000000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000010000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000010000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000010000000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr3~combout  = ( \U1|Inst_ov7670_registers|WideOr3~1_combout  & ( !\U1|Inst_ov7670_registers|sreg.0000010000000000~q  & ( (\U1|Inst_ov7670_registers|WideOr3~0_combout  & (!\U1|Inst_ov7670_registers|sreg.0010100100000111~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0110100100000000~q  & \U1|Inst_ov7670_registers|WideOr9~0_combout ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr3~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.datad(!\U1|Inst_ov7670_registers|WideOr9~0_combout ),
	.datae(!\U1|Inst_ov7670_registers|WideOr3~1_combout ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0000010000000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr3 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr3 .lut_mask = 64'h0000004000000000;
defparam \U1|Inst_ov7670_registers|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~55 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~55_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~10_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~10_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~55 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~55 .lut_mask = 64'h0011001100000000;
defparam \U1|Inst_ov7670_registers|Decoder0~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N13
dffeas \U1|Inst_ov7670_registers|sreg.0001111000110111 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001111000110111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001111000110111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N45
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~57 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~57_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~0_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~57 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~57 .lut_mask = 64'h0011001100000000;
defparam \U1|Inst_ov7670_registers|Decoder0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N46
dffeas \U1|Inst_ov7670_registers|sreg.0001100100000011 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001100100000011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001100100000011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N57
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~58 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~58_combout  = ( !\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q  & ( (!\U1|Inst_ov7670_registers|address [1] & (!\U1|Inst_ov7670_registers|address [6] & \U1|Inst_ov7670_registers|address [3])) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [1]),
	.datab(!\U1|Inst_ov7670_registers|address [6]),
	.datac(gnd),
	.datad(!\U1|Inst_ov7670_registers|address [3]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~58 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~58 .lut_mask = 64'h0088008800000000;
defparam \U1|Inst_ov7670_registers|Decoder0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~59 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~59_combout  = ( !\U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [5] & (\U1|Inst_ov7670_registers|Decoder0~58_combout  & 
// !\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address [4]),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~58_combout ),
	.datad(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~59 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~59 .lut_mask = 64'h0400040000000000;
defparam \U1|Inst_ov7670_registers|Decoder0~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N7
dffeas \U1|Inst_ov7670_registers|sreg.0001101001111011 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001101001111011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001101001111011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~56 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~56_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|Decoder0~4_combout  & 
// \U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datad(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~56 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~56 .lut_mask = 64'h0001000100000000;
defparam \U1|Inst_ov7670_registers|Decoder0~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N7
dffeas \U1|Inst_ov7670_registers|sreg.0001100001100001 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001100001100001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001100001100001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr4~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr4~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0001100001100001~q  & ( !\U1|Inst_ov7670_registers|sreg.0101100000011110~q  & ( (!\U1|Inst_ov7670_registers|sreg.0001111000110111~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0001100100000011~q  & (!\U1|Inst_ov7670_registers|sreg.0001101001111011~q  & !\U1|Inst_ov7670_registers|sreg.1001101000000000~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1001101000000000~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr4~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr4~0 .lut_mask = 64'h8000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr4 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr4~combout  = ( \U1|Inst_ov7670_registers|WideOr3~0_combout  & ( \U1|Inst_ov7670_registers|sreg.1011100000001010~q  ) ) # ( !\U1|Inst_ov7670_registers|WideOr3~0_combout  & ( \U1|Inst_ov7670_registers|sreg.1011100000001010~q  
// ) ) # ( \U1|Inst_ov7670_registers|WideOr3~0_combout  & ( !\U1|Inst_ov7670_registers|sreg.1011100000001010~q  & ( (!\U1|Inst_ov7670_registers|WideOr4~0_combout ) # ((!\U1|Inst_ov7670_registers|WideOr9~0_combout ) # 
// ((!\U1|Inst_ov7670_registers|WideOr2~2_combout ) # (!\U1|Inst_ov7670_registers|WideOr2~1_combout ))) ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr3~0_combout  & ( !\U1|Inst_ov7670_registers|sreg.1011100000001010~q  ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr4~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr9~0_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr2~2_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr2~1_combout ),
	.datae(!\U1|Inst_ov7670_registers|WideOr3~0_combout ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr4 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr4 .lut_mask = 64'hFFFFFFFEFFFFFFFF;
defparam \U1|Inst_ov7670_registers|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N21
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~60 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~60_combout  = ( \U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & ( (!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [5] & (\U1|Inst_ov7670_registers|address [2] & 
// \U1|Inst_ov7670_registers|Decoder0~4_combout ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(!\U1|Inst_ov7670_registers|address [2]),
	.datad(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~60 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~60 .lut_mask = 64'h0000000000080008;
defparam \U1|Inst_ov7670_registers|Decoder0~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N23
dffeas \U1|Inst_ov7670_registers|sreg.0001011100010001 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001011100010001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001011100010001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001011100010001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N57
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr5~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr5~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0001111000110111~q  & ( (!\U1|Inst_ov7670_registers|sreg.0001011100010001~q  & (!\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & 
// !\U1|Inst_ov7670_registers|sreg.0011011100011101~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0001011100010001~q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr5~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr5~0 .lut_mask = 64'hA000A00000000000;
defparam \U1|Inst_ov7670_registers|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N53
dffeas \U1|Inst_ov7670_registers|sreg.0011111000000000~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011111000000000~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011111000000000~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011111000000000~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~62 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~62_combout  = ( \U1|Inst_ov7670_registers|Decoder0~2_combout  & ( (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & !\U1|Inst_ov7670_registers|address [5])) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|address [5]),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~62 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~62 .lut_mask = 64'h0000000003000300;
defparam \U1|Inst_ov7670_registers|Decoder0~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N55
dffeas \U1|Inst_ov7670_registers|sreg.0001011000000010 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001011000000010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001011000000010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr5~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr5~2_combout  = ( !\U1|Inst_ov7670_registers|sreg.0011010100001011~q  & ( !\U1|Inst_ov7670_registers|sreg.0001011000000010~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011111000000000~DUPLICATE_q  & 
// (!\U1|Inst_ov7670_registers|sreg.0111010000010000~q  & (!\U1|Inst_ov7670_registers|sreg.0011110001111000~q  & !\U1|Inst_ov7670_registers|sreg.1001011000000000~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0011111000000000~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1001011000000000~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr5~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr5~2 .lut_mask = 64'h8000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~61 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~61_combout  = ( \U1|Inst_ov7670_registers|Decoder0~22_combout  & ( (!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q  & !\U1|Inst_ov7670_registers|address [5]) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[0]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|Decoder0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~61 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~61 .lut_mask = 64'h0000000088888888;
defparam \U1|Inst_ov7670_registers|Decoder0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N25
dffeas \U1|Inst_ov7670_registers|sreg.0001010001001000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001010001001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001010001001000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001010001001000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr5~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr5~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0101010001000000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011110111000000~q  & !\U1|Inst_ov7670_registers|sreg.0001010001001000~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001010001001000~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr5~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr5~1 .lut_mask = 64'hF000F00000000000;
defparam \U1|Inst_ov7670_registers|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr5 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr5~combout  = ( \U1|Inst_ov7670_registers|WideOr3~0_combout  & ( \U1|Inst_ov7670_registers|sreg.0000010000000000~q  ) ) # ( !\U1|Inst_ov7670_registers|WideOr3~0_combout  & ( \U1|Inst_ov7670_registers|sreg.0000010000000000~q  
// ) ) # ( \U1|Inst_ov7670_registers|WideOr3~0_combout  & ( !\U1|Inst_ov7670_registers|sreg.0000010000000000~q  & ( (!\U1|Inst_ov7670_registers|WideOr5~0_combout ) # ((!\U1|Inst_ov7670_registers|WideOr5~2_combout ) # 
// ((!\U1|Inst_ov7670_registers|WideOr5~1_combout ) # (!\U1|Inst_ov7670_registers|WideOr9~0_combout ))) ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr3~0_combout  & ( !\U1|Inst_ov7670_registers|sreg.0000010000000000~q  ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr5~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr5~2_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr5~1_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr9~0_combout ),
	.datae(!\U1|Inst_ov7670_registers|WideOr3~0_combout ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0000010000000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr5 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr5 .lut_mask = 64'hFFFFFFFEFFFFFFFF;
defparam \U1|Inst_ov7670_registers|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~63 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~63_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~6_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~63 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~63 .lut_mask = 64'h0808080800000000;
defparam \U1|Inst_ov7670_registers|Decoder0~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N7
dffeas \U1|Inst_ov7670_registers|sreg.0001001000000100 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001001000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001001000000100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001001000000100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N45
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr6~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~3_combout  = (!\U1|Inst_ov7670_registers|sreg.0100111000100000~q  & (!\U1|Inst_ov7670_registers|sreg.0011001010100100~q  & (!\U1|Inst_ov7670_registers|sreg.0011101000000100~q  & 
// !\U1|Inst_ov7670_registers|sreg.0001001000000100~q )))

	.dataa(!\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001001000000100~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~3 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr6~3 .lut_mask = 64'h8000800080008000;
defparam \U1|Inst_ov7670_registers|WideOr6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N19
dffeas \U1|Inst_ov7670_registers|sreg.0101001000010111~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101001000010111~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101001000010111~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101001000010111~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr6~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0101001000010111~DUPLICATE_q  & ( (!\U1|Inst_ov7670_registers|sreg.0001101001111011~q  & !\U1|Inst_ov7670_registers|sreg.0010001010010001~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0101001000010111~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr6~0 .lut_mask = 64'hF000F00000000000;
defparam \U1|Inst_ov7670_registers|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|sreg~75 (
// Equation(s):
// \U1|Inst_ov7670_registers|sreg~75_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( !\U1|Inst_ov7670_registers|address [2] & ( (\U1|Inst_ov7670_registers|Decoder0~4_combout  & !\U1|Inst_ov7670_registers|address [4]) ) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|Decoder0~4_combout ),
	.datac(!\U1|Inst_ov7670_registers|address [4]),
	.datad(gnd),
	.datae(!\U1|Inst_ov7670_registers|address [5]),
	.dataf(!\U1|Inst_ov7670_registers|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|sreg~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg~75 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|sreg~75 .lut_mask = 64'h3030000000000000;
defparam \U1|Inst_ov7670_registers|sreg~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N25
dffeas \U1|Inst_ov7670_registers|sreg.0001001010000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|sreg~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001001010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001001010000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001001010000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr6~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~2_combout  = ( !\U1|Inst_ov7670_registers|sreg.0001011000000010~q  & ( !\U1|Inst_ov7670_registers|sreg.0110101101001010~q  & ( (\U1|Inst_ov7670_registers|sreg.0000001100001010~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0001001010000000~q  & (!\U1|Inst_ov7670_registers|sreg.0100111101000000~q  & !\U1|Inst_ov7670_registers|sreg.0011111000000000~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0001001010000000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr6~2 .lut_mask = 64'h4000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N5
dffeas \U1|Inst_ov7670_registers|sreg.0000111101001011~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000111101001011~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000111101001011~DUPLICATE .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000111101001011~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N47
dffeas \U1|Inst_ov7670_registers|sreg.0011001100001011 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011001100001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011001100001011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011001100001011 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N11
dffeas \U1|Inst_ov7670_registers|sreg.0000111001100001 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000111001100001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000111001100001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N21
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr6~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0000111001100001~q  & ( (!\U1|Inst_ov7670_registers|sreg.0000111101001011~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|sreg.0011001100001011~q  & 
// !\U1|Inst_ov7670_registers|sreg.0101001100101001~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0000111101001011~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011001100001011~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr6~1 .lut_mask = 64'hA000A00000000000;
defparam \U1|Inst_ov7670_registers|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr6 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~combout  = ( \U1|Inst_ov7670_registers|WideOr6~2_combout  & ( \U1|Inst_ov7670_registers|WideOr6~1_combout  & ( (!\U1|Inst_ov7670_registers|WideOr5~0_combout ) # ((!\U1|Inst_ov7670_registers|WideOr0~0_combout ) # 
// ((!\U1|Inst_ov7670_registers|WideOr6~3_combout ) # (!\U1|Inst_ov7670_registers|WideOr6~0_combout ))) ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr6~2_combout  & ( \U1|Inst_ov7670_registers|WideOr6~1_combout  ) ) # ( 
// \U1|Inst_ov7670_registers|WideOr6~2_combout  & ( !\U1|Inst_ov7670_registers|WideOr6~1_combout  ) ) # ( !\U1|Inst_ov7670_registers|WideOr6~2_combout  & ( !\U1|Inst_ov7670_registers|WideOr6~1_combout  ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr5~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr0~0_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr6~3_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr6~0_combout ),
	.datae(!\U1|Inst_ov7670_registers|WideOr6~2_combout ),
	.dataf(!\U1|Inst_ov7670_registers|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr6 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \U1|Inst_ov7670_registers|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N51
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr7~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~3_combout  = ( !\U1|Inst_ov7670_registers|sreg.0010100100000111~q  & ( (!\U1|Inst_ov7670_registers|sreg.0010000100000010~q  & (!\U1|Inst_ov7670_registers|sreg.0001100100000011~q  & 
// !\U1|Inst_ov7670_registers|sreg.1011001110000010~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~3 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr7~3 .lut_mask = 64'hA000A00000000000;
defparam \U1|Inst_ov7670_registers|WideOr7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N3
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr7~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~2_combout  = ( !\U1|Inst_ov7670_registers|sreg.1000110101001111~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011001100001011~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|sreg.0000111101001011~DUPLICATE_q  & 
// !\U1|Inst_ov7670_registers|sreg.1111111111111111~q )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011001100001011~DUPLICATE_q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0000111101001011~DUPLICATE_q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~2 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr7~2 .lut_mask = 64'hC000C00000000000;
defparam \U1|Inst_ov7670_registers|WideOr7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N9
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr7~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0011011100011101~q  & ( !\U1|Inst_ov7670_registers|sreg.1011000100001100~q  ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr7~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \U1|Inst_ov7670_registers|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~65 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~65_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( (\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~0_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~65 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~65 .lut_mask = 64'h0404040400000000;
defparam \U1|Inst_ov7670_registers|Decoder0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N2
dffeas \U1|Inst_ov7670_registers|sreg.0001000100000000 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001000100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001000100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001000100000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr7~4 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~4_combout  = ( !\U1|Inst_ov7670_registers|sreg.0011110111000000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0001011100010001~q  & (!\U1|Inst_ov7670_registers|sreg.1000111100000000~q  & 
// (!\U1|Inst_ov7670_registers|sreg.1001000100000000~q  & !\U1|Inst_ov7670_registers|sreg.0001000100000000~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0001011100010001~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1001000100000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001000100000000~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~4 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr7~4 .lut_mask = 64'h8000800000000000;
defparam \U1|Inst_ov7670_registers|WideOr7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|Decoder0~64 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~64_combout  = ( !\U1|Inst_ov7670_registers|address [5] & ( (!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~0_combout )) ) )

	.dataa(!\U1|Inst_ov7670_registers|address[4]~DUPLICATE_q ),
	.datab(!\U1|Inst_ov7670_registers|address [2]),
	.datac(!\U1|Inst_ov7670_registers|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~64 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|Decoder0~64 .lut_mask = 64'h0808080800000000;
defparam \U1|Inst_ov7670_registers|Decoder0~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N43
dffeas \U1|Inst_ov7670_registers|sreg.0001000100001111 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001000100001111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001000100001111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001000100001111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr7~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0110101101001010~q  & ( (\U1|Inst_ov7670_registers|sreg.0000001100001010~q  & (!\U1|Inst_ov7670_registers|sreg.0011100100101010~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0011010100001011~q  & !\U1|Inst_ov7670_registers|sreg.0001000100001111~q ))) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001000100001111~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr7~1 .lut_mask = 64'h4000400000000000;
defparam \U1|Inst_ov7670_registers|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N0
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr7 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~combout  = ( \U1|Inst_ov7670_registers|WideOr1~0_combout  & ( \U1|Inst_ov7670_registers|WideOr7~1_combout  & ( (!\U1|Inst_ov7670_registers|WideOr7~3_combout ) # ((!\U1|Inst_ov7670_registers|WideOr7~2_combout ) # 
// ((!\U1|Inst_ov7670_registers|WideOr7~0_combout ) # (!\U1|Inst_ov7670_registers|WideOr7~4_combout ))) ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr1~0_combout  & ( \U1|Inst_ov7670_registers|WideOr7~1_combout  ) ) # ( 
// \U1|Inst_ov7670_registers|WideOr1~0_combout  & ( !\U1|Inst_ov7670_registers|WideOr7~1_combout  ) ) # ( !\U1|Inst_ov7670_registers|WideOr1~0_combout  & ( !\U1|Inst_ov7670_registers|WideOr7~1_combout  ) )

	.dataa(!\U1|Inst_ov7670_registers|WideOr7~3_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr7~2_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr7~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr7~4_combout ),
	.datae(!\U1|Inst_ov7670_registers|WideOr1~0_combout ),
	.dataf(!\U1|Inst_ov7670_registers|WideOr7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr7 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \U1|Inst_ov7670_registers|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr8~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr8~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0001001010000000~q  & ( (!\U1|Inst_ov7670_registers|sreg.0010001010010001~q  & (!\U1|Inst_ov7670_registers|sreg.0011110111000000~q  & 
// !\U1|Inst_ov7670_registers|sreg.1011001110000010~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0001001010000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr8~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr8~0 .lut_mask = 64'hA000A00000000000;
defparam \U1|Inst_ov7670_registers|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N30
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr8 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr8~combout  = ( \U1|Inst_ov7670_registers|WideOr8~0_combout  & ( ((\U1|Inst_ov7670_registers|sreg.1111111111111111~q ) # (\U1|Inst_ov7670_registers|sreg.0011001010100100~q )) # 
// (\U1|Inst_ov7670_registers|sreg.1011000010000100~q ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr8~0_combout  )

	.dataa(!\U1|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr8 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr8 .lut_mask = 64'hFFFFFFFF7F7F7F7F;
defparam \U1|Inst_ov7670_registers|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N59
dffeas \U1|Inst_ov7670_registers|sreg.0011100001110001 (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011100001110001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011100001110001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr9~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr9~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0011100001110001~q  & ( !\U1|Inst_ov7670_registers|sreg.0001100001100001~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011110001111000~q  & 
// (!\U1|Inst_ov7670_registers|sreg.0000111001100001~q  & (!\U1|Inst_ov7670_registers|sreg.0001101001111011~q  & !\U1|Inst_ov7670_registers|sreg.1111111111111111~q ))) ) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datae(!\U1|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr9~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr9~1 .lut_mask = 64'h8000000000000000;
defparam \U1|Inst_ov7670_registers|WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr9 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr9~combout  = ( \U1|Inst_ov7670_registers|WideOr9~0_combout  & ( ((!\U1|Inst_ov7670_registers|WideOr9~1_combout ) # (!\U1|Inst_ov7670_registers|WideOr5~1_combout )) # (\U1|Inst_ov7670_registers|sreg.0110101101001010~q ) ) ) 
// # ( !\U1|Inst_ov7670_registers|WideOr9~0_combout  )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datab(!\U1|Inst_ov7670_registers|WideOr9~1_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr9~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr9 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr9 .lut_mask = 64'hFFFFFFFFFDFDFDFD;
defparam \U1|Inst_ov7670_registers|WideOr9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N27
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr10~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr10~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0101001100101001~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011100100101010~q  & (!\U1|Inst_ov7670_registers|sreg.0101000000110100~q  & 
// !\U1|Inst_ov7670_registers|sreg.0001111000110111~q )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0101000000110100~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr10~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr10~0 .lut_mask = 64'hC000C00000000000;
defparam \U1|Inst_ov7670_registers|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr10 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr10~combout  = (((!\U1|Inst_ov7670_registers|WideOr10~0_combout ) # (!\U1|Inst_ov7670_registers|WideOr9~1_combout )) # (\U1|Inst_ov7670_registers|sreg.0011001010100100~q )) # 
// (\U1|Inst_ov7670_registers|sreg.0100111000100000~q )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.datac(!\U1|Inst_ov7670_registers|WideOr10~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr9~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr10 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr10 .lut_mask = 64'hFFF7FFF7FFF7FFF7;
defparam \U1|Inst_ov7670_registers|WideOr10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N9
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr11~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr11~0_combout  = (!\U1|Inst_ov7670_registers|sreg.0100000000010000~q  & (!\U1|Inst_ov7670_registers|sreg.0111010000010000~q  & (!\U1|Inst_ov7670_registers|sreg.0101100000011110~q  & 
// !\U1|Inst_ov7670_registers|sreg.0101000000110100~q )))

	.dataa(!\U1|Inst_ov7670_registers|sreg.0100000000010000~q ),
	.datab(!\U1|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0101000000110100~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr11~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr11~0 .lut_mask = 64'h8000800080008000;
defparam \U1|Inst_ov7670_registers|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N42
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr11 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr11~combout  = ( \U1|Inst_ov7670_registers|WideOr6~0_combout  & ( ((!\U1|Inst_ov7670_registers|WideOr11~0_combout ) # ((!\U1|Inst_ov7670_registers|WideOr5~0_combout ) # 
// (\U1|Inst_ov7670_registers|sreg.0011100001110001~DUPLICATE_q ))) # (\U1|Inst_ov7670_registers|sreg.0011110001111000~q ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr6~0_combout  )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datab(!\U1|Inst_ov7670_registers|WideOr11~0_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr5~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0011100001110001~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr11 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr11 .lut_mask = 64'hFFFFFFFFFDFFFDFF;
defparam \U1|Inst_ov7670_registers|WideOr11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N27
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr12~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr12~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.1011000100001100~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011110001111000~q  & (!\U1|Inst_ov7670_registers|sreg.0011011100011101~q  & 
// !\U1|Inst_ov7670_registers|sreg.0001010001001000~q )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001010001001000~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr12~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr12~1 .lut_mask = 64'hC000C00000000000;
defparam \U1|Inst_ov7670_registers|WideOr12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N24
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr12~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr12~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0101100000011110~q  & ( (!\U1|Inst_ov7670_registers|sreg.0001101001111011~q  & (!\U1|Inst_ov7670_registers|sreg.1011100000001010~q  & 
// !\U1|Inst_ov7670_registers|sreg.1011001000001110~q )) ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr12~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr12~0 .lut_mask = 64'hA000A00000000000;
defparam \U1|Inst_ov7670_registers|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N6
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr12 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr12~combout  = ( \U1|Inst_ov7670_registers|WideOr12~1_combout  & ( \U1|Inst_ov7670_registers|WideOr12~0_combout  & ( ((!\U1|Inst_ov7670_registers|WideOr7~1_combout ) # ((!\U1|Inst_ov7670_registers|WideOr7~2_combout ) # 
// (\U1|Inst_ov7670_registers|sreg.0101000100001100~q ))) # (\U1|Inst_ov7670_registers|sreg.0101001100101001~q ) ) ) ) # ( !\U1|Inst_ov7670_registers|WideOr12~1_combout  & ( \U1|Inst_ov7670_registers|WideOr12~0_combout  ) ) # ( 
// \U1|Inst_ov7670_registers|WideOr12~1_combout  & ( !\U1|Inst_ov7670_registers|WideOr12~0_combout  ) ) # ( !\U1|Inst_ov7670_registers|WideOr12~1_combout  & ( !\U1|Inst_ov7670_registers|WideOr12~0_combout  ) )

	.dataa(!\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datab(!\U1|Inst_ov7670_registers|WideOr7~1_combout ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0101000100001100~q ),
	.datad(!\U1|Inst_ov7670_registers|WideOr7~2_combout ),
	.datae(!\U1|Inst_ov7670_registers|WideOr12~1_combout ),
	.dataf(!\U1|Inst_ov7670_registers|WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr12~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr12 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr12 .lut_mask = 64'hFFFFFFFFFFFFFFDF;
defparam \U1|Inst_ov7670_registers|WideOr12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N3
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr15~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr15~0_combout  = (!\U1|Inst_ov7670_registers|sreg.1000110101001111~q  & (!\U1|Inst_ov7670_registers|sreg.0001000100001111~q  & !\U1|Inst_ov7670_registers|sreg.0010100100000111~q ))

	.dataa(!\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.datab(gnd),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001000100001111~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr15~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr15~0 .lut_mask = 64'hA000A000A000A000;
defparam \U1|Inst_ov7670_registers|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N54
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr13~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr13~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0101000100001100~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011101000000100~q  & (!\U1|Inst_ov7670_registers|sreg.0001001000000100~q  & 
// !\U1|Inst_ov7670_registers|sreg.0001111000110111~q )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001001000000100~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0101000100001100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr13~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr13~0 .lut_mask = 64'hC000C00000000000;
defparam \U1|Inst_ov7670_registers|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N12
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr13 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr13~combout  = ( \U1|Inst_ov7670_registers|WideOr2~3_combout  & ( (!\U1|Inst_ov7670_registers|WideOr15~0_combout ) # ((!\U1|Inst_ov7670_registers|WideOr13~0_combout ) # (!\U1|Inst_ov7670_registers|WideOr1~1_combout )) ) ) # 
// ( !\U1|Inst_ov7670_registers|WideOr2~3_combout  )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|WideOr15~0_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr13~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|WideOr2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr13~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr13 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr13 .lut_mask = 64'hFFFFFFFFFFFCFFFC;
defparam \U1|Inst_ov7670_registers|WideOr13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N48
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr14~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr14~0_combout  = ( !\U1|Inst_ov7670_registers|sreg.0001011000000010~q  & ( (!\U1|Inst_ov7670_registers|sreg.0101001000010111~DUPLICATE_q  & (!\U1|Inst_ov7670_registers|sreg.0001111000110111~q  & 
// !\U1|Inst_ov7670_registers|sreg.1000110000000010~q )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.0101001000010111~DUPLICATE_q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.1000110000000010~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr14~0 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr14~0 .lut_mask = 64'hC000C00000000000;
defparam \U1|Inst_ov7670_registers|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr14 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr14~combout  = ( \U1|Inst_ov7670_registers|WideOr12~0_combout  & ( (!\U1|Inst_ov7670_registers|WideOr7~3_combout ) # ((!\U1|Inst_ov7670_registers|WideOr7~1_combout ) # ((!\U1|Inst_ov7670_registers|WideOr14~0_combout ) # 
// (!\U1|Inst_ov7670_registers|WideOr7~2_combout ))) ) ) # ( !\U1|Inst_ov7670_registers|WideOr12~0_combout  )

	.dataa(!\U1|Inst_ov7670_registers|WideOr7~3_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr7~1_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr14~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr7~2_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr14 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr14 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \U1|Inst_ov7670_registers|WideOr14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr15~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr15~1_combout  = ( !\U1|Inst_ov7670_registers|sreg.0001100001100001~q  & ( (!\U1|Inst_ov7670_registers|sreg.0011100001110001~q  & (!\U1|Inst_ov7670_registers|sreg.0001100100000011~q  & 
// !\U1|Inst_ov7670_registers|sreg.0011010100001011~q )) ) )

	.dataa(gnd),
	.datab(!\U1|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.datac(!\U1|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.datad(!\U1|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr15~1 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr15~1 .lut_mask = 64'hC000C00000000000;
defparam \U1|Inst_ov7670_registers|WideOr15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N18
cyclonev_lcell_comb \U1|Inst_ov7670_registers|WideOr15 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr15~combout  = ( \U1|Inst_ov7670_registers|WideOr6~1_combout  & ( (!\U1|Inst_ov7670_registers|WideOr15~0_combout ) # ((!\U1|Inst_ov7670_registers|WideOr6~0_combout ) # ((!\U1|Inst_ov7670_registers|WideOr5~0_combout ) # 
// (!\U1|Inst_ov7670_registers|WideOr15~1_combout ))) ) ) # ( !\U1|Inst_ov7670_registers|WideOr6~1_combout  )

	.dataa(!\U1|Inst_ov7670_registers|WideOr15~0_combout ),
	.datab(!\U1|Inst_ov7670_registers|WideOr6~0_combout ),
	.datac(!\U1|Inst_ov7670_registers|WideOr5~0_combout ),
	.datad(!\U1|Inst_ov7670_registers|WideOr15~1_combout ),
	.datae(gnd),
	.dataf(!\U1|Inst_ov7670_registers|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr15~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr15 .extended_lut = "off";
defparam \U1|Inst_ov7670_registers|WideOr15 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \U1|Inst_ov7670_registers|WideOr15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N1
dffeas \U1|Inst_i2c_sender|data_sr[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|Inst_i2c_sender|busy_sr [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[1] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N21
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~14 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~14_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(!\U1|Inst_i2c_sender|data_sr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~14 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~14 .lut_mask = 64'h000F000F000F000F;
defparam \U1|Inst_i2c_sender|data_sr~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N22
dffeas \U1|Inst_i2c_sender|data_sr[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[2] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N19
dffeas \U1|Inst_i2c_sender|data_sr[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr15~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[3] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N20
dffeas \U1|Inst_i2c_sender|data_sr[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr14~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[4] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N14
dffeas \U1|Inst_i2c_sender|data_sr[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr13~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[5] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N7
dffeas \U1|Inst_i2c_sender|data_sr[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr12~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[6] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N43
dffeas \U1|Inst_i2c_sender|data_sr[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr11~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[7] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N43
dffeas \U1|Inst_i2c_sender|data_sr[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr10~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[8] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N38
dffeas \U1|Inst_i2c_sender|data_sr[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr9~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[9] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N31
dffeas \U1|Inst_i2c_sender|data_sr[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr8~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[10] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N21
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~13 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~13_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(!\U1|Inst_i2c_sender|data_sr [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~13 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~13 .lut_mask = 64'h000F000F000F000F;
defparam \U1|Inst_i2c_sender|data_sr~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N22
dffeas \U1|Inst_i2c_sender|data_sr[11] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[11] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N1
dffeas \U1|Inst_i2c_sender|data_sr[12] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr7~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[12] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N37
dffeas \U1|Inst_i2c_sender|data_sr[13] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr6~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[13] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N32
dffeas \U1|Inst_i2c_sender|data_sr[14] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr5~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[14] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N55
dffeas \U1|Inst_i2c_sender|data_sr[15] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr4~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[15] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N50
dffeas \U1|Inst_i2c_sender|data_sr[16] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr3~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[16] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N14
dffeas \U1|Inst_i2c_sender|data_sr[17] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr2~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[17] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N8
dffeas \U1|Inst_i2c_sender|data_sr[18] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr1~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[18] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N1
dffeas \U1|Inst_i2c_sender|data_sr[19] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr0~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[19] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N51
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~12 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~12_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [19])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|data_sr [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~12 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~12 .lut_mask = 64'h0505050505050505;
defparam \U1|Inst_i2c_sender|data_sr~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N53
dffeas \U1|Inst_i2c_sender|data_sr[20] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[20] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N48
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~11 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~11_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [20])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|data_sr [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~11 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~11 .lut_mask = 64'h0505050505050505;
defparam \U1|Inst_i2c_sender|data_sr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N49
dffeas \U1|Inst_i2c_sender|data_sr[21] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[21] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N15
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~10 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~10_combout  = ( \U1|Inst_i2c_sender|data_sr [21] ) # ( !\U1|Inst_i2c_sender|data_sr [21] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~10 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~10 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|data_sr~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N16
dffeas \U1|Inst_i2c_sender|data_sr[22] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[22] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N12
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~9 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~9_combout  = ( \U1|Inst_i2c_sender|data_sr [22] & ( \U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~9 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~9 .lut_mask = 64'h0000000055555555;
defparam \U1|Inst_i2c_sender|data_sr~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N14
dffeas \U1|Inst_i2c_sender|data_sr[23] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[23] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N9
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~8 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~8_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [23])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|data_sr [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~8 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~8 .lut_mask = 64'h0505050505050505;
defparam \U1|Inst_i2c_sender|data_sr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N10
dffeas \U1|Inst_i2c_sender|data_sr[24] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[24] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N6
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~7 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~7_combout  = ( \U1|Inst_i2c_sender|data_sr [24] & ( \U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~7 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~7 .lut_mask = 64'h0000000055555555;
defparam \U1|Inst_i2c_sender|data_sr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N8
dffeas \U1|Inst_i2c_sender|data_sr[25] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[25] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N27
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~6 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~6_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [25])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|data_sr [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~6 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~6 .lut_mask = 64'h0505050505050505;
defparam \U1|Inst_i2c_sender|data_sr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N28
dffeas \U1|Inst_i2c_sender|data_sr[26] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[26] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N24
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~5 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~5_combout  = ( \U1|Inst_i2c_sender|data_sr [26] ) # ( !\U1|Inst_i2c_sender|data_sr [26] & ( !\U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~5 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~5 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Inst_i2c_sender|data_sr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N25
dffeas \U1|Inst_i2c_sender|data_sr[27] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[27] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N45
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~4 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~4_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [27])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|data_sr [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~4 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~4 .lut_mask = 64'h0505050505050505;
defparam \U1|Inst_i2c_sender|data_sr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N47
dffeas \U1|Inst_i2c_sender|data_sr[28] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[28] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N42
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~3 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~3_combout  = ( \U1|Inst_i2c_sender|data_sr [28] & ( \U1|Inst_i2c_sender|busy_sr [31] ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|data_sr [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~3 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~3 .lut_mask = 64'h0000000055555555;
defparam \U1|Inst_i2c_sender|data_sr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N43
dffeas \U1|Inst_i2c_sender|data_sr[29] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[29] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N3
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~2 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~2_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [29])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|Inst_i2c_sender|data_sr [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~2 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~2 .lut_mask = 64'h0055005500550055;
defparam \U1|Inst_i2c_sender|data_sr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N5
dffeas \U1|Inst_i2c_sender|data_sr[30] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[30] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N0
cyclonev_lcell_comb \U1|Inst_i2c_sender|data_sr~1 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~1_combout  = (!\U1|Inst_i2c_sender|busy_sr [31]) # (\U1|Inst_i2c_sender|data_sr [30])

	.dataa(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(!\U1|Inst_i2c_sender|data_sr [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~1 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|data_sr~1 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \U1|Inst_i2c_sender|data_sr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N1
dffeas \U1|Inst_i2c_sender|data_sr[31] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[31] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \U1|Inst_i2c_sender|always0~0 (
// Equation(s):
// \U1|Inst_i2c_sender|always0~0_combout  = ( \U1|Inst_i2c_sender|busy_sr [11] & ( \U1|Inst_i2c_sender|busy_sr [29] & ( (\U1|Inst_i2c_sender|busy_sr [10] & (\U1|Inst_i2c_sender|busy_sr [28] & ((!\U1|Inst_i2c_sender|busy_sr [20]) # 
// (\U1|Inst_i2c_sender|busy_sr [19])))) ) ) ) # ( !\U1|Inst_i2c_sender|busy_sr [11] & ( \U1|Inst_i2c_sender|busy_sr [29] & ( (\U1|Inst_i2c_sender|busy_sr [28] & ((!\U1|Inst_i2c_sender|busy_sr [20]) # (\U1|Inst_i2c_sender|busy_sr [19]))) ) ) ) # ( 
// \U1|Inst_i2c_sender|busy_sr [11] & ( !\U1|Inst_i2c_sender|busy_sr [29] & ( (\U1|Inst_i2c_sender|busy_sr [10] & ((!\U1|Inst_i2c_sender|busy_sr [20]) # (\U1|Inst_i2c_sender|busy_sr [19]))) ) ) ) # ( !\U1|Inst_i2c_sender|busy_sr [11] & ( 
// !\U1|Inst_i2c_sender|busy_sr [29] & ( (!\U1|Inst_i2c_sender|busy_sr [20]) # (\U1|Inst_i2c_sender|busy_sr [19]) ) ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [10]),
	.datab(!\U1|Inst_i2c_sender|busy_sr [20]),
	.datac(!\U1|Inst_i2c_sender|busy_sr [28]),
	.datad(!\U1|Inst_i2c_sender|busy_sr [19]),
	.datae(!\U1|Inst_i2c_sender|busy_sr [11]),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|always0~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|always0~0 .lut_mask = 64'hCCFF44550C0F0405;
defparam \U1|Inst_i2c_sender|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N45
cyclonev_lcell_comb \U1|Inst_i2c_sender|Selector0~1 (
// Equation(s):
// \U1|Inst_i2c_sender|Selector0~1_combout  = ( !\U1|Inst_i2c_sender|busy_sr [2] & ( (!\U1|Inst_i2c_sender|busy_sr [1] & (!\U1|Inst_i2c_sender|busy_sr [30] & !\U1|Inst_i2c_sender|busy_sr [29])) ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [1]),
	.datab(!\U1|Inst_i2c_sender|busy_sr [30]),
	.datac(!\U1|Inst_i2c_sender|busy_sr [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Selector0~1 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Selector0~1 .lut_mask = 64'h8080808000000000;
defparam \U1|Inst_i2c_sender|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N42
cyclonev_lcell_comb \U1|Inst_i2c_sender|Selector0~0 (
// Equation(s):
// \U1|Inst_i2c_sender|Selector0~0_combout  = ( \U1|Inst_i2c_sender|busy_sr [2] & ( (\U1|Inst_i2c_sender|busy_sr [1] & (\U1|Inst_i2c_sender|busy_sr [30] & \U1|Inst_i2c_sender|busy_sr [29])) ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [1]),
	.datab(!\U1|Inst_i2c_sender|busy_sr [30]),
	.datac(gnd),
	.datad(!\U1|Inst_i2c_sender|busy_sr [29]),
	.datae(gnd),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Selector0~0 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Selector0~0 .lut_mask = 64'h0000000000110011;
defparam \U1|Inst_i2c_sender|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N0
cyclonev_lcell_comb \U1|Inst_i2c_sender|Selector0~2 (
// Equation(s):
// \U1|Inst_i2c_sender|Selector0~2_combout  = ( \U1|Inst_i2c_sender|busy_sr [29] & ( \U1|Inst_i2c_sender|busy_sr [30] & ( (!\U1|Inst_i2c_sender|busy_sr [2] & ((!\U1|Inst_i2c_sender|divider [7] $ (!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q )))) # 
// (\U1|Inst_i2c_sender|busy_sr [2] & (\U1|Inst_i2c_sender|busy_sr [1])) ) ) ) # ( !\U1|Inst_i2c_sender|busy_sr [29] & ( \U1|Inst_i2c_sender|busy_sr [30] & ( (!\U1|Inst_i2c_sender|divider [7] & (((\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q )))) # 
// (\U1|Inst_i2c_sender|divider [7] & ((!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ) # ((!\U1|Inst_i2c_sender|busy_sr [1] & !\U1|Inst_i2c_sender|busy_sr [2])))) ) ) ) # ( \U1|Inst_i2c_sender|busy_sr [29] & ( !\U1|Inst_i2c_sender|busy_sr [30] & ( 
// !\U1|Inst_i2c_sender|divider [7] $ (!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ) ) ) ) # ( !\U1|Inst_i2c_sender|busy_sr [29] & ( !\U1|Inst_i2c_sender|busy_sr [30] & ( (!\U1|Inst_i2c_sender|busy_sr [1] & ((!\U1|Inst_i2c_sender|busy_sr [2]) # 
// (!\U1|Inst_i2c_sender|divider [7] $ (!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q )))) # (\U1|Inst_i2c_sender|busy_sr [1] & ((!\U1|Inst_i2c_sender|divider [7] $ (!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\U1|Inst_i2c_sender|busy_sr [1]),
	.datab(!\U1|Inst_i2c_sender|busy_sr [2]),
	.datac(!\U1|Inst_i2c_sender|divider [7]),
	.datad(!\U1|Inst_i2c_sender|divider[6]~DUPLICATE_q ),
	.datae(!\U1|Inst_i2c_sender|busy_sr [29]),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Selector0~2 .extended_lut = "off";
defparam \U1|Inst_i2c_sender|Selector0~2 .lut_mask = 64'h8FF80FF00FF81DD1;
defparam \U1|Inst_i2c_sender|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N30
cyclonev_lcell_comb \U1|Inst_i2c_sender|Selector0~3 (
// Equation(s):
// \U1|Inst_i2c_sender|Selector0~3_combout  = ( !\U1|Inst_i2c_sender|busy_sr [0] & ( (!\U1|Inst_i2c_sender|busy_sr [31] & ((!\U1|Inst_i2c_sender|divider [6] $ (((!\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q )))) # (\U1|Inst_i2c_sender|Selector0~1_combout ))) 
// # (\U1|Inst_i2c_sender|busy_sr [31] & ((((\U1|Inst_i2c_sender|Selector0~2_combout ))))) ) ) # ( \U1|Inst_i2c_sender|busy_sr [0] & ( ((!\U1|Inst_i2c_sender|Selector0~0_combout  & (!\U1|Inst_i2c_sender|divider [6] $ 
// ((!\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q )))) # (\U1|Inst_i2c_sender|Selector0~0_combout  & ((!\U1|Inst_i2c_sender|divider [6] $ (!\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q )) # (\U1|Inst_i2c_sender|busy_sr [31])))) ) )

	.dataa(!\U1|Inst_i2c_sender|divider [6]),
	.datab(!\U1|Inst_i2c_sender|Selector0~1_combout ),
	.datac(!\U1|Inst_i2c_sender|Selector0~0_combout ),
	.datad(!\U1|Inst_i2c_sender|divider[7]~DUPLICATE_q ),
	.datae(!\U1|Inst_i2c_sender|busy_sr [0]),
	.dataf(!\U1|Inst_i2c_sender|busy_sr [31]),
	.datag(!\U1|Inst_i2c_sender|Selector0~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Inst_i2c_sender|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Selector0~3 .extended_lut = "on";
defparam \U1|Inst_i2c_sender|Selector0~3 .lut_mask = 64'h77BB55AA0F0F5FAF;
defparam \U1|Inst_i2c_sender|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N31
dffeas \U1|Inst_i2c_sender|sioc (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U1|Inst_i2c_sender|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|sioc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|sioc .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|sioc .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N30
cyclonev_lcell_comb \U4|Add0~81 (
// Equation(s):
// \U4|Add0~81_sumout  = SUM(( \U4|pixel_count [0] ) + ( VCC ) + ( !VCC ))
// \U4|Add0~82  = CARRY(( \U4|pixel_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\U4|pixel_count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~81_sumout ),
	.cout(\U4|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~81 .extended_lut = "off";
defparam \U4|Add0~81 .lut_mask = 64'h0000000000003333;
defparam \U4|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N32
dffeas \U4|pixel_count[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[0] .is_wysiwyg = "true";
defparam \U4|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N33
cyclonev_lcell_comb \U4|Add0~53 (
// Equation(s):
// \U4|Add0~53_sumout  = SUM(( \U4|pixel_count [1] ) + ( GND ) + ( \U4|Add0~82  ))
// \U4|Add0~54  = CARRY(( \U4|pixel_count [1] ) + ( GND ) + ( \U4|Add0~82  ))

	.dataa(!\U4|pixel_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~53_sumout ),
	.cout(\U4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~53 .extended_lut = "off";
defparam \U4|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N35
dffeas \U4|pixel_count[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[1] .is_wysiwyg = "true";
defparam \U4|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N36
cyclonev_lcell_comb \U4|Add0~61 (
// Equation(s):
// \U4|Add0~61_sumout  = SUM(( \U4|pixel_count [2] ) + ( GND ) + ( \U4|Add0~54  ))
// \U4|Add0~62  = CARRY(( \U4|pixel_count [2] ) + ( GND ) + ( \U4|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~61_sumout ),
	.cout(\U4|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~61 .extended_lut = "off";
defparam \U4|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N38
dffeas \U4|pixel_count[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[2] .is_wysiwyg = "true";
defparam \U4|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N39
cyclonev_lcell_comb \U4|Add0~57 (
// Equation(s):
// \U4|Add0~57_sumout  = SUM(( \U4|pixel_count [3] ) + ( GND ) + ( \U4|Add0~62  ))
// \U4|Add0~58  = CARRY(( \U4|pixel_count [3] ) + ( GND ) + ( \U4|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~57_sumout ),
	.cout(\U4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~57 .extended_lut = "off";
defparam \U4|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N41
dffeas \U4|pixel_count[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[3] .is_wysiwyg = "true";
defparam \U4|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N42
cyclonev_lcell_comb \U4|Add0~69 (
// Equation(s):
// \U4|Add0~69_sumout  = SUM(( \U4|pixel_count [4] ) + ( GND ) + ( \U4|Add0~58  ))
// \U4|Add0~70  = CARRY(( \U4|pixel_count [4] ) + ( GND ) + ( \U4|Add0~58  ))

	.dataa(gnd),
	.datab(!\U4|pixel_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~69_sumout ),
	.cout(\U4|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~69 .extended_lut = "off";
defparam \U4|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N44
dffeas \U4|pixel_count[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[4] .is_wysiwyg = "true";
defparam \U4|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N45
cyclonev_lcell_comb \U4|Add0~49 (
// Equation(s):
// \U4|Add0~49_sumout  = SUM(( \U4|pixel_count [5] ) + ( GND ) + ( \U4|Add0~70  ))
// \U4|Add0~50  = CARRY(( \U4|pixel_count [5] ) + ( GND ) + ( \U4|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~49_sumout ),
	.cout(\U4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~49 .extended_lut = "off";
defparam \U4|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N47
dffeas \U4|pixel_count[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[5] .is_wysiwyg = "true";
defparam \U4|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N48
cyclonev_lcell_comb \U4|Add0~65 (
// Equation(s):
// \U4|Add0~65_sumout  = SUM(( \U4|pixel_count [6] ) + ( GND ) + ( \U4|Add0~50  ))
// \U4|Add0~66  = CARRY(( \U4|pixel_count [6] ) + ( GND ) + ( \U4|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~65_sumout ),
	.cout(\U4|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~65 .extended_lut = "off";
defparam \U4|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N50
dffeas \U4|pixel_count[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[6] .is_wysiwyg = "true";
defparam \U4|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N51
cyclonev_lcell_comb \U4|Add0~45 (
// Equation(s):
// \U4|Add0~45_sumout  = SUM(( \U4|pixel_count [7] ) + ( GND ) + ( \U4|Add0~66  ))
// \U4|Add0~46  = CARRY(( \U4|pixel_count [7] ) + ( GND ) + ( \U4|Add0~66  ))

	.dataa(!\U4|pixel_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~45_sumout ),
	.cout(\U4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~45 .extended_lut = "off";
defparam \U4|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N53
dffeas \U4|pixel_count[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[7] .is_wysiwyg = "true";
defparam \U4|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N54
cyclonev_lcell_comb \U4|Add0~73 (
// Equation(s):
// \U4|Add0~73_sumout  = SUM(( \U4|pixel_count [8] ) + ( GND ) + ( \U4|Add0~46  ))
// \U4|Add0~74  = CARRY(( \U4|pixel_count [8] ) + ( GND ) + ( \U4|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~73_sumout ),
	.cout(\U4|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~73 .extended_lut = "off";
defparam \U4|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N56
dffeas \U4|pixel_count[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[8] .is_wysiwyg = "true";
defparam \U4|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N57
cyclonev_lcell_comb \U4|Add0~77 (
// Equation(s):
// \U4|Add0~77_sumout  = SUM(( \U4|pixel_count [9] ) + ( GND ) + ( \U4|Add0~74  ))
// \U4|Add0~78  = CARRY(( \U4|pixel_count [9] ) + ( GND ) + ( \U4|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~77_sumout ),
	.cout(\U4|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~77 .extended_lut = "off";
defparam \U4|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N59
dffeas \U4|pixel_count[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[9] .is_wysiwyg = "true";
defparam \U4|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N21
cyclonev_lcell_comb \U4|Equal1~0 (
// Equation(s):
// \U4|Equal1~0_combout  = ( \U4|pixel_count [4] & ( (!\U4|pixel_count [6] & (\U4|pixel_count [9] & \U4|pixel_count [8])) ) )

	.dataa(!\U4|pixel_count [6]),
	.datab(gnd),
	.datac(!\U4|pixel_count [9]),
	.datad(!\U4|pixel_count [8]),
	.datae(gnd),
	.dataf(!\U4|pixel_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal1~0 .extended_lut = "off";
defparam \U4|Equal1~0 .lut_mask = 64'h00000000000A000A;
defparam \U4|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N0
cyclonev_lcell_comb \U4|Add0~41 (
// Equation(s):
// \U4|Add0~41_sumout  = SUM(( \U4|pixel_count [10] ) + ( GND ) + ( \U4|Add0~78  ))
// \U4|Add0~42  = CARRY(( \U4|pixel_count [10] ) + ( GND ) + ( \U4|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~41_sumout ),
	.cout(\U4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~41 .extended_lut = "off";
defparam \U4|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N2
dffeas \U4|pixel_count[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[10] .is_wysiwyg = "true";
defparam \U4|pixel_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N3
cyclonev_lcell_comb \U4|Add0~5 (
// Equation(s):
// \U4|Add0~5_sumout  = SUM(( \U4|pixel_count [11] ) + ( GND ) + ( \U4|Add0~42  ))
// \U4|Add0~6  = CARRY(( \U4|pixel_count [11] ) + ( GND ) + ( \U4|Add0~42  ))

	.dataa(!\U4|pixel_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~5_sumout ),
	.cout(\U4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~5 .extended_lut = "off";
defparam \U4|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N5
dffeas \U4|pixel_count[11] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[11] .is_wysiwyg = "true";
defparam \U4|pixel_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N6
cyclonev_lcell_comb \U4|Add0~33 (
// Equation(s):
// \U4|Add0~33_sumout  = SUM(( \U4|pixel_count [12] ) + ( GND ) + ( \U4|Add0~6  ))
// \U4|Add0~34  = CARRY(( \U4|pixel_count [12] ) + ( GND ) + ( \U4|Add0~6  ))

	.dataa(gnd),
	.datab(!\U4|pixel_count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~33_sumout ),
	.cout(\U4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~33 .extended_lut = "off";
defparam \U4|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N8
dffeas \U4|pixel_count[12] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[12] .is_wysiwyg = "true";
defparam \U4|pixel_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N9
cyclonev_lcell_comb \U4|Add0~29 (
// Equation(s):
// \U4|Add0~29_sumout  = SUM(( \U4|pixel_count [13] ) + ( GND ) + ( \U4|Add0~34  ))
// \U4|Add0~30  = CARRY(( \U4|pixel_count [13] ) + ( GND ) + ( \U4|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~29_sumout ),
	.cout(\U4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~29 .extended_lut = "off";
defparam \U4|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N11
dffeas \U4|pixel_count[13] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[13] .is_wysiwyg = "true";
defparam \U4|pixel_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N12
cyclonev_lcell_comb \U4|Add0~25 (
// Equation(s):
// \U4|Add0~25_sumout  = SUM(( \U4|pixel_count [14] ) + ( GND ) + ( \U4|Add0~30  ))
// \U4|Add0~26  = CARRY(( \U4|pixel_count [14] ) + ( GND ) + ( \U4|Add0~30  ))

	.dataa(gnd),
	.datab(!\U4|pixel_count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~25_sumout ),
	.cout(\U4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~25 .extended_lut = "off";
defparam \U4|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N14
dffeas \U4|pixel_count[14] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[14] .is_wysiwyg = "true";
defparam \U4|pixel_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N15
cyclonev_lcell_comb \U4|Add0~1 (
// Equation(s):
// \U4|Add0~1_sumout  = SUM(( \U4|pixel_count [15] ) + ( GND ) + ( \U4|Add0~26  ))
// \U4|Add0~2  = CARRY(( \U4|pixel_count [15] ) + ( GND ) + ( \U4|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~1_sumout ),
	.cout(\U4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~1 .extended_lut = "off";
defparam \U4|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N17
dffeas \U4|pixel_count[15] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[15] .is_wysiwyg = "true";
defparam \U4|pixel_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N18
cyclonev_lcell_comb \U4|Add0~37 (
// Equation(s):
// \U4|Add0~37_sumout  = SUM(( \U4|pixel_count [16] ) + ( GND ) + ( \U4|Add0~2  ))
// \U4|Add0~38  = CARRY(( \U4|pixel_count [16] ) + ( GND ) + ( \U4|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~37_sumout ),
	.cout(\U4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~37 .extended_lut = "off";
defparam \U4|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N20
dffeas \U4|pixel_count[16] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[16] .is_wysiwyg = "true";
defparam \U4|pixel_count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N42
cyclonev_lcell_comb \U4|VGA_BLANK_N~1 (
// Equation(s):
// \U4|VGA_BLANK_N~1_combout  = ( !\U4|pixel_count [10] & ( !\U4|pixel_count [12] & ( (!\U4|pixel_count [13] & (!\U4|pixel_count [16] & !\U4|pixel_count [14])) ) ) )

	.dataa(gnd),
	.datab(!\U4|pixel_count [13]),
	.datac(!\U4|pixel_count [16]),
	.datad(!\U4|pixel_count [14]),
	.datae(!\U4|pixel_count [10]),
	.dataf(!\U4|pixel_count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|VGA_BLANK_N~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~1 .extended_lut = "off";
defparam \U4|VGA_BLANK_N~1 .lut_mask = 64'hC000000000000000;
defparam \U4|VGA_BLANK_N~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N21
cyclonev_lcell_comb \U4|Add0~21 (
// Equation(s):
// \U4|Add0~21_sumout  = SUM(( \U4|pixel_count [17] ) + ( GND ) + ( \U4|Add0~38  ))
// \U4|Add0~22  = CARRY(( \U4|pixel_count [17] ) + ( GND ) + ( \U4|Add0~38  ))

	.dataa(!\U4|pixel_count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~21_sumout ),
	.cout(\U4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~21 .extended_lut = "off";
defparam \U4|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N23
dffeas \U4|pixel_count[17] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[17] .is_wysiwyg = "true";
defparam \U4|pixel_count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N24
cyclonev_lcell_comb \U4|Add0~17 (
// Equation(s):
// \U4|Add0~17_sumout  = SUM(( \U4|pixel_count [18] ) + ( GND ) + ( \U4|Add0~22  ))
// \U4|Add0~18  = CARRY(( \U4|pixel_count [18] ) + ( GND ) + ( \U4|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~17_sumout ),
	.cout(\U4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~17 .extended_lut = "off";
defparam \U4|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N26
dffeas \U4|pixel_count[18] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[18] .is_wysiwyg = "true";
defparam \U4|pixel_count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N27
cyclonev_lcell_comb \U4|Add0~13 (
// Equation(s):
// \U4|Add0~13_sumout  = SUM(( \U4|pixel_count[19]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add0~18  ))
// \U4|Add0~14  = CARRY(( \U4|pixel_count[19]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add0~18  ))

	.dataa(!\U4|pixel_count[19]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~13_sumout ),
	.cout(\U4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~13 .extended_lut = "off";
defparam \U4|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N29
dffeas \U4|pixel_count[19]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[19]~DUPLICATE .is_wysiwyg = "true";
defparam \U4|pixel_count[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N30
cyclonev_lcell_comb \U4|Add0~9 (
// Equation(s):
// \U4|Add0~9_sumout  = SUM(( \U4|pixel_count [20] ) + ( GND ) + ( \U4|Add0~14  ))

	.dataa(gnd),
	.datab(!\U4|pixel_count [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~9 .extended_lut = "off";
defparam \U4|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N32
dffeas \U4|pixel_count[20] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[20] .is_wysiwyg = "true";
defparam \U4|pixel_count[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N28
dffeas \U4|pixel_count[19] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[19] .is_wysiwyg = "true";
defparam \U4|pixel_count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N36
cyclonev_lcell_comb \U4|VGA_BLANK_N~0 (
// Equation(s):
// \U4|VGA_BLANK_N~0_combout  = ( !\U4|pixel_count [19] & ( (!\U4|pixel_count [11] & (!\U4|pixel_count [20] & (!\U4|pixel_count [18] & !\U4|pixel_count [17]))) ) )

	.dataa(!\U4|pixel_count [11]),
	.datab(!\U4|pixel_count [20]),
	.datac(!\U4|pixel_count [18]),
	.datad(!\U4|pixel_count [17]),
	.datae(gnd),
	.dataf(!\U4|pixel_count [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|VGA_BLANK_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~0 .extended_lut = "off";
defparam \U4|VGA_BLANK_N~0 .lut_mask = 64'h8000800000000000;
defparam \U4|VGA_BLANK_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N12
cyclonev_lcell_comb \U4|Equal3~0 (
// Equation(s):
// \U4|Equal3~0_combout  = ( \U4|pixel_count [2] & ( \U4|pixel_count [0] & ( (\U4|pixel_count [3] & (\U4|pixel_count [1] & !\U4|pixel_count [5])) ) ) )

	.dataa(gnd),
	.datab(!\U4|pixel_count [3]),
	.datac(!\U4|pixel_count [1]),
	.datad(!\U4|pixel_count [5]),
	.datae(!\U4|pixel_count [2]),
	.dataf(!\U4|pixel_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal3~0 .extended_lut = "off";
defparam \U4|Equal3~0 .lut_mask = 64'h0000000000000300;
defparam \U4|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N54
cyclonev_lcell_comb \U4|Equal1~1 (
// Equation(s):
// \U4|Equal1~1_combout  = ( \U4|VGA_BLANK_N~0_combout  & ( \U4|Equal3~0_combout  & ( (\U4|Equal1~0_combout  & (!\U4|pixel_count [15] & (!\U4|pixel_count [7] & \U4|VGA_BLANK_N~1_combout ))) ) ) )

	.dataa(!\U4|Equal1~0_combout ),
	.datab(!\U4|pixel_count [15]),
	.datac(!\U4|pixel_count [7]),
	.datad(!\U4|VGA_BLANK_N~1_combout ),
	.datae(!\U4|VGA_BLANK_N~0_combout ),
	.dataf(!\U4|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal1~1 .extended_lut = "off";
defparam \U4|Equal1~1 .lut_mask = 64'h0000000000000040;
defparam \U4|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N18
cyclonev_lcell_comb \U4|Equal3~1 (
// Equation(s):
// \U4|Equal3~1_combout  = ( \U4|pixel_count [7] & ( (!\U4|pixel_count [6] & (!\U4|pixel_count [4] & (!\U4|pixel_count [8] & !\U4|pixel_count [9]))) ) )

	.dataa(!\U4|pixel_count [6]),
	.datab(!\U4|pixel_count [4]),
	.datac(!\U4|pixel_count [8]),
	.datad(!\U4|pixel_count [9]),
	.datae(gnd),
	.dataf(!\U4|pixel_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal3~1 .extended_lut = "off";
defparam \U4|Equal3~1 .lut_mask = 64'h0000000080008000;
defparam \U4|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N51
cyclonev_lcell_comb \U4|Equal3~2 (
// Equation(s):
// \U4|Equal3~2_combout  = ( !\U4|pixel_count [15] & ( (\U4|VGA_BLANK_N~0_combout  & (\U4|VGA_BLANK_N~1_combout  & (\U4|Equal3~1_combout  & \U4|Equal3~0_combout ))) ) )

	.dataa(!\U4|VGA_BLANK_N~0_combout ),
	.datab(!\U4|VGA_BLANK_N~1_combout ),
	.datac(!\U4|Equal3~1_combout ),
	.datad(!\U4|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\U4|pixel_count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal3~2 .extended_lut = "off";
defparam \U4|Equal3~2 .lut_mask = 64'h0001000100000000;
defparam \U4|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N48
cyclonev_lcell_comb \U4|Selector1~0 (
// Equation(s):
// \U4|Selector1~0_combout  = ( !\U4|pixel_count [15] & ( (\U4|VGA_BLANK_N~0_combout  & (\U4|VGA_BLANK_N~1_combout  & (!\U4|pixel_count [7] & \U4|Equal3~0_combout ))) ) )

	.dataa(!\U4|VGA_BLANK_N~0_combout ),
	.datab(!\U4|VGA_BLANK_N~1_combout ),
	.datac(!\U4|pixel_count [7]),
	.datad(!\U4|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\U4|pixel_count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Selector1~0 .extended_lut = "off";
defparam \U4|Selector1~0 .lut_mask = 64'h0010001000000000;
defparam \U4|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N8
dffeas \U4|state[1]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|state[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|state[1]~DUPLICATE .is_wysiwyg = "true";
defparam \U4|state[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y16_N32
dffeas \U4|state[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|state[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|state[0]~DUPLICATE .is_wysiwyg = "true";
defparam \U4|state[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N24
cyclonev_lcell_comb \U4|Selector1~1 (
// Equation(s):
// \U4|Selector1~1_combout  = ( \U4|pixel_count [8] & ( !\U4|state[0]~DUPLICATE_q  & ( (\U4|state[1]~DUPLICATE_q  & (\U4|pixel_count [9] & (!\U4|pixel_count [6] & !\U4|pixel_count [4]))) ) ) ) # ( !\U4|pixel_count [8] & ( !\U4|state[0]~DUPLICATE_q  & ( 
// (!\U4|state[1]~DUPLICATE_q  & (!\U4|pixel_count [9] & (\U4|pixel_count [6] & \U4|pixel_count [4]))) ) ) )

	.dataa(!\U4|state[1]~DUPLICATE_q ),
	.datab(!\U4|pixel_count [9]),
	.datac(!\U4|pixel_count [6]),
	.datad(!\U4|pixel_count [4]),
	.datae(!\U4|pixel_count [8]),
	.dataf(!\U4|state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Selector1~1 .extended_lut = "off";
defparam \U4|Selector1~1 .lut_mask = 64'h0008100000000000;
defparam \U4|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N30
cyclonev_lcell_comb \U4|Selector1~2 (
// Equation(s):
// \U4|Selector1~2_combout  = ( \U4|state [0] & ( \U4|state [1] & ( (!\U4|Equal1~1_combout ) # ((\U4|Selector1~0_combout  & \U4|Selector1~1_combout )) ) ) ) # ( !\U4|state [0] & ( \U4|state [1] & ( (\U4|Selector1~0_combout  & \U4|Selector1~1_combout ) ) ) ) 
// # ( \U4|state [0] & ( !\U4|state [1] & ( (!\U4|Equal3~2_combout ) # ((\U4|Selector1~0_combout  & \U4|Selector1~1_combout )) ) ) ) # ( !\U4|state [0] & ( !\U4|state [1] & ( (\U4|Selector1~0_combout  & \U4|Selector1~1_combout ) ) ) )

	.dataa(!\U4|Equal1~1_combout ),
	.datab(!\U4|Selector1~0_combout ),
	.datac(!\U4|Equal3~2_combout ),
	.datad(!\U4|Selector1~1_combout ),
	.datae(!\U4|state [0]),
	.dataf(!\U4|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Selector1~2 .extended_lut = "off";
defparam \U4|Selector1~2 .lut_mask = 64'h0033F0F30033AABB;
defparam \U4|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N31
dffeas \U4|state[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|state[0] .is_wysiwyg = "true";
defparam \U4|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N6
cyclonev_lcell_comb \U4|Selector0~0 (
// Equation(s):
// \U4|Selector0~0_combout  = ( \U4|state [1] & ( \U4|state [0] & ( !\U4|Equal1~1_combout  ) ) ) # ( !\U4|state [1] & ( \U4|state [0] & ( \U4|Equal3~2_combout  ) ) ) # ( \U4|state [1] & ( !\U4|state [0] ) )

	.dataa(!\U4|Equal1~1_combout ),
	.datab(gnd),
	.datac(!\U4|Equal3~2_combout ),
	.datad(gnd),
	.datae(!\U4|state [1]),
	.dataf(!\U4|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Selector0~0 .extended_lut = "off";
defparam \U4|Selector0~0 .lut_mask = 64'h0000FFFF0F0FAAAA;
defparam \U4|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N7
dffeas \U4|state[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|state[1] .is_wysiwyg = "true";
defparam \U4|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N12
cyclonev_lcell_comb \U4|Equal7~0 (
// Equation(s):
// \U4|Equal7~0_combout  = ( \U4|state [0] ) # ( !\U4|state [0] & ( \U4|state [1] ) )

	.dataa(gnd),
	.datab(!\U4|state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal7~0 .extended_lut = "off";
defparam \U4|Equal7~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \U4|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N0
cyclonev_lcell_comb \U4|Add1~45 (
// Equation(s):
// \U4|Add1~45_sumout  = SUM(( \U4|line_count [0] ) + ( VCC ) + ( !VCC ))
// \U4|Add1~46  = CARRY(( \U4|line_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|line_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~45_sumout ),
	.cout(\U4|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~45 .extended_lut = "off";
defparam \U4|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \U4|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N33
cyclonev_lcell_comb \U4|line_count[3]~0 (
// Equation(s):
// \U4|line_count[3]~0_combout  = ( \U4|Equal1~1_combout  ) # ( !\U4|Equal1~1_combout  & ( \U4|Equal0~2_combout  ) )

	.dataa(!\U4|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|line_count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|line_count[3]~0 .extended_lut = "off";
defparam \U4|line_count[3]~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \U4|line_count[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N2
dffeas \U4|line_count[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[0] .is_wysiwyg = "true";
defparam \U4|line_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N3
cyclonev_lcell_comb \U4|Add1~33 (
// Equation(s):
// \U4|Add1~33_sumout  = SUM(( \U4|line_count [1] ) + ( GND ) + ( \U4|Add1~46  ))
// \U4|Add1~34  = CARRY(( \U4|line_count [1] ) + ( GND ) + ( \U4|Add1~46  ))

	.dataa(!\U4|line_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~33_sumout ),
	.cout(\U4|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~33 .extended_lut = "off";
defparam \U4|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N5
dffeas \U4|line_count[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[1] .is_wysiwyg = "true";
defparam \U4|line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N6
cyclonev_lcell_comb \U4|Add1~9 (
// Equation(s):
// \U4|Add1~9_sumout  = SUM(( \U4|line_count [2] ) + ( GND ) + ( \U4|Add1~34  ))
// \U4|Add1~10  = CARRY(( \U4|line_count [2] ) + ( GND ) + ( \U4|Add1~34  ))

	.dataa(gnd),
	.datab(!\U4|line_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~9_sumout ),
	.cout(\U4|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~9 .extended_lut = "off";
defparam \U4|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N8
dffeas \U4|line_count[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[2] .is_wysiwyg = "true";
defparam \U4|line_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N9
cyclonev_lcell_comb \U4|Add1~13 (
// Equation(s):
// \U4|Add1~13_sumout  = SUM(( \U4|line_count[3]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add1~10  ))
// \U4|Add1~14  = CARRY(( \U4|line_count[3]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|line_count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~13_sumout ),
	.cout(\U4|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~13 .extended_lut = "off";
defparam \U4|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N11
dffeas \U4|line_count[3]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \U4|line_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N12
cyclonev_lcell_comb \U4|Add1~17 (
// Equation(s):
// \U4|Add1~17_sumout  = SUM(( \U4|line_count [4] ) + ( GND ) + ( \U4|Add1~14  ))
// \U4|Add1~18  = CARRY(( \U4|line_count [4] ) + ( GND ) + ( \U4|Add1~14  ))

	.dataa(gnd),
	.datab(!\U4|line_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~17_sumout ),
	.cout(\U4|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~17 .extended_lut = "off";
defparam \U4|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N14
dffeas \U4|line_count[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[4] .is_wysiwyg = "true";
defparam \U4|line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N15
cyclonev_lcell_comb \U4|Add1~29 (
// Equation(s):
// \U4|Add1~29_sumout  = SUM(( \U4|line_count [5] ) + ( GND ) + ( \U4|Add1~18  ))
// \U4|Add1~30  = CARRY(( \U4|line_count [5] ) + ( GND ) + ( \U4|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|line_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~29_sumout ),
	.cout(\U4|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~29 .extended_lut = "off";
defparam \U4|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N16
dffeas \U4|line_count[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[5] .is_wysiwyg = "true";
defparam \U4|line_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N18
cyclonev_lcell_comb \U4|Add1~37 (
// Equation(s):
// \U4|Add1~37_sumout  = SUM(( \U4|line_count [6] ) + ( GND ) + ( \U4|Add1~30  ))
// \U4|Add1~38  = CARRY(( \U4|line_count [6] ) + ( GND ) + ( \U4|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|line_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~37_sumout ),
	.cout(\U4|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~37 .extended_lut = "off";
defparam \U4|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N20
dffeas \U4|line_count[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[6] .is_wysiwyg = "true";
defparam \U4|line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N21
cyclonev_lcell_comb \U4|Add1~41 (
// Equation(s):
// \U4|Add1~41_sumout  = SUM(( \U4|line_count [7] ) + ( GND ) + ( \U4|Add1~38  ))
// \U4|Add1~42  = CARRY(( \U4|line_count [7] ) + ( GND ) + ( \U4|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|line_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~41_sumout ),
	.cout(\U4|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~41 .extended_lut = "off";
defparam \U4|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N22
dffeas \U4|line_count[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[7] .is_wysiwyg = "true";
defparam \U4|line_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N24
cyclonev_lcell_comb \U4|Add1~1 (
// Equation(s):
// \U4|Add1~1_sumout  = SUM(( \U4|line_count [8] ) + ( GND ) + ( \U4|Add1~42  ))
// \U4|Add1~2  = CARRY(( \U4|line_count [8] ) + ( GND ) + ( \U4|Add1~42  ))

	.dataa(gnd),
	.datab(!\U4|line_count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~1_sumout ),
	.cout(\U4|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~1 .extended_lut = "off";
defparam \U4|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N25
dffeas \U4|line_count[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[8] .is_wysiwyg = "true";
defparam \U4|line_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N27
cyclonev_lcell_comb \U4|Add1~5 (
// Equation(s):
// \U4|Add1~5_sumout  = SUM(( \U4|line_count[9]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add1~2  ))
// \U4|Add1~6  = CARRY(( \U4|line_count[9]~DUPLICATE_q  ) + ( GND ) + ( \U4|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|line_count[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~5_sumout ),
	.cout(\U4|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~5 .extended_lut = "off";
defparam \U4|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N30
cyclonev_lcell_comb \U4|Add1~21 (
// Equation(s):
// \U4|Add1~21_sumout  = SUM(( \U4|line_count [10] ) + ( GND ) + ( \U4|Add1~6  ))
// \U4|Add1~22  = CARRY(( \U4|line_count [10] ) + ( GND ) + ( \U4|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|line_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~21_sumout ),
	.cout(\U4|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~21 .extended_lut = "off";
defparam \U4|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N31
dffeas \U4|line_count[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[10] .is_wysiwyg = "true";
defparam \U4|line_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N33
cyclonev_lcell_comb \U4|Add1~25 (
// Equation(s):
// \U4|Add1~25_sumout  = SUM(( \U4|line_count [11] ) + ( GND ) + ( \U4|Add1~22  ))

	.dataa(!\U4|line_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Add1~25 .extended_lut = "off";
defparam \U4|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N35
dffeas \U4|line_count[11] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[11] .is_wysiwyg = "true";
defparam \U4|line_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N39
cyclonev_lcell_comb \U4|Equal0~0 (
// Equation(s):
// \U4|Equal0~0_combout  = ( !\U4|line_count [11] & ( (!\U4|line_count [4] & (\U4|line_count[3]~DUPLICATE_q  & !\U4|line_count [10])) ) )

	.dataa(gnd),
	.datab(!\U4|line_count [4]),
	.datac(!\U4|line_count[3]~DUPLICATE_q ),
	.datad(!\U4|line_count [10]),
	.datae(gnd),
	.dataf(!\U4|line_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal0~0 .extended_lut = "off";
defparam \U4|Equal0~0 .lut_mask = 64'h0C000C0000000000;
defparam \U4|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N42
cyclonev_lcell_comb \U4|Equal0~1 (
// Equation(s):
// \U4|Equal0~1_combout  = ( !\U4|line_count [8] & ( (!\U4|line_count [6] & (!\U4|line_count [7] & !\U4|line_count [5])) ) )

	.dataa(!\U4|line_count [6]),
	.datab(!\U4|line_count [7]),
	.datac(!\U4|line_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4|line_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal0~1 .extended_lut = "off";
defparam \U4|Equal0~1 .lut_mask = 64'h8080808000000000;
defparam \U4|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N54
cyclonev_lcell_comb \U4|Equal0~2 (
// Equation(s):
// \U4|Equal0~2_combout  = ( !\U4|line_count [1] & ( \U4|line_count [2] & ( (\U4|line_count [9] & (\U4|Equal0~0_combout  & (!\U4|line_count [0] & \U4|Equal0~1_combout ))) ) ) )

	.dataa(!\U4|line_count [9]),
	.datab(!\U4|Equal0~0_combout ),
	.datac(!\U4|line_count [0]),
	.datad(!\U4|Equal0~1_combout ),
	.datae(!\U4|line_count [1]),
	.dataf(!\U4|line_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal0~2 .extended_lut = "off";
defparam \U4|Equal0~2 .lut_mask = 64'h0000000000100000;
defparam \U4|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N28
dffeas \U4|line_count[9]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \U4|line_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N29
dffeas \U4|line_count[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[9] .is_wysiwyg = "true";
defparam \U4|line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N45
cyclonev_lcell_comb \U4|vsync~0 (
// Equation(s):
// \U4|vsync~0_combout  = ( \U4|line_count [7] & ( (\U4|line_count [6] & (\U4|line_count [5] & \U4|line_count [1])) ) )

	.dataa(!\U4|line_count [6]),
	.datab(gnd),
	.datac(!\U4|line_count [5]),
	.datad(!\U4|line_count [1]),
	.datae(gnd),
	.dataf(!\U4|line_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|vsync~0 .extended_lut = "off";
defparam \U4|vsync~0 .lut_mask = 64'h0000000000050005;
defparam \U4|vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N51
cyclonev_lcell_comb \U4|vsync~1 (
// Equation(s):
// \U4|vsync~1_combout  = ( \U4|vsync~0_combout  & ( \U4|line_count [2] ) ) # ( !\U4|vsync~0_combout  & ( \U4|line_count [2] ) ) # ( \U4|vsync~0_combout  & ( !\U4|line_count [2] & ( ((!\U4|Equal0~0_combout ) # (!\U4|line_count [8])) # (\U4|line_count [9]) ) 
// ) ) # ( !\U4|vsync~0_combout  & ( !\U4|line_count [2] ) )

	.dataa(!\U4|line_count [9]),
	.datab(!\U4|Equal0~0_combout ),
	.datac(!\U4|line_count [8]),
	.datad(gnd),
	.datae(!\U4|vsync~0_combout ),
	.dataf(!\U4|line_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|vsync~1 .extended_lut = "off";
defparam \U4|vsync~1 .lut_mask = 64'hFFFFFDFDFFFFFFFF;
defparam \U4|vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N21
cyclonev_lcell_comb \U4|r[0]~2 (
// Equation(s):
// \U4|r[0]~2_combout  = ( !\U4|state [0] & ( \U4|state [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[0]~2 .extended_lut = "off";
defparam \U4|r[0]~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \U4|r[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N0
cyclonev_lcell_comb \U5|Add1~33 (
// Equation(s):
// \U5|Add1~33_sumout  = SUM(( \U5|y_count [0] ) + ( VCC ) + ( !VCC ))
// \U5|Add1~34  = CARRY(( \U5|y_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~33_sumout ),
	.cout(\U5|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~33 .extended_lut = "off";
defparam \U5|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \U5|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N15
cyclonev_lcell_comb \U5|Add1~9 (
// Equation(s):
// \U5|Add1~9_sumout  = SUM(( \U5|y_count [5] ) + ( GND ) + ( \U5|Add1~18  ))
// \U5|Add1~10  = CARRY(( \U5|y_count [5] ) + ( GND ) + ( \U5|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~9_sumout ),
	.cout(\U5|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~9 .extended_lut = "off";
defparam \U5|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N18
cyclonev_lcell_comb \U5|Add1~1 (
// Equation(s):
// \U5|Add1~1_sumout  = SUM(( \U5|y_count [6] ) + ( GND ) + ( \U5|Add1~10  ))
// \U5|Add1~2  = CARRY(( \U5|y_count [6] ) + ( GND ) + ( \U5|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~1_sumout ),
	.cout(\U5|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~1 .extended_lut = "off";
defparam \U5|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N19
dffeas \U4|line_count[6]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \U4|line_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N10
dffeas \U4|line_count[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U4|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|Equal0~2_combout ),
	.sload(gnd),
	.ena(\U4|line_count[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[3] .is_wysiwyg = "true";
defparam \U4|line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N36
cyclonev_lcell_comb \U4|LessThan4~1 (
// Equation(s):
// \U4|LessThan4~1_combout  = ( !\U4|line_count [2] & ( (!\U4|line_count [3] & (!\U4|line_count [4] & ((!\U4|line_count [0]) # (!\U4|line_count [1])))) ) )

	.dataa(!\U4|line_count [3]),
	.datab(!\U4|line_count [4]),
	.datac(!\U4|line_count [0]),
	.datad(!\U4|line_count [1]),
	.datae(gnd),
	.dataf(!\U4|line_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|LessThan4~1 .extended_lut = "off";
defparam \U4|LessThan4~1 .lut_mask = 64'h8880888000000000;
defparam \U4|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N6
cyclonev_lcell_comb \U4|VGA_BLANK_N~4 (
// Equation(s):
// \U4|VGA_BLANK_N~4_combout  = ( !\U4|line_count [5] & ( \U4|line_count[9]~DUPLICATE_q  & ( (!\U4|line_count [7] & (!\U4|line_count [8] & (!\U4|line_count[6]~DUPLICATE_q  & \U4|LessThan4~1_combout ))) ) ) ) # ( \U4|line_count [5] & ( 
// !\U4|line_count[9]~DUPLICATE_q  & ( (((!\U4|LessThan4~1_combout ) # (\U4|line_count[6]~DUPLICATE_q )) # (\U4|line_count [8])) # (\U4|line_count [7]) ) ) ) # ( !\U4|line_count [5] & ( !\U4|line_count[9]~DUPLICATE_q  & ( (((!\U4|LessThan4~1_combout ) # 
// (\U4|line_count[6]~DUPLICATE_q )) # (\U4|line_count [8])) # (\U4|line_count [7]) ) ) )

	.dataa(!\U4|line_count [7]),
	.datab(!\U4|line_count [8]),
	.datac(!\U4|line_count[6]~DUPLICATE_q ),
	.datad(!\U4|LessThan4~1_combout ),
	.datae(!\U4|line_count [5]),
	.dataf(!\U4|line_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|VGA_BLANK_N~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~4 .extended_lut = "off";
defparam \U4|VGA_BLANK_N~4 .lut_mask = 64'hFF7FFF7F00800000;
defparam \U4|VGA_BLANK_N~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N30
cyclonev_lcell_comb \U5|Add0~25 (
// Equation(s):
// \U5|Add0~25_sumout  = SUM(( \U5|x_count [0] ) + ( VCC ) + ( !VCC ))
// \U5|Add0~26  = CARRY(( \U5|x_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~25_sumout ),
	.cout(\U5|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~25 .extended_lut = "off";
defparam \U5|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \U5|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N0
cyclonev_lcell_comb \U4|LessThan2~0 (
// Equation(s):
// \U4|LessThan2~0_combout  = ( \U4|pixel_count [2] & ( !\U4|pixel_count [4] & ( (!\U4|pixel_count [6] & (!\U4|pixel_count [5] & ((!\U4|pixel_count [1]) # (!\U4|pixel_count [3])))) ) ) ) # ( !\U4|pixel_count [2] & ( !\U4|pixel_count [4] & ( (!\U4|pixel_count 
// [6] & !\U4|pixel_count [5]) ) ) )

	.dataa(!\U4|pixel_count [1]),
	.datab(!\U4|pixel_count [3]),
	.datac(!\U4|pixel_count [6]),
	.datad(!\U4|pixel_count [5]),
	.datae(!\U4|pixel_count [2]),
	.dataf(!\U4|pixel_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|LessThan2~0 .extended_lut = "off";
defparam \U4|LessThan2~0 .lut_mask = 64'hF000E00000000000;
defparam \U4|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N6
cyclonev_lcell_comb \U4|VGA_BLANK_N~3 (
// Equation(s):
// \U4|VGA_BLANK_N~3_combout  = ( \U4|pixel_count [8] & ( \U4|pixel_count [7] & ( (!\U4|line_count [10] & (!\U4|line_count [11] & !\U4|pixel_count [9])) ) ) ) # ( !\U4|pixel_count [8] & ( \U4|pixel_count [7] & ( (!\U4|line_count [10] & (!\U4|line_count [11] 
// & ((!\U4|LessThan2~0_combout ) # (\U4|pixel_count [9])))) ) ) ) # ( \U4|pixel_count [8] & ( !\U4|pixel_count [7] & ( (!\U4|line_count [10] & (!\U4|line_count [11] & ((!\U4|pixel_count [9]) # (\U4|LessThan2~0_combout )))) ) ) ) # ( !\U4|pixel_count [8] & ( 
// !\U4|pixel_count [7] & ( (!\U4|line_count [10] & (!\U4|line_count [11] & \U4|pixel_count [9])) ) ) )

	.dataa(!\U4|LessThan2~0_combout ),
	.datab(!\U4|line_count [10]),
	.datac(!\U4|line_count [11]),
	.datad(!\U4|pixel_count [9]),
	.datae(!\U4|pixel_count [8]),
	.dataf(!\U4|pixel_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|VGA_BLANK_N~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~3 .extended_lut = "off";
defparam \U4|VGA_BLANK_N~3 .lut_mask = 64'h00C0C04080C0C000;
defparam \U4|VGA_BLANK_N~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N3
cyclonev_lcell_comb \U4|LessThan4~0 (
// Equation(s):
// \U4|LessThan4~0_combout  = ( !\U4|line_count [5] & ( !\U4|line_count[9]~DUPLICATE_q  & ( (!\U4|line_count[6]~DUPLICATE_q  & (!\U4|line_count [8] & !\U4|line_count [7])) ) ) )

	.dataa(!\U4|line_count[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\U4|line_count [8]),
	.datad(!\U4|line_count [7]),
	.datae(!\U4|line_count [5]),
	.dataf(!\U4|line_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|LessThan4~0 .extended_lut = "off";
defparam \U4|LessThan4~0 .lut_mask = 64'hA000000000000000;
defparam \U4|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N39
cyclonev_lcell_comb \U4|VGA_BLANK_N~2 (
// Equation(s):
// \U4|VGA_BLANK_N~2_combout  = ( \U4|VGA_BLANK_N~1_combout  & ( (!\U4|pixel_count [15] & \U4|VGA_BLANK_N~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|pixel_count [15]),
	.datad(!\U4|VGA_BLANK_N~0_combout ),
	.datae(gnd),
	.dataf(!\U4|VGA_BLANK_N~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|VGA_BLANK_N~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~2 .extended_lut = "off";
defparam \U4|VGA_BLANK_N~2 .lut_mask = 64'h0000000000F000F0;
defparam \U4|VGA_BLANK_N~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N42
cyclonev_lcell_comb \U4|VGA_BLANK_N (
// Equation(s):
// \U4|VGA_BLANK_N~combout  = ( \U4|VGA_BLANK_N~2_combout  & ( (\U4|VGA_BLANK_N~3_combout  & (!\U4|LessThan4~0_combout  & \U4|VGA_BLANK_N~4_combout )) ) )

	.dataa(!\U4|VGA_BLANK_N~3_combout ),
	.datab(gnd),
	.datac(!\U4|LessThan4~0_combout ),
	.datad(!\U4|VGA_BLANK_N~4_combout ),
	.datae(gnd),
	.dataf(!\U4|VGA_BLANK_N~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|VGA_BLANK_N~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N .extended_lut = "off";
defparam \U4|VGA_BLANK_N .lut_mask = 64'h0000000000500050;
defparam \U4|VGA_BLANK_N .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N32
dffeas \U5|x_count[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[0] .is_wysiwyg = "true";
defparam \U5|x_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N33
cyclonev_lcell_comb \U5|Add0~9 (
// Equation(s):
// \U5|Add0~9_sumout  = SUM(( \U5|x_count [1] ) + ( GND ) + ( \U5|Add0~26  ))
// \U5|Add0~10  = CARRY(( \U5|x_count [1] ) + ( GND ) + ( \U5|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~9_sumout ),
	.cout(\U5|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~9 .extended_lut = "off";
defparam \U5|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N34
dffeas \U5|x_count[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[1] .is_wysiwyg = "true";
defparam \U5|x_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N36
cyclonev_lcell_comb \U5|Add0~13 (
// Equation(s):
// \U5|Add0~13_sumout  = SUM(( \U5|x_count [2] ) + ( GND ) + ( \U5|Add0~10  ))
// \U5|Add0~14  = CARRY(( \U5|x_count [2] ) + ( GND ) + ( \U5|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~13_sumout ),
	.cout(\U5|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~13 .extended_lut = "off";
defparam \U5|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N38
dffeas \U5|x_count[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[2] .is_wysiwyg = "true";
defparam \U5|x_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N39
cyclonev_lcell_comb \U5|Add0~1 (
// Equation(s):
// \U5|Add0~1_sumout  = SUM(( \U5|x_count [3] ) + ( GND ) + ( \U5|Add0~14  ))
// \U5|Add0~2  = CARRY(( \U5|x_count [3] ) + ( GND ) + ( \U5|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~1_sumout ),
	.cout(\U5|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~1 .extended_lut = "off";
defparam \U5|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N40
dffeas \U5|x_count[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[3] .is_wysiwyg = "true";
defparam \U5|x_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N35
dffeas \U5|x_count[1]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \U5|x_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N21
cyclonev_lcell_comb \overlay_inst|LessThan7~0 (
// Equation(s):
// \overlay_inst|LessThan7~0_combout  = ( \U5|x_count[1]~DUPLICATE_q  & ( (\U5|x_count [0] & \U5|x_count [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|x_count [0]),
	.datad(!\U5|x_count [3]),
	.datae(gnd),
	.dataf(!\U5|x_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\overlay_inst|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \overlay_inst|LessThan7~0 .extended_lut = "off";
defparam \overlay_inst|LessThan7~0 .lut_mask = 64'h00000000000F000F;
defparam \overlay_inst|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N42
cyclonev_lcell_comb \U5|Add0~21 (
// Equation(s):
// \U5|Add0~21_sumout  = SUM(( \U5|x_count [4] ) + ( GND ) + ( \U5|Add0~2  ))
// \U5|Add0~22  = CARRY(( \U5|x_count [4] ) + ( GND ) + ( \U5|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~21_sumout ),
	.cout(\U5|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~21 .extended_lut = "off";
defparam \U5|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N44
dffeas \U5|x_count[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[4] .is_wysiwyg = "true";
defparam \U5|x_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N45
cyclonev_lcell_comb \U5|Add0~17 (
// Equation(s):
// \U5|Add0~17_sumout  = SUM(( \U5|x_count [5] ) + ( GND ) + ( \U5|Add0~22  ))
// \U5|Add0~18  = CARRY(( \U5|x_count [5] ) + ( GND ) + ( \U5|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~17_sumout ),
	.cout(\U5|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~17 .extended_lut = "off";
defparam \U5|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N46
dffeas \U5|x_count[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[5] .is_wysiwyg = "true";
defparam \U5|x_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N48
cyclonev_lcell_comb \U5|Add0~5 (
// Equation(s):
// \U5|Add0~5_sumout  = SUM(( \U5|x_count [6] ) + ( GND ) + ( \U5|Add0~18  ))
// \U5|Add0~6  = CARRY(( \U5|x_count [6] ) + ( GND ) + ( \U5|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~5_sumout ),
	.cout(\U5|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~5 .extended_lut = "off";
defparam \U5|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N50
dffeas \U5|x_count[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[6] .is_wysiwyg = "true";
defparam \U5|x_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N51
cyclonev_lcell_comb \U5|Add0~37 (
// Equation(s):
// \U5|Add0~37_sumout  = SUM(( \U5|x_count [7] ) + ( GND ) + ( \U5|Add0~6  ))
// \U5|Add0~38  = CARRY(( \U5|x_count [7] ) + ( GND ) + ( \U5|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~37_sumout ),
	.cout(\U5|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~37 .extended_lut = "off";
defparam \U5|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N52
dffeas \U5|x_count[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[7] .is_wysiwyg = "true";
defparam \U5|x_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N54
cyclonev_lcell_comb \U5|Add0~33 (
// Equation(s):
// \U5|Add0~33_sumout  = SUM(( \U5|x_count [8] ) + ( GND ) + ( \U5|Add0~38  ))
// \U5|Add0~34  = CARRY(( \U5|x_count [8] ) + ( GND ) + ( \U5|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~33_sumout ),
	.cout(\U5|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~33 .extended_lut = "off";
defparam \U5|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N55
dffeas \U5|x_count[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[8] .is_wysiwyg = "true";
defparam \U5|x_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N57
cyclonev_lcell_comb \U5|Add0~29 (
// Equation(s):
// \U5|Add0~29_sumout  = SUM(( \U5|x_count [9] ) + ( GND ) + ( \U5|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|x_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|Add0~29 .extended_lut = "off";
defparam \U5|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N58
dffeas \U5|x_count[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[9] .is_wysiwyg = "true";
defparam \U5|x_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N49
dffeas \U5|x_count[6]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \U5|x_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N47
dffeas \U5|x_count[5]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \U5|x_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N18
cyclonev_lcell_comb \U5|LessThan0~0 (
// Equation(s):
// \U5|LessThan0~0_combout  = (\U5|x_count[6]~DUPLICATE_q  & (\U5|x_count [4] & (\U5|x_count [2] & \U5|x_count[5]~DUPLICATE_q )))

	.dataa(!\U5|x_count[6]~DUPLICATE_q ),
	.datab(!\U5|x_count [4]),
	.datac(!\U5|x_count [2]),
	.datad(!\U5|x_count[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|LessThan0~0 .extended_lut = "off";
defparam \U5|LessThan0~0 .lut_mask = 64'h0001000100010001;
defparam \U5|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N15
cyclonev_lcell_comb \U5|LessThan0~1 (
// Equation(s):
// \U5|LessThan0~1_combout  = ( \U5|LessThan0~0_combout  & ( (\U5|x_count [9] & (((\U5|x_count [8]) # (\U5|x_count [7])) # (\overlay_inst|LessThan7~0_combout ))) ) ) # ( !\U5|LessThan0~0_combout  & ( (\U5|x_count [9] & ((\U5|x_count [8]) # (\U5|x_count 
// [7]))) ) )

	.dataa(!\overlay_inst|LessThan7~0_combout ),
	.datab(!\U5|x_count [7]),
	.datac(!\U5|x_count [9]),
	.datad(!\U5|x_count [8]),
	.datae(gnd),
	.dataf(!\U5|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|LessThan0~1 .extended_lut = "off";
defparam \U5|LessThan0~1 .lut_mask = 64'h030F030F070F070F;
defparam \U5|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N39
cyclonev_lcell_comb \U5|y_count[8]~0 (
// Equation(s):
// \U5|y_count[8]~0_combout  = ( \U4|VGA_BLANK_N~2_combout  & ( (\U4|VGA_BLANK_N~4_combout  & (\U5|LessThan0~1_combout  & (\U4|VGA_BLANK_N~3_combout  & !\U4|LessThan4~0_combout ))) ) )

	.dataa(!\U4|VGA_BLANK_N~4_combout ),
	.datab(!\U5|LessThan0~1_combout ),
	.datac(!\U4|VGA_BLANK_N~3_combout ),
	.datad(!\U4|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\U4|VGA_BLANK_N~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|y_count[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|y_count[8]~0 .extended_lut = "off";
defparam \U5|y_count[8]~0 .lut_mask = 64'h0000000001000100;
defparam \U5|y_count[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N20
dffeas \U5|y_count[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[6] .is_wysiwyg = "true";
defparam \U5|y_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N21
cyclonev_lcell_comb \U5|Add1~5 (
// Equation(s):
// \U5|Add1~5_sumout  = SUM(( \U5|y_count [7] ) + ( GND ) + ( \U5|Add1~2  ))
// \U5|Add1~6  = CARRY(( \U5|y_count [7] ) + ( GND ) + ( \U5|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~5_sumout ),
	.cout(\U5|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~5 .extended_lut = "off";
defparam \U5|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N23
dffeas \U5|y_count[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[7] .is_wysiwyg = "true";
defparam \U5|y_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N24
cyclonev_lcell_comb \U5|Add1~13 (
// Equation(s):
// \U5|Add1~13_sumout  = SUM(( \U5|y_count [8] ) + ( GND ) + ( \U5|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~13 .extended_lut = "off";
defparam \U5|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N26
dffeas \U5|y_count[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[8] .is_wysiwyg = "true";
defparam \U5|y_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N36
cyclonev_lcell_comb \U5|LessThan1~0 (
// Equation(s):
// \U5|LessThan1~0_combout  = ( \U5|y_count [6] & ( \U5|y_count [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|y_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U5|y_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|LessThan1~0 .extended_lut = "off";
defparam \U5|LessThan1~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \U5|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N54
cyclonev_lcell_comb \U5|LessThan1~1 (
// Equation(s):
// \U5|LessThan1~1_combout  = ( \U5|y_count [2] & ( (\U5|y_count [3] & (\U5|y_count [0] & (\U5|y_count [1] & \U5|y_count [4]))) ) )

	.dataa(!\U5|y_count [3]),
	.datab(!\U5|y_count [0]),
	.datac(!\U5|y_count [1]),
	.datad(!\U5|y_count [4]),
	.datae(gnd),
	.dataf(!\U5|y_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|LessThan1~1 .extended_lut = "off";
defparam \U5|LessThan1~1 .lut_mask = 64'h0000000000010001;
defparam \U5|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N39
cyclonev_lcell_comb \U5|LessThan1~2 (
// Equation(s):
// \U5|LessThan1~2_combout  = (\U5|y_count [8] & (\U5|LessThan1~0_combout  & ((\U5|LessThan1~1_combout ) # (\U5|y_count [5]))))

	.dataa(!\U5|y_count [5]),
	.datab(!\U5|y_count [8]),
	.datac(!\U5|LessThan1~0_combout ),
	.datad(!\U5|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|LessThan1~2 .extended_lut = "off";
defparam \U5|LessThan1~2 .lut_mask = 64'h0103010301030103;
defparam \U5|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N1
dffeas \U5|y_count[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[0] .is_wysiwyg = "true";
defparam \U5|y_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N3
cyclonev_lcell_comb \U5|Add1~29 (
// Equation(s):
// \U5|Add1~29_sumout  = SUM(( \U5|y_count [1] ) + ( GND ) + ( \U5|Add1~34  ))
// \U5|Add1~30  = CARRY(( \U5|y_count [1] ) + ( GND ) + ( \U5|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~29_sumout ),
	.cout(\U5|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~29 .extended_lut = "off";
defparam \U5|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N4
dffeas \U5|y_count[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[1] .is_wysiwyg = "true";
defparam \U5|y_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N6
cyclonev_lcell_comb \U5|Add1~25 (
// Equation(s):
// \U5|Add1~25_sumout  = SUM(( \U5|y_count [2] ) + ( GND ) + ( \U5|Add1~30  ))
// \U5|Add1~26  = CARRY(( \U5|y_count [2] ) + ( GND ) + ( \U5|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~25_sumout ),
	.cout(\U5|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~25 .extended_lut = "off";
defparam \U5|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N7
dffeas \U5|y_count[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[2] .is_wysiwyg = "true";
defparam \U5|y_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N9
cyclonev_lcell_comb \U5|Add1~21 (
// Equation(s):
// \U5|Add1~21_sumout  = SUM(( \U5|y_count [3] ) + ( GND ) + ( \U5|Add1~26  ))
// \U5|Add1~22  = CARRY(( \U5|y_count [3] ) + ( GND ) + ( \U5|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~21_sumout ),
	.cout(\U5|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~21 .extended_lut = "off";
defparam \U5|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N11
dffeas \U5|y_count[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[3] .is_wysiwyg = "true";
defparam \U5|y_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N12
cyclonev_lcell_comb \U5|Add1~17 (
// Equation(s):
// \U5|Add1~17_sumout  = SUM(( \U5|y_count [4] ) + ( GND ) + ( \U5|Add1~22  ))
// \U5|Add1~18  = CARRY(( \U5|y_count [4] ) + ( GND ) + ( \U5|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|y_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U5|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U5|Add1~17_sumout ),
	.cout(\U5|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \U5|Add1~17 .extended_lut = "off";
defparam \U5|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \U5|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N13
dffeas \U5|y_count[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[4] .is_wysiwyg = "true";
defparam \U5|y_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y14_N17
dffeas \U5|y_count[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U5|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[5] .is_wysiwyg = "true";
defparam \U5|y_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N48
cyclonev_lcell_comb \overlay_inst|roi_border~3 (
// Equation(s):
// \overlay_inst|roi_border~3_combout  = ( \U5|y_count [3] & ( \U5|y_count [1] & ( (\U5|y_count [5] & (\U5|y_count [4] & ((\U5|y_count [2]) # (\U5|y_count [0])))) ) ) ) # ( !\U5|y_count [3] & ( \U5|y_count [1] & ( (!\U5|y_count [4] & !\U5|y_count [2]) ) ) ) 
// # ( \U5|y_count [3] & ( !\U5|y_count [1] & ( (\U5|y_count [5] & (\U5|y_count [4] & \U5|y_count [2])) ) ) ) # ( !\U5|y_count [3] & ( !\U5|y_count [1] & ( !\U5|y_count [4] ) ) )

	.dataa(!\U5|y_count [5]),
	.datab(!\U5|y_count [0]),
	.datac(!\U5|y_count [4]),
	.datad(!\U5|y_count [2]),
	.datae(!\U5|y_count [3]),
	.dataf(!\U5|y_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\overlay_inst|roi_border~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \overlay_inst|roi_border~3 .extended_lut = "off";
defparam \overlay_inst|roi_border~3 .lut_mask = 64'hF0F00005F0000105;
defparam \overlay_inst|roi_border~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N0
cyclonev_lcell_comb \overlay_inst|roi_border~0 (
// Equation(s):
// \overlay_inst|roi_border~0_combout  = ( \U5|x_count[5]~DUPLICATE_q  & ( !\U5|x_count [6] & ( (\U5|x_count [4] & (((\U5|x_count [2] & \U5|x_count[1]~DUPLICATE_q )) # (\U5|x_count [3]))) ) ) )

	.dataa(!\U5|x_count [2]),
	.datab(!\U5|x_count [4]),
	.datac(!\U5|x_count[1]~DUPLICATE_q ),
	.datad(!\U5|x_count [3]),
	.datae(!\U5|x_count[5]~DUPLICATE_q ),
	.dataf(!\U5|x_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\overlay_inst|roi_border~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \overlay_inst|roi_border~0 .extended_lut = "off";
defparam \overlay_inst|roi_border~0 .lut_mask = 64'h0000013300000000;
defparam \overlay_inst|roi_border~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N6
cyclonev_lcell_comb \overlay_inst|roi_border~1 (
// Equation(s):
// \overlay_inst|roi_border~1_combout  = ( \U5|x_count [3] & ( \U5|x_count [0] & ( (!\U5|x_count[1]~DUPLICATE_q  & (!\U5|x_count[5]~DUPLICATE_q  & (!\U5|x_count [2] & !\U5|x_count [4]))) ) ) ) # ( !\U5|x_count [3] & ( \U5|x_count [0] & ( 
// (!\U5|x_count[5]~DUPLICATE_q  & !\U5|x_count [4]) ) ) ) # ( \U5|x_count [3] & ( !\U5|x_count [0] & ( (!\U5|x_count[5]~DUPLICATE_q  & (!\U5|x_count [2] & !\U5|x_count [4])) ) ) ) # ( !\U5|x_count [3] & ( !\U5|x_count [0] & ( (!\U5|x_count[5]~DUPLICATE_q  & 
// !\U5|x_count [4]) ) ) )

	.dataa(!\U5|x_count[1]~DUPLICATE_q ),
	.datab(!\U5|x_count[5]~DUPLICATE_q ),
	.datac(!\U5|x_count [2]),
	.datad(!\U5|x_count [4]),
	.datae(!\U5|x_count [3]),
	.dataf(!\U5|x_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\overlay_inst|roi_border~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \overlay_inst|roi_border~1 .extended_lut = "off";
defparam \overlay_inst|roi_border~1 .lut_mask = 64'hCC00C000CC008000;
defparam \overlay_inst|roi_border~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N12
cyclonev_lcell_comb \U5|always1~0 (
// Equation(s):
// \U5|always1~0_combout  = ( !\U5|x_count [0] & ( (!\U5|x_count [2] & !\U5|x_count [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|x_count [2]),
	.datad(!\U5|x_count [1]),
	.datae(gnd),
	.dataf(!\U5|x_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|always1~0 .extended_lut = "off";
defparam \U5|always1~0 .lut_mask = 64'hF000F00000000000;
defparam \U5|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N30
cyclonev_lcell_comb \overlay_inst|roi_border~2 (
// Equation(s):
// \overlay_inst|roi_border~2_combout  = ( \U5|always1~0_combout  & ( (\overlay_inst|roi_border~0_combout  & !\U5|x_count [3]) ) ) # ( !\U5|always1~0_combout  & ( (!\U5|x_count [3] & (\overlay_inst|roi_border~0_combout )) # (\U5|x_count [3] & 
// (((\U5|x_count[6]~DUPLICATE_q  & \overlay_inst|roi_border~1_combout )))) ) )

	.dataa(!\overlay_inst|roi_border~0_combout ),
	.datab(!\U5|x_count[6]~DUPLICATE_q ),
	.datac(!\U5|x_count [3]),
	.datad(!\overlay_inst|roi_border~1_combout ),
	.datae(gnd),
	.dataf(!\U5|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\overlay_inst|roi_border~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \overlay_inst|roi_border~2 .extended_lut = "off";
defparam \overlay_inst|roi_border~2 .lut_mask = 64'h5053505350505050;
defparam \overlay_inst|roi_border~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N36
cyclonev_lcell_comb \U5|always1~1 (
// Equation(s):
// \U5|always1~1_combout  = ( !\U5|x_count [9] & ( (\U5|y_count [5] & (!\U5|y_count [8] & (\U5|x_count [8] & !\U5|x_count [7]))) ) )

	.dataa(!\U5|y_count [5]),
	.datab(!\U5|y_count [8]),
	.datac(!\U5|x_count [8]),
	.datad(!\U5|x_count [7]),
	.datae(gnd),
	.dataf(!\U5|x_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|always1~1 .extended_lut = "off";
defparam \U5|always1~1 .lut_mask = 64'h0400040000000000;
defparam \U5|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N45
cyclonev_lcell_comb \U5|always1~2 (
// Equation(s):
// \U5|always1~2_combout  = ( \U5|always1~1_combout  & ( \U5|LessThan1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U5|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\U5|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|always1~2 .extended_lut = "off";
defparam \U5|always1~2 .lut_mask = 64'h0000000000FF00FF;
defparam \U5|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N0
cyclonev_lcell_comb \U3|Add3~17 (
// Equation(s):
// \U3|Add3~17_sumout  = SUM(( !\U5|y_count [1] $ (!\U5|x_count [7]) ) + ( !VCC ) + ( !VCC ))
// \U3|Add3~18  = CARRY(( !\U5|y_count [1] $ (!\U5|x_count [7]) ) + ( !VCC ) + ( !VCC ))
// \U3|Add3~19  = SHARE((\U5|y_count [1] & \U5|x_count [7]))

	.dataa(gnd),
	.datab(!\U5|y_count [1]),
	.datac(!\U5|x_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U3|Add3~17_sumout ),
	.cout(\U3|Add3~18 ),
	.shareout(\U3|Add3~19 ));
// synopsys translate_off
defparam \U3|Add3~17 .extended_lut = "off";
defparam \U3|Add3~17 .lut_mask = 64'h0000030300003C3C;
defparam \U3|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N3
cyclonev_lcell_comb \U3|Add3~21 (
// Equation(s):
// \U3|Add3~21_sumout  = SUM(( !\U5|y_count [2] $ (!\U5|x_count [8]) ) + ( \U3|Add3~19  ) + ( \U3|Add3~18  ))
// \U3|Add3~22  = CARRY(( !\U5|y_count [2] $ (!\U5|x_count [8]) ) + ( \U3|Add3~19  ) + ( \U3|Add3~18  ))
// \U3|Add3~23  = SHARE((\U5|y_count [2] & \U5|x_count [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|y_count [2]),
	.datad(!\U5|x_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~18 ),
	.sharein(\U3|Add3~19 ),
	.combout(),
	.sumout(\U3|Add3~21_sumout ),
	.cout(\U3|Add3~22 ),
	.shareout(\U3|Add3~23 ));
// synopsys translate_off
defparam \U3|Add3~21 .extended_lut = "off";
defparam \U3|Add3~21 .lut_mask = 64'h0000000F00000FF0;
defparam \U3|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N6
cyclonev_lcell_comb \U3|Add3~25 (
// Equation(s):
// \U3|Add3~25_sumout  = SUM(( !\U5|y_count [1] $ (!\U5|x_count [9] $ (\U5|y_count [3])) ) + ( \U3|Add3~23  ) + ( \U3|Add3~22  ))
// \U3|Add3~26  = CARRY(( !\U5|y_count [1] $ (!\U5|x_count [9] $ (\U5|y_count [3])) ) + ( \U3|Add3~23  ) + ( \U3|Add3~22  ))
// \U3|Add3~27  = SHARE((!\U5|y_count [1] & (\U5|x_count [9] & \U5|y_count [3])) # (\U5|y_count [1] & ((\U5|y_count [3]) # (\U5|x_count [9]))))

	.dataa(gnd),
	.datab(!\U5|y_count [1]),
	.datac(!\U5|x_count [9]),
	.datad(!\U5|y_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~22 ),
	.sharein(\U3|Add3~23 ),
	.combout(),
	.sumout(\U3|Add3~25_sumout ),
	.cout(\U3|Add3~26 ),
	.shareout(\U3|Add3~27 ));
// synopsys translate_off
defparam \U3|Add3~25 .extended_lut = "off";
defparam \U3|Add3~25 .lut_mask = 64'h0000033F00003CC3;
defparam \U3|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N9
cyclonev_lcell_comb \U3|Add3~29 (
// Equation(s):
// \U3|Add3~29_sumout  = SUM(( !\U5|y_count [4] $ (!\U5|y_count [2]) ) + ( \U3|Add3~27  ) + ( \U3|Add3~26  ))
// \U3|Add3~30  = CARRY(( !\U5|y_count [4] $ (!\U5|y_count [2]) ) + ( \U3|Add3~27  ) + ( \U3|Add3~26  ))
// \U3|Add3~31  = SHARE((\U5|y_count [4] & \U5|y_count [2]))

	.dataa(!\U5|y_count [4]),
	.datab(gnd),
	.datac(!\U5|y_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~26 ),
	.sharein(\U3|Add3~27 ),
	.combout(),
	.sumout(\U3|Add3~29_sumout ),
	.cout(\U3|Add3~30 ),
	.shareout(\U3|Add3~31 ));
// synopsys translate_off
defparam \U3|Add3~29 .extended_lut = "off";
defparam \U3|Add3~29 .lut_mask = 64'h0000050500005A5A;
defparam \U3|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N12
cyclonev_lcell_comb \U3|Add3~33 (
// Equation(s):
// \U3|Add3~33_sumout  = SUM(( !\U5|y_count [5] $ (!\U5|y_count [3]) ) + ( \U3|Add3~31  ) + ( \U3|Add3~30  ))
// \U3|Add3~34  = CARRY(( !\U5|y_count [5] $ (!\U5|y_count [3]) ) + ( \U3|Add3~31  ) + ( \U3|Add3~30  ))
// \U3|Add3~35  = SHARE((\U5|y_count [5] & \U5|y_count [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|y_count [5]),
	.datad(!\U5|y_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~30 ),
	.sharein(\U3|Add3~31 ),
	.combout(),
	.sumout(\U3|Add3~33_sumout ),
	.cout(\U3|Add3~34 ),
	.shareout(\U3|Add3~35 ));
// synopsys translate_off
defparam \U3|Add3~33 .extended_lut = "off";
defparam \U3|Add3~33 .lut_mask = 64'h0000000F00000FF0;
defparam \U3|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N15
cyclonev_lcell_comb \U3|Add3~37 (
// Equation(s):
// \U3|Add3~37_sumout  = SUM(( !\U5|y_count [4] $ (!\U5|y_count [6]) ) + ( \U3|Add3~35  ) + ( \U3|Add3~34  ))
// \U3|Add3~38  = CARRY(( !\U5|y_count [4] $ (!\U5|y_count [6]) ) + ( \U3|Add3~35  ) + ( \U3|Add3~34  ))
// \U3|Add3~39  = SHARE((\U5|y_count [4] & \U5|y_count [6]))

	.dataa(!\U5|y_count [4]),
	.datab(gnd),
	.datac(!\U5|y_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~34 ),
	.sharein(\U3|Add3~35 ),
	.combout(),
	.sumout(\U3|Add3~37_sumout ),
	.cout(\U3|Add3~38 ),
	.shareout(\U3|Add3~39 ));
// synopsys translate_off
defparam \U3|Add3~37 .extended_lut = "off";
defparam \U3|Add3~37 .lut_mask = 64'h0000050500005A5A;
defparam \U3|Add3~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N18
cyclonev_lcell_comb \U3|Add3~41 (
// Equation(s):
// \U3|Add3~41_sumout  = SUM(( !\U5|y_count [5] $ (!\U5|y_count [7]) ) + ( \U3|Add3~39  ) + ( \U3|Add3~38  ))
// \U3|Add3~42  = CARRY(( !\U5|y_count [5] $ (!\U5|y_count [7]) ) + ( \U3|Add3~39  ) + ( \U3|Add3~38  ))
// \U3|Add3~43  = SHARE((\U5|y_count [5] & \U5|y_count [7]))

	.dataa(!\U5|y_count [5]),
	.datab(gnd),
	.datac(!\U5|y_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~38 ),
	.sharein(\U3|Add3~39 ),
	.combout(),
	.sumout(\U3|Add3~41_sumout ),
	.cout(\U3|Add3~42 ),
	.shareout(\U3|Add3~43 ));
// synopsys translate_off
defparam \U3|Add3~41 .extended_lut = "off";
defparam \U3|Add3~41 .lut_mask = 64'h0000050500005A5A;
defparam \U3|Add3~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N21
cyclonev_lcell_comb \U3|Add3~9 (
// Equation(s):
// \U3|Add3~9_sumout  = SUM(( !\U5|y_count [6] $ (!\U5|y_count [8]) ) + ( \U3|Add3~43  ) + ( \U3|Add3~42  ))
// \U3|Add3~10  = CARRY(( !\U5|y_count [6] $ (!\U5|y_count [8]) ) + ( \U3|Add3~43  ) + ( \U3|Add3~42  ))
// \U3|Add3~11  = SHARE((\U5|y_count [6] & \U5|y_count [8]))

	.dataa(gnd),
	.datab(!\U5|y_count [6]),
	.datac(!\U5|y_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~42 ),
	.sharein(\U3|Add3~43 ),
	.combout(),
	.sumout(\U3|Add3~9_sumout ),
	.cout(\U3|Add3~10 ),
	.shareout(\U3|Add3~11 ));
// synopsys translate_off
defparam \U3|Add3~9 .extended_lut = "off";
defparam \U3|Add3~9 .lut_mask = 64'h0000030300003C3C;
defparam \U3|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N24
cyclonev_lcell_comb \U3|Add3~13 (
// Equation(s):
// \U3|Add3~13_sumout  = SUM(( \U5|y_count [7] ) + ( \U3|Add3~11  ) + ( \U3|Add3~10  ))
// \U3|Add3~14  = CARRY(( \U5|y_count [7] ) + ( \U3|Add3~11  ) + ( \U3|Add3~10  ))
// \U3|Add3~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|y_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~10 ),
	.sharein(\U3|Add3~11 ),
	.combout(),
	.sumout(\U3|Add3~13_sumout ),
	.cout(\U3|Add3~14 ),
	.shareout(\U3|Add3~15 ));
// synopsys translate_off
defparam \U3|Add3~13 .extended_lut = "off";
defparam \U3|Add3~13 .lut_mask = 64'h0000000000000F0F;
defparam \U3|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N27
cyclonev_lcell_comb \U3|Add3~5 (
// Equation(s):
// \U3|Add3~5_sumout  = SUM(( \U5|y_count [8] ) + ( \U3|Add3~15  ) + ( \U3|Add3~14  ))
// \U3|Add3~6  = CARRY(( \U5|y_count [8] ) + ( \U3|Add3~15  ) + ( \U3|Add3~14  ))
// \U3|Add3~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|y_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~14 ),
	.sharein(\U3|Add3~15 ),
	.combout(),
	.sumout(\U3|Add3~5_sumout ),
	.cout(\U3|Add3~6 ),
	.shareout(\U3|Add3~7 ));
// synopsys translate_off
defparam \U3|Add3~5 .extended_lut = "off";
defparam \U3|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \U3|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N30
cyclonev_lcell_comb \U3|Add3~1 (
// Equation(s):
// \U3|Add3~1_sumout  = SUM(( GND ) + ( \U3|Add3~7  ) + ( \U3|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U3|Add3~6 ),
	.sharein(\U3|Add3~7 ),
	.combout(),
	.sumout(\U3|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Add3~1 .extended_lut = "off";
defparam \U3|Add3~1 .lut_mask = 64'h0000000000000000;
defparam \U3|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X47_Y14_N31
dffeas \U3|rdaddress[16] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[16] .is_wysiwyg = "true";
defparam \U3|rdaddress[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \OV7670_PCLK~input (
	.i(OV7670_PCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_PCLK~input_o ));
// synopsys translate_off
defparam \OV7670_PCLK~input .bus_hold = "false";
defparam \OV7670_PCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \OV7670_PCLK~inputCLKENA0 (
	.inclk(\OV7670_PCLK~input_o ),
	.ena(vcc),
	.outclk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \OV7670_PCLK~inputCLKENA0 .clock_type = "global clock";
defparam \OV7670_PCLK~inputCLKENA0 .disable_mode = "low";
defparam \OV7670_PCLK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \OV7670_PCLK~inputCLKENA0 .ena_register_power_up = "high";
defparam \OV7670_PCLK~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N0
cyclonev_lcell_comb \DUT1|Add0~17 (
// Equation(s):
// \DUT1|Add0~17_sumout  = SUM(( \DUT1|address [0] ) + ( VCC ) + ( !VCC ))
// \DUT1|Add0~18  = CARRY(( \DUT1|address [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~17_sumout ),
	.cout(\DUT1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~17 .extended_lut = "off";
defparam \DUT1|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \DUT1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \OV7670_HREF~input (
	.i(OV7670_HREF),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_HREF~input_o ));
// synopsys translate_off
defparam \OV7670_HREF~input .bus_hold = "false";
defparam \OV7670_HREF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \OV7670_VSYNC~input (
	.i(OV7670_VSYNC),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_VSYNC~input_o ));
// synopsys translate_off
defparam \OV7670_VSYNC~input .bus_hold = "false";
defparam \OV7670_VSYNC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y12_N17
dffeas \DUT1|href_last (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\OV7670_HREF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|href_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|href_last .is_wysiwyg = "true";
defparam \DUT1|href_last .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N33
cyclonev_lcell_comb \DUT1|y_downscaler~0 (
// Equation(s):
// \DUT1|y_downscaler~0_combout  = (!\OV7670_VSYNC~input_o  & (!\DUT1|y_downscaler~q  $ (((!\OV7670_HREF~input_o ) # (\DUT1|href_last~q )))))

	.dataa(!\OV7670_HREF~input_o ),
	.datab(!\OV7670_VSYNC~input_o ),
	.datac(!\DUT1|href_last~q ),
	.datad(!\DUT1|y_downscaler~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|y_downscaler~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|y_downscaler~0 .extended_lut = "off";
defparam \DUT1|y_downscaler~0 .lut_mask = 64'h408C408C408C408C;
defparam \DUT1|y_downscaler~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N35
dffeas \DUT1|y_downscaler (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|y_downscaler~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|y_downscaler~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|y_downscaler .is_wysiwyg = "true";
defparam \DUT1|y_downscaler .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N51
cyclonev_lcell_comb \DUT1|pixel_phase~0 (
// Equation(s):
// \DUT1|pixel_phase~0_combout  = ( \DUT1|pixel_phase~q  & ( (!\OV7670_HREF~input_o  & !\OV7670_VSYNC~input_o ) ) ) # ( !\DUT1|pixel_phase~q  & ( (\OV7670_HREF~input_o  & !\OV7670_VSYNC~input_o ) ) )

	.dataa(!\OV7670_HREF~input_o ),
	.datab(gnd),
	.datac(!\OV7670_VSYNC~input_o ),
	.datad(gnd),
	.datae(!\DUT1|pixel_phase~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|pixel_phase~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|pixel_phase~0 .extended_lut = "off";
defparam \DUT1|pixel_phase~0 .lut_mask = 64'h5050A0A05050A0A0;
defparam \DUT1|pixel_phase~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N53
dffeas \DUT1|pixel_phase (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|pixel_phase~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|pixel_phase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|pixel_phase .is_wysiwyg = "true";
defparam \DUT1|pixel_phase .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N24
cyclonev_lcell_comb \DUT1|pixel_ready~0 (
// Equation(s):
// \DUT1|pixel_ready~0_combout  = ( \OV7670_HREF~input_o  & ( (\DUT1|pixel_phase~q  & !\OV7670_VSYNC~input_o ) ) )

	.dataa(gnd),
	.datab(!\DUT1|pixel_phase~q ),
	.datac(gnd),
	.datad(!\OV7670_VSYNC~input_o ),
	.datae(!\OV7670_HREF~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|pixel_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|pixel_ready~0 .extended_lut = "off";
defparam \DUT1|pixel_ready~0 .lut_mask = 64'h0000330000003300;
defparam \DUT1|pixel_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N31
dffeas \DUT1|pixel_ready (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUT1|pixel_ready~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|pixel_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|pixel_ready .is_wysiwyg = "true";
defparam \DUT1|pixel_ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N39
cyclonev_lcell_comb \DUT1|x_downscaler~0 (
// Equation(s):
// \DUT1|x_downscaler~0_combout  = ( \DUT1|pixel_phase~q  & ( (!\OV7670_VSYNC~input_o  & (!\OV7670_HREF~input_o  $ (!\DUT1|x_downscaler~q ))) ) ) # ( !\DUT1|pixel_phase~q  & ( (!\OV7670_VSYNC~input_o  & \DUT1|x_downscaler~q ) ) )

	.dataa(!\OV7670_HREF~input_o ),
	.datab(gnd),
	.datac(!\OV7670_VSYNC~input_o ),
	.datad(!\DUT1|x_downscaler~q ),
	.datae(gnd),
	.dataf(!\DUT1|pixel_phase~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|x_downscaler~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|x_downscaler~0 .extended_lut = "off";
defparam \DUT1|x_downscaler~0 .lut_mask = 64'h00F000F050A050A0;
defparam \DUT1|x_downscaler~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N41
dffeas \DUT1|x_downscaler (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|x_downscaler~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|x_downscaler~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|x_downscaler .is_wysiwyg = "true";
defparam \DUT1|x_downscaler .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N30
cyclonev_lcell_comb \DUT1|we (
// Equation(s):
// \DUT1|we~combout  = ( \DUT1|x_downscaler~q  & ( (!\DUT1|y_downscaler~q ) # (!\DUT1|pixel_ready~q ) ) ) # ( !\DUT1|x_downscaler~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|y_downscaler~q ),
	.datad(!\DUT1|pixel_ready~q ),
	.datae(gnd),
	.dataf(!\DUT1|x_downscaler~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|we~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|we .extended_lut = "off";
defparam \DUT1|we .lut_mask = 64'hFFFFFFFFFFF0FFF0;
defparam \DUT1|we .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N36
cyclonev_lcell_comb \DUT1|address[12]~0 (
// Equation(s):
// \DUT1|address[12]~0_combout  = ( \DUT1|x_downscaler~q  & ( ((\DUT1|y_downscaler~q  & \DUT1|pixel_ready~q )) # (\OV7670_VSYNC~input_o ) ) ) # ( !\DUT1|x_downscaler~q  & ( \OV7670_VSYNC~input_o  ) )

	.dataa(gnd),
	.datab(!\OV7670_VSYNC~input_o ),
	.datac(!\DUT1|y_downscaler~q ),
	.datad(!\DUT1|pixel_ready~q ),
	.datae(gnd),
	.dataf(!\DUT1|x_downscaler~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|address[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|address[12]~0 .extended_lut = "off";
defparam \DUT1|address[12]~0 .lut_mask = 64'h33333333333F333F;
defparam \DUT1|address[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N2
dffeas \DUT1|address[0] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[0] .is_wysiwyg = "true";
defparam \DUT1|address[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N3
cyclonev_lcell_comb \DUT1|Add0~21 (
// Equation(s):
// \DUT1|Add0~21_sumout  = SUM(( \DUT1|address [1] ) + ( GND ) + ( \DUT1|Add0~18  ))
// \DUT1|Add0~22  = CARRY(( \DUT1|address [1] ) + ( GND ) + ( \DUT1|Add0~18  ))

	.dataa(!\DUT1|address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~21_sumout ),
	.cout(\DUT1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~21 .extended_lut = "off";
defparam \DUT1|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \DUT1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N5
dffeas \DUT1|address[1] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[1] .is_wysiwyg = "true";
defparam \DUT1|address[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N6
cyclonev_lcell_comb \DUT1|Add0~25 (
// Equation(s):
// \DUT1|Add0~25_sumout  = SUM(( \DUT1|address [2] ) + ( GND ) + ( \DUT1|Add0~22  ))
// \DUT1|Add0~26  = CARRY(( \DUT1|address [2] ) + ( GND ) + ( \DUT1|Add0~22  ))

	.dataa(gnd),
	.datab(!\DUT1|address [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~25_sumout ),
	.cout(\DUT1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~25 .extended_lut = "off";
defparam \DUT1|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \DUT1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N8
dffeas \DUT1|address[2] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[2] .is_wysiwyg = "true";
defparam \DUT1|address[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N9
cyclonev_lcell_comb \DUT1|Add0~29 (
// Equation(s):
// \DUT1|Add0~29_sumout  = SUM(( \DUT1|address [3] ) + ( GND ) + ( \DUT1|Add0~26  ))
// \DUT1|Add0~30  = CARRY(( \DUT1|address [3] ) + ( GND ) + ( \DUT1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~29_sumout ),
	.cout(\DUT1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~29 .extended_lut = "off";
defparam \DUT1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N11
dffeas \DUT1|address[3] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[3] .is_wysiwyg = "true";
defparam \DUT1|address[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N12
cyclonev_lcell_comb \DUT1|Add0~33 (
// Equation(s):
// \DUT1|Add0~33_sumout  = SUM(( \DUT1|address [4] ) + ( GND ) + ( \DUT1|Add0~30  ))
// \DUT1|Add0~34  = CARRY(( \DUT1|address [4] ) + ( GND ) + ( \DUT1|Add0~30  ))

	.dataa(gnd),
	.datab(!\DUT1|address [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~33_sumout ),
	.cout(\DUT1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~33 .extended_lut = "off";
defparam \DUT1|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \DUT1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N14
dffeas \DUT1|address[4] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[4] .is_wysiwyg = "true";
defparam \DUT1|address[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N15
cyclonev_lcell_comb \DUT1|Add0~37 (
// Equation(s):
// \DUT1|Add0~37_sumout  = SUM(( \DUT1|address [5] ) + ( GND ) + ( \DUT1|Add0~34  ))
// \DUT1|Add0~38  = CARRY(( \DUT1|address [5] ) + ( GND ) + ( \DUT1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~37_sumout ),
	.cout(\DUT1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~37 .extended_lut = "off";
defparam \DUT1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N17
dffeas \DUT1|address[5] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[5] .is_wysiwyg = "true";
defparam \DUT1|address[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N18
cyclonev_lcell_comb \DUT1|Add0~41 (
// Equation(s):
// \DUT1|Add0~41_sumout  = SUM(( \DUT1|address [6] ) + ( GND ) + ( \DUT1|Add0~38  ))
// \DUT1|Add0~42  = CARRY(( \DUT1|address [6] ) + ( GND ) + ( \DUT1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~41_sumout ),
	.cout(\DUT1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~41 .extended_lut = "off";
defparam \DUT1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N20
dffeas \DUT1|address[6] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[6] .is_wysiwyg = "true";
defparam \DUT1|address[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N21
cyclonev_lcell_comb \DUT1|Add0~45 (
// Equation(s):
// \DUT1|Add0~45_sumout  = SUM(( \DUT1|address [7] ) + ( GND ) + ( \DUT1|Add0~42  ))
// \DUT1|Add0~46  = CARRY(( \DUT1|address [7] ) + ( GND ) + ( \DUT1|Add0~42  ))

	.dataa(!\DUT1|address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~45_sumout ),
	.cout(\DUT1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~45 .extended_lut = "off";
defparam \DUT1|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \DUT1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N23
dffeas \DUT1|address[7] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[7] .is_wysiwyg = "true";
defparam \DUT1|address[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N24
cyclonev_lcell_comb \DUT1|Add0~49 (
// Equation(s):
// \DUT1|Add0~49_sumout  = SUM(( \DUT1|address [8] ) + ( GND ) + ( \DUT1|Add0~46  ))
// \DUT1|Add0~50  = CARRY(( \DUT1|address [8] ) + ( GND ) + ( \DUT1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~49_sumout ),
	.cout(\DUT1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~49 .extended_lut = "off";
defparam \DUT1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N26
dffeas \DUT1|address[8] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[8] .is_wysiwyg = "true";
defparam \DUT1|address[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N27
cyclonev_lcell_comb \DUT1|Add0~53 (
// Equation(s):
// \DUT1|Add0~53_sumout  = SUM(( \DUT1|address [9] ) + ( GND ) + ( \DUT1|Add0~50  ))
// \DUT1|Add0~54  = CARRY(( \DUT1|address [9] ) + ( GND ) + ( \DUT1|Add0~50  ))

	.dataa(!\DUT1|address [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~53_sumout ),
	.cout(\DUT1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~53 .extended_lut = "off";
defparam \DUT1|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \DUT1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N29
dffeas \DUT1|address[9] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[9] .is_wysiwyg = "true";
defparam \DUT1|address[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N30
cyclonev_lcell_comb \DUT1|Add0~57 (
// Equation(s):
// \DUT1|Add0~57_sumout  = SUM(( \DUT1|address [10] ) + ( GND ) + ( \DUT1|Add0~54  ))
// \DUT1|Add0~58  = CARRY(( \DUT1|address [10] ) + ( GND ) + ( \DUT1|Add0~54  ))

	.dataa(gnd),
	.datab(!\DUT1|address [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~57_sumout ),
	.cout(\DUT1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~57 .extended_lut = "off";
defparam \DUT1|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \DUT1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N32
dffeas \DUT1|address[10] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[10] .is_wysiwyg = "true";
defparam \DUT1|address[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N33
cyclonev_lcell_comb \DUT1|Add0~61 (
// Equation(s):
// \DUT1|Add0~61_sumout  = SUM(( \DUT1|address [11] ) + ( GND ) + ( \DUT1|Add0~58  ))
// \DUT1|Add0~62  = CARRY(( \DUT1|address [11] ) + ( GND ) + ( \DUT1|Add0~58  ))

	.dataa(!\DUT1|address [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~61_sumout ),
	.cout(\DUT1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~61 .extended_lut = "off";
defparam \DUT1|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \DUT1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N35
dffeas \DUT1|address[11] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[11] .is_wysiwyg = "true";
defparam \DUT1|address[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N36
cyclonev_lcell_comb \DUT1|Add0~65 (
// Equation(s):
// \DUT1|Add0~65_sumout  = SUM(( \DUT1|address [12] ) + ( GND ) + ( \DUT1|Add0~62  ))
// \DUT1|Add0~66  = CARRY(( \DUT1|address [12] ) + ( GND ) + ( \DUT1|Add0~62  ))

	.dataa(!\DUT1|address [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~65_sumout ),
	.cout(\DUT1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~65 .extended_lut = "off";
defparam \DUT1|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \DUT1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N38
dffeas \DUT1|address[12] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[12] .is_wysiwyg = "true";
defparam \DUT1|address[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N39
cyclonev_lcell_comb \DUT1|Add0~5 (
// Equation(s):
// \DUT1|Add0~5_sumout  = SUM(( \DUT1|address [13] ) + ( GND ) + ( \DUT1|Add0~66  ))
// \DUT1|Add0~6  = CARRY(( \DUT1|address [13] ) + ( GND ) + ( \DUT1|Add0~66  ))

	.dataa(gnd),
	.datab(!\DUT1|address [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~5_sumout ),
	.cout(\DUT1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~5 .extended_lut = "off";
defparam \DUT1|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \DUT1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N41
dffeas \DUT1|address[13] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[13] .is_wysiwyg = "true";
defparam \DUT1|address[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N42
cyclonev_lcell_comb \DUT1|Add0~9 (
// Equation(s):
// \DUT1|Add0~9_sumout  = SUM(( \DUT1|address [14] ) + ( GND ) + ( \DUT1|Add0~6  ))
// \DUT1|Add0~10  = CARRY(( \DUT1|address [14] ) + ( GND ) + ( \DUT1|Add0~6  ))

	.dataa(gnd),
	.datab(!\DUT1|address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~9_sumout ),
	.cout(\DUT1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~9 .extended_lut = "off";
defparam \DUT1|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \DUT1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N44
dffeas \DUT1|address[14] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[14] .is_wysiwyg = "true";
defparam \DUT1|address[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N45
cyclonev_lcell_comb \DUT1|Add0~13 (
// Equation(s):
// \DUT1|Add0~13_sumout  = SUM(( \DUT1|address [15] ) + ( GND ) + ( \DUT1|Add0~10  ))
// \DUT1|Add0~14  = CARRY(( \DUT1|address [15] ) + ( GND ) + ( \DUT1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~13_sumout ),
	.cout(\DUT1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~13 .extended_lut = "off";
defparam \DUT1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N47
dffeas \DUT1|address[15] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[15] .is_wysiwyg = "true";
defparam \DUT1|address[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N48
cyclonev_lcell_comb \DUT1|Add0~1 (
// Equation(s):
// \DUT1|Add0~1_sumout  = SUM(( \DUT1|address [16] ) + ( GND ) + ( \DUT1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT1|address [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUT1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUT1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|Add0~1 .extended_lut = "off";
defparam \DUT1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUT1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N50
dffeas \DUT1|address[16] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~combout ),
	.sload(gnd),
	.ena(\DUT1|address[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[16] .is_wysiwyg = "true";
defparam \DUT1|address[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N51
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3] = ( \DUT1|address [14] & ( (!\DUT1|address [16] & (\DUT1|address [13] & (!\DUT1|address [15] & !\DUT1|we~combout ))) ) )

	.dataa(!\DUT1|address [16]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [15]),
	.datad(!\DUT1|we~combout ),
	.datae(gnd),
	.dataf(!\DUT1|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] .lut_mask = 64'h0000000020002000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N25
dffeas \U3|rdaddress[14] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[14] .is_wysiwyg = "true";
defparam \U3|rdaddress[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N28
dffeas \U3|rdaddress[15] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[15] .is_wysiwyg = "true";
defparam \U3|rdaddress[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N22
dffeas \U3|rdaddress[13] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[13] .is_wysiwyg = "true";
defparam \U3|rdaddress[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N42
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout  = ( \U3|rdaddress [13] & ( (\U3|rdaddress [14] & !\U3|rdaddress [15]) ) )

	.dataa(!\U3|rdaddress [14]),
	.datab(!\U3|rdaddress [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 .lut_mask = 64'h0000000044444444;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \OV7670_DATA[0]~input (
	.i(OV7670_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[0]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[0]~input .bus_hold = "false";
defparam \OV7670_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N0
cyclonev_lcell_comb \DUT1|red[0]~0 (
// Equation(s):
// \DUT1|red[0]~0_combout  = ( \OV7670_HREF~input_o  & ( (!\DUT1|pixel_phase~q  & !\OV7670_VSYNC~input_o ) ) )

	.dataa(gnd),
	.datab(!\DUT1|pixel_phase~q ),
	.datac(gnd),
	.datad(!\OV7670_VSYNC~input_o ),
	.datae(!\OV7670_HREF~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|red[0]~0 .extended_lut = "off";
defparam \DUT1|red[0]~0 .lut_mask = 64'h0000CC000000CC00;
defparam \DUT1|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOINCELL_X84_Y0_N65
dffeas \DUT1|red[0] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\OV7670_DATA[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|red[0] .is_wysiwyg = "true";
defparam \DUT1|red[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y14_N52
dffeas \U3|rdaddress[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[0] .is_wysiwyg = "true";
defparam \U3|rdaddress[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N28
dffeas \U3|rdaddress[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[1] .is_wysiwyg = "true";
defparam \U3|rdaddress[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N34
dffeas \U3|rdaddress[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[2] .is_wysiwyg = "true";
defparam \U3|rdaddress[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y13_N31
dffeas \U3|rdaddress[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[3] .is_wysiwyg = "true";
defparam \U3|rdaddress[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N31
dffeas \U3|rdaddress[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[4] .is_wysiwyg = "true";
defparam \U3|rdaddress[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N4
dffeas \U3|rdaddress[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U5|x_count[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[5] .is_wysiwyg = "true";
defparam \U3|rdaddress[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N1
dffeas \U3|rdaddress[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[6] .is_wysiwyg = "true";
defparam \U3|rdaddress[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N5
dffeas \U3|rdaddress[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[7] .is_wysiwyg = "true";
defparam \U3|rdaddress[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N7
dffeas \U3|rdaddress[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[8] .is_wysiwyg = "true";
defparam \U3|rdaddress[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N11
dffeas \U3|rdaddress[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[9] .is_wysiwyg = "true";
defparam \U3|rdaddress[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N13
dffeas \U3|rdaddress[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[10] .is_wysiwyg = "true";
defparam \U3|rdaddress[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N17
dffeas \U3|rdaddress[11] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[11] .is_wysiwyg = "true";
defparam \U3|rdaddress[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N20
dffeas \U3|rdaddress[12] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[12] .is_wysiwyg = "true";
defparam \U3|rdaddress[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N15
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3] = ( !\DUT1|address [14] & ( (!\DUT1|we~combout  & (\DUT1|address [13] & (!\DUT1|address [16] & !\DUT1|address [15]))) ) )

	.dataa(!\DUT1|we~combout ),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [16]),
	.datad(!\DUT1|address [15]),
	.datae(gnd),
	.dataf(!\DUT1|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] .lut_mask = 64'h2000200000000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N36
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout  = ( \U3|rdaddress [13] & ( (!\U3|rdaddress [14] & !\U3|rdaddress [15]) ) )

	.dataa(!\U3|rdaddress [14]),
	.datab(!\U3|rdaddress [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 .lut_mask = 64'h0000000088888888;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N48
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3] = ( \DUT1|address [14] & ( (!\DUT1|address [16] & (!\DUT1|address [13] & (!\DUT1|we~combout  & !\DUT1|address [15]))) ) )

	.dataa(!\DUT1|address [16]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|we~combout ),
	.datad(!\DUT1|address [15]),
	.datae(gnd),
	.dataf(!\DUT1|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] .lut_mask = 64'h0000000080008000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N39
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout  = ( !\U3|rdaddress [13] & ( (\U3|rdaddress [14] & !\U3|rdaddress [15]) ) )

	.dataa(!\U3|rdaddress [14]),
	.datab(!\U3|rdaddress [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 .lut_mask = 64'h4444444400000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N21
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = ( \U3|rdaddress [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N23
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y13_N31
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N12
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3] = ( !\DUT1|address [16] & ( (!\DUT1|we~combout  & (!\DUT1|address [13] & (!\DUT1|address [14] & !\DUT1|address [15]))) ) )

	.dataa(!\DUT1|we~combout ),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [14]),
	.datad(!\DUT1|address [15]),
	.datae(gnd),
	.dataf(!\DUT1|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] .lut_mask = 64'h8000800000000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N3
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3] = ( !\U3|rdaddress [13] & ( (!\U3|rdaddress [14] & !\U3|rdaddress [15]) ) )

	.dataa(!\U3|rdaddress [14]),
	.datab(!\U3|rdaddress [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] .lut_mask = 64'h8888888800000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X52_Y13_N52
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|rdaddress [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y13_N10
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N30
cyclonev_lcell_comb \U3|data_out[8]~0 (
// Equation(s):
// \U3|data_out[8]~0_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout )) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[8]~0 .extended_lut = "off";
defparam \U3|data_out[8]~0 .lut_mask = 64'h0033FF330F550F55;
defparam \U3|data_out[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N57
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3] = ( \DUT1|address [14] & ( (\DUT1|address [16] & (\DUT1|address [15] & (\DUT1|address [13] & !\DUT1|we~combout ))) ) )

	.dataa(!\DUT1|address [16]),
	.datab(!\DUT1|address [15]),
	.datac(!\DUT1|address [13]),
	.datad(!\DUT1|we~combout ),
	.datae(gnd),
	.dataf(!\DUT1|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] .lut_mask = 64'h0000000001000100;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N57
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout  = ( \U3|rdaddress [13] & ( (\U3|rdaddress [14] & \U3|rdaddress [15]) ) )

	.dataa(!\U3|rdaddress [14]),
	.datab(!\U3|rdaddress [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N18
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3] = ( !\DUT1|address [14] & ( (\DUT1|address [16] & (!\DUT1|address [13] & (!\DUT1|we~combout  & \DUT1|address [15]))) ) )

	.dataa(!\DUT1|address [16]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|we~combout ),
	.datad(!\DUT1|address [15]),
	.datae(gnd),
	.dataf(!\DUT1|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] .lut_mask = 64'h0040004000000000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N45
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout  = ( !\U3|rdaddress [13] & ( (!\U3|rdaddress [14] & \U3|rdaddress [15]) ) )

	.dataa(!\U3|rdaddress [14]),
	.datab(!\U3|rdaddress [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 .lut_mask = 64'h2222222200000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N54
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3] = ( \DUT1|address [14] & ( (\DUT1|address [16] & (\DUT1|address [15] & (!\DUT1|we~combout  & !\DUT1|address [13]))) ) )

	.dataa(!\DUT1|address [16]),
	.datab(!\DUT1|address [15]),
	.datac(!\DUT1|we~combout ),
	.datad(!\DUT1|address [13]),
	.datae(gnd),
	.dataf(!\DUT1|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] .lut_mask = 64'h0000000010001000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N0
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout  = ( !\U3|rdaddress [13] & ( (\U3|rdaddress [14] & \U3|rdaddress [15]) ) )

	.dataa(!\U3|rdaddress [14]),
	.datab(!\U3|rdaddress [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 .lut_mask = 64'h1111111100000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N21
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3] = ( !\DUT1|address [14] & ( (\DUT1|address [16] & (\DUT1|address [13] & (\DUT1|address [15] & !\DUT1|we~combout ))) ) )

	.dataa(!\DUT1|address [16]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [15]),
	.datad(!\DUT1|we~combout ),
	.datae(gnd),
	.dataf(!\DUT1|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] .lut_mask = 64'h0100010000000000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N54
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout  = ( \U3|rdaddress [13] & ( (!\U3|rdaddress [14] & \U3|rdaddress [15]) ) )

	.dataa(!\U3|rdaddress [14]),
	.datab(!\U3|rdaddress [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 .lut_mask = 64'h0000000022222222;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N48
cyclonev_lcell_comb \U3|data_out[8]~3 (
// Equation(s):
// \U3|data_out[8]~3_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout  ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout  ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout  ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout  ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[8]~3 .extended_lut = "off";
defparam \U3|data_out[8]~3 .lut_mask = 64'h333300FF0F0F5555;
defparam \U3|data_out[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N36
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3] = ( !\DUT1|address [14] & ( (\DUT1|address [16] & (!\DUT1|address [13] & (!\DUT1|we~combout  & !\DUT1|address [15]))) ) )

	.dataa(!\DUT1|address [16]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|we~combout ),
	.datad(!\DUT1|address [15]),
	.datae(gnd),
	.dataf(!\DUT1|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] .lut_mask = 64'h4000400000000000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N45
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3] = ( \DUT1|address [14] & ( (\DUT1|address [16] & (\DUT1|address [13] & (!\DUT1|address [15] & !\DUT1|we~combout ))) ) )

	.dataa(!\DUT1|address [16]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [15]),
	.datad(!\DUT1|we~combout ),
	.datae(gnd),
	.dataf(!\DUT1|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] .lut_mask = 64'h0000000010001000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N42
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3] = ( \DUT1|address [14] & ( (\DUT1|address [16] & (!\DUT1|address [13] & (!\DUT1|we~combout  & !\DUT1|address [15]))) ) )

	.dataa(!\DUT1|address [16]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|we~combout ),
	.datad(!\DUT1|address [15]),
	.datae(gnd),
	.dataf(!\DUT1|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] .lut_mask = 64'h0000000040004000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N39
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3] = ( !\DUT1|address [14] & ( (\DUT1|address [16] & (\DUT1|address [13] & (!\DUT1|address [15] & !\DUT1|we~combout ))) ) )

	.dataa(!\DUT1|address [16]),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [15]),
	.datad(!\DUT1|we~combout ),
	.datae(gnd),
	.dataf(!\DUT1|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] .lut_mask = 64'h1000100000000000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N42
cyclonev_lcell_comb \U3|data_out[8]~2 (
// Equation(s):
// \U3|data_out[8]~2_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout  ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout  ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout  ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout  ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[8]~2 .extended_lut = "off";
defparam \U3|data_out[8]~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \U3|data_out[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N33
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3] = ( \DUT1|address [14] & ( (!\DUT1|we~combout  & (\DUT1|address [13] & (\DUT1|address [15] & !\DUT1|address [16]))) ) )

	.dataa(!\DUT1|we~combout ),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [15]),
	.datad(!\DUT1|address [16]),
	.datae(gnd),
	.dataf(!\DUT1|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] .lut_mask = 64'h0000000002000200;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N30
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3] = ( !\DUT1|address [16] & ( (!\DUT1|we~combout  & (!\DUT1|address [13] & (\DUT1|address [14] & \DUT1|address [15]))) ) )

	.dataa(!\DUT1|we~combout ),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [14]),
	.datad(!\DUT1|address [15]),
	.datae(gnd),
	.dataf(!\DUT1|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] .lut_mask = 64'h0008000800000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N24
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3] = ( !\DUT1|address [16] & ( (!\DUT1|we~combout  & (!\DUT1|address [13] & (!\DUT1|address [14] & \DUT1|address [15]))) ) )

	.dataa(!\DUT1|we~combout ),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [14]),
	.datad(!\DUT1|address [15]),
	.datae(gnd),
	.dataf(!\DUT1|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] .lut_mask = 64'h0080008000000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N27
cyclonev_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3] = ( !\DUT1|address [14] & ( (!\DUT1|we~combout  & (\DUT1|address [13] & (!\DUT1|address [16] & \DUT1|address [15]))) ) )

	.dataa(!\DUT1|we~combout ),
	.datab(!\DUT1|address [13]),
	.datac(!\DUT1|address [16]),
	.datad(!\DUT1|address [15]),
	.datae(gnd),
	.dataf(!\DUT1|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] .extended_lut = "off";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] .lut_mask = 64'h0020002000000000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N36
cyclonev_lcell_comb \U3|data_out[8]~1 (
// Equation(s):
// \U3|data_out[8]~1_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout )))) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout )))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[8]~1 .extended_lut = "off";
defparam \U3|data_out[8]~1 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \U3|data_out[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N18
cyclonev_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout  = ( \U3|rdaddress [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U3|rdaddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder .extended_lut = "off";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N19
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y13_N16
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N54
cyclonev_lcell_comb \video_data[8] (
// Equation(s):
// video_data[8] = LCELL(( \U3|data_out[8]~1_combout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\U3|rdaddress [16]) # (\U3|data_out[8]~3_combout ) ) ) ) # ( !\U3|data_out[8]~1_combout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (\U3|rdaddress [16] & \U3|data_out[8]~3_combout ) ) ) ) # ( \U3|data_out[8]~1_combout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\U3|rdaddress [16] & (\U3|data_out[8]~0_combout )) # (\U3|rdaddress [16] & ((\U3|data_out[8]~2_combout ))) ) ) ) # ( !\U3|data_out[8]~1_combout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\U3|rdaddress [16] & (\U3|data_out[8]~0_combout )) # (\U3|rdaddress [16] & ((\U3|data_out[8]~2_combout ))) ) ) ))

	.dataa(!\U3|rdaddress [16]),
	.datab(!\U3|data_out[8]~0_combout ),
	.datac(!\U3|data_out[8]~3_combout ),
	.datad(!\U3|data_out[8]~2_combout ),
	.datae(!\U3|data_out[8]~1_combout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[8] .extended_lut = "off";
defparam \video_data[8] .lut_mask = 64'h227722770505AFAF;
defparam \video_data[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N42
cyclonev_lcell_comb \U4|r[1]~0 (
// Equation(s):
// \U4|r[1]~0_combout  = ( \U5|y_count [3] & ( \U5|y_count [1] & ( (\U5|y_count [4] & ((!\U5|y_count [5]) # ((!\U5|y_count [0] & !\U5|y_count [2])))) ) ) ) # ( !\U5|y_count [3] & ( \U5|y_count [1] & ( (!\U5|y_count [4] & \U5|y_count [2]) ) ) ) # ( 
// \U5|y_count [3] & ( !\U5|y_count [1] & ( (\U5|y_count [0] & (\U5|y_count [4] & ((!\U5|y_count [5]) # (!\U5|y_count [2])))) ) ) )

	.dataa(!\U5|y_count [5]),
	.datab(!\U5|y_count [0]),
	.datac(!\U5|y_count [4]),
	.datad(!\U5|y_count [2]),
	.datae(!\U5|y_count [3]),
	.dataf(!\U5|y_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[1]~0 .extended_lut = "off";
defparam \U4|r[1]~0 .lut_mask = 64'h0000030200F00E0A;
defparam \U4|r[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N48
cyclonev_lcell_comb \U4|r[1]~1 (
// Equation(s):
// \U4|r[1]~1_combout  = ( \overlay_inst|roi_border~1_combout  & ( \U5|always1~1_combout  & ( (\U5|LessThan1~0_combout  & (\U4|r[1]~0_combout  & ((\U5|x_count[6]~DUPLICATE_q ) # (\overlay_inst|roi_border~0_combout )))) ) ) ) # ( 
// !\overlay_inst|roi_border~1_combout  & ( \U5|always1~1_combout  & ( (\U5|LessThan1~0_combout  & (\U4|r[1]~0_combout  & \overlay_inst|roi_border~0_combout )) ) ) )

	.dataa(!\U5|LessThan1~0_combout ),
	.datab(!\U4|r[1]~0_combout ),
	.datac(!\overlay_inst|roi_border~0_combout ),
	.datad(!\U5|x_count[6]~DUPLICATE_q ),
	.datae(!\overlay_inst|roi_border~1_combout ),
	.dataf(!\U5|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[1]~1 .extended_lut = "off";
defparam \U4|r[1]~1 .lut_mask = 64'h0000000001010111;
defparam \U4|r[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N33
cyclonev_lcell_comb \U4|r[0]~3 (
// Equation(s):
// \U4|r[0]~3_combout  = ( video_data[8] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( !video_data[8] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( video_data[8] & ( !\U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( 
// !video_data[8] & ( !\U4|r[1]~1_combout  & ( (\U4|r[0]~2_combout  & (!\overlay_inst|roi_border~3_combout  & (\overlay_inst|roi_border~2_combout  & \U5|always1~2_combout ))) ) ) )

	.dataa(!\U4|r[0]~2_combout ),
	.datab(!\overlay_inst|roi_border~3_combout ),
	.datac(!\overlay_inst|roi_border~2_combout ),
	.datad(!\U5|always1~2_combout ),
	.datae(!video_data[8]),
	.dataf(!\U4|r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[0]~3 .extended_lut = "off";
defparam \U4|r[0]~3 .lut_mask = 64'h0004555555555555;
defparam \U4|r[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \OV7670_DATA[1]~input (
	.i(OV7670_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[1]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[1]~input .bus_hold = "false";
defparam \OV7670_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X80_Y0_N48
dffeas \DUT1|red[1] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\OV7670_DATA[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|red [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|red[1] .is_wysiwyg = "true";
defparam \DUT1|red[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N36
cyclonev_lcell_comb \U3|data_out[9]~7 (
// Equation(s):
// \U3|data_out[9]~7_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout ) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & !\U3|rdaddress [16]) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[9]~7 .extended_lut = "off";
defparam \U3|data_out[9]~7 .lut_mask = 64'h0F0055330FFF5533;
defparam \U3|data_out[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N42
cyclonev_lcell_comb \U3|data_out[9]~8 (
// Equation(s):
// \U3|data_out[9]~8_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & !\U3|rdaddress [16]) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout ))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[9]~8 .extended_lut = "off";
defparam \U3|data_out[9]~8 .lut_mask = 64'h553355330F000FFF;
defparam \U3|data_out[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N0
cyclonev_lcell_comb \U3|data_out[9]~5 (
// Equation(s):
// \U3|data_out[9]~5_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( \U3|rdaddress [16] & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( \U3|rdaddress [16] & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( !\U3|rdaddress [16] & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( !\U3|rdaddress [16] & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.dataf(!\U3|rdaddress [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[9]~5 .extended_lut = "off";
defparam \U3|data_out[9]~5 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \U3|data_out[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N30
cyclonev_lcell_comb \U3|data_out[9]~6 (
// Equation(s):
// \U3|data_out[9]~6_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & !\U3|rdaddress [16]) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[9]~6 .extended_lut = "off";
defparam \U3|data_out[9]~6 .lut_mask = 64'h0F330F33550055FF;
defparam \U3|data_out[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N48
cyclonev_lcell_comb \video_data[9] (
// Equation(s):
// video_data[9] = LCELL(( \U3|data_out[9]~5_combout  & ( \U3|data_out[9]~6_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|data_out[9]~7_combout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|data_out[9]~8_combout 
// )))) ) ) ) # ( !\U3|data_out[9]~5_combout  & ( \U3|data_out[9]~6_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|data_out[9]~7_combout  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|data_out[9]~8_combout )))) ) ) ) # ( \U3|data_out[9]~5_combout  & ( !\U3|data_out[9]~6_combout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\U3|data_out[9]~7_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \U3|data_out[9]~8_combout )))) ) ) ) # ( 
// !\U3|data_out[9]~5_combout  & ( !\U3|data_out[9]~6_combout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  
// & (\U3|data_out[9]~7_combout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|data_out[9]~8_combout ))))) ) ) ))

	.dataa(!\U3|data_out[9]~7_combout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U3|data_out[9]~8_combout ),
	.datae(!\U3|data_out[9]~5_combout ),
	.dataf(!\U3|data_out[9]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[9] .extended_lut = "off";
defparam \video_data[9] .lut_mask = 64'h0407C4C73437F4F7;
defparam \video_data[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N30
cyclonev_lcell_comb \U4|r[1]~4 (
// Equation(s):
// \U4|r[1]~4_combout  = ( video_data[9] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( !video_data[9] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( video_data[9] & ( !\U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( 
// !video_data[9] & ( !\U4|r[1]~1_combout  & ( (\U4|r[0]~2_combout  & (!\overlay_inst|roi_border~3_combout  & (\U5|always1~2_combout  & \overlay_inst|roi_border~2_combout ))) ) ) )

	.dataa(!\U4|r[0]~2_combout ),
	.datab(!\overlay_inst|roi_border~3_combout ),
	.datac(!\U5|always1~2_combout ),
	.datad(!\overlay_inst|roi_border~2_combout ),
	.datae(!video_data[9]),
	.dataf(!\U4|r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[1]~4 .extended_lut = "off";
defparam \U4|r[1]~4 .lut_mask = 64'h0004555555555555;
defparam \U4|r[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N17
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \OV7670_DATA[2]~input (
	.i(OV7670_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[2]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[2]~input .bus_hold = "false";
defparam \OV7670_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X82_Y0_N105
dffeas \DUT1|red[2] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\OV7670_DATA[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|red[2] .is_wysiwyg = "true";
defparam \DUT1|red[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X52_Y13_N11
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X52_Y13_N32
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N48
cyclonev_lcell_comb \U3|data_out[10]~11 (
// Equation(s):
// \U3|data_out[10]~11_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0]) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout )))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0])) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout 
// )))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout  & 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[10]~11 .extended_lut = "off";
defparam \U3|data_out[10]~11 .lut_mask = 64'h03440377CF44CF77;
defparam \U3|data_out[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N12
cyclonev_lcell_comb \U3|data_out[10]~10 (
// Equation(s):
// \U3|data_out[10]~10_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout 
// ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[10]~10 .extended_lut = "off";
defparam \U3|data_out[10]~10 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \U3|data_out[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N0
cyclonev_lcell_comb \U3|data_out[10]~12 (
// Equation(s):
// \U3|data_out[10]~12_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout  ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout  ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout  ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout  ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[10]~12 .extended_lut = "off";
defparam \U3|data_out[10]~12 .lut_mask = 64'h333300FF0F0F5555;
defparam \U3|data_out[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N6
cyclonev_lcell_comb \U3|data_out[10]~13 (
// Equation(s):
// \U3|data_out[10]~13_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout )))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout ))))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[10]~13 .extended_lut = "off";
defparam \U3|data_out[10]~13 .lut_mask = 64'h4700473347CC47FF;
defparam \U3|data_out[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N24
cyclonev_lcell_comb \video_data[10] (
// Equation(s):
// video_data[10] = LCELL(( \U3|data_out[10]~12_combout  & ( \U3|data_out[10]~13_combout  & ( ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[10]~10_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[10]~11_combout ))) # (\U3|rdaddress [16]) ) ) ) # ( !\U3|data_out[10]~12_combout  & ( \U3|data_out[10]~13_combout  & ( (!\U3|rdaddress [16] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[10]~10_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[10]~11_combout )))) # 
// (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) ) # ( \U3|data_out[10]~12_combout  & ( !\U3|data_out[10]~13_combout  & ( (!\U3|rdaddress [16] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[10]~10_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[10]~11_combout )))) # 
// (\U3|rdaddress [16] & (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) ) # ( !\U3|data_out[10]~12_combout  & ( !\U3|data_out[10]~13_combout  & ( (!\U3|rdaddress [16] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[10]~10_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[10]~11_combout )))) ) ) ))

	.dataa(!\U3|rdaddress [16]),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\U3|data_out[10]~11_combout ),
	.datad(!\U3|data_out[10]~10_combout ),
	.datae(!\U3|data_out[10]~12_combout ),
	.dataf(!\U3|data_out[10]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[10] .extended_lut = "off";
defparam \video_data[10] .lut_mask = 64'h028A46CE139B57DF;
defparam \video_data[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N6
cyclonev_lcell_comb \U4|r[2]~5 (
// Equation(s):
// \U4|r[2]~5_combout  = ( video_data[10] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( !video_data[10] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( video_data[10] & ( !\U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( 
// !video_data[10] & ( !\U4|r[1]~1_combout  & ( (\U4|r[0]~2_combout  & (!\overlay_inst|roi_border~3_combout  & (\U5|always1~2_combout  & \overlay_inst|roi_border~2_combout ))) ) ) )

	.dataa(!\U4|r[0]~2_combout ),
	.datab(!\overlay_inst|roi_border~3_combout ),
	.datac(!\U5|always1~2_combout ),
	.datad(!\overlay_inst|roi_border~2_combout ),
	.datae(!video_data[10]),
	.dataf(!\U4|r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[2]~5 .extended_lut = "off";
defparam \U4|r[2]~5 .lut_mask = 64'h0004555555555555;
defparam \U4|r[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \OV7670_DATA[3]~input (
	.i(OV7670_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[3]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[3]~input .bus_hold = "false";
defparam \OV7670_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X82_Y0_N88
dffeas \DUT1|red[3] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\OV7670_DATA[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|red[3] .is_wysiwyg = "true";
defparam \DUT1|red[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N33
cyclonev_lcell_comb \U3|data_out[11]~16 (
// Equation(s):
// \U3|data_out[11]~16_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [2] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout )))) # (\U3|rdaddress [16]) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( (!\U3|rdaddress [16] & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout ))))) # (\U3|rdaddress [16] & (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( (!\U3|rdaddress [16] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [2] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout ))))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( (!\U3|rdaddress [16] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [2] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout ))))) ) ) )

	.dataa(!\U3|rdaddress [16]),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[11]~16 .extended_lut = "off";
defparam \U3|data_out[11]~16 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \U3|data_out[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N12
cyclonev_lcell_comb \U3|data_out[11]~18 (
// Equation(s):
// \U3|data_out[11]~18_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( \U3|rdaddress [16] & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( \U3|rdaddress [16] & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( !\U3|rdaddress [16] & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout )) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( !\U3|rdaddress [16] & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.dataf(!\U3|rdaddress [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[11]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[11]~18 .extended_lut = "off";
defparam \U3|data_out[11]~18 .lut_mask = 64'h0F550F550033FF33;
defparam \U3|data_out[11]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N6
cyclonev_lcell_comb \U3|data_out[11]~15 (
// Equation(s):
// \U3|data_out[11]~15_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( \U3|rdaddress [16] & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout )) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( \U3|rdaddress [16] & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout )) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( !\U3|rdaddress [16] & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( !\U3|rdaddress [16] & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.dataf(!\U3|rdaddress [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[11]~15 .extended_lut = "off";
defparam \U3|data_out[11]~15 .lut_mask = 64'h330033FF0F550F55;
defparam \U3|data_out[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N0
cyclonev_lcell_comb \U3|data_out[11]~17 (
// Equation(s):
// \U3|data_out[11]~17_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\U3|rdaddress [16] & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout )))) # (\U3|rdaddress [16] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\U3|rdaddress [16] & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout )))) # (\U3|rdaddress [16] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\U3|rdaddress [16] & 
// (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) # (\U3|rdaddress [16] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\U3|rdaddress [16] & 
// (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) # (\U3|rdaddress [16] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\U3|rdaddress [16]),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[11]~17 .extended_lut = "off";
defparam \U3|data_out[11]~17 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \U3|data_out[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N6
cyclonev_lcell_comb \video_data[11] (
// Equation(s):
// video_data[11] = LCELL(( \U3|data_out[11]~17_combout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\U3|data_out[11]~16_combout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[11]~18_combout ))) ) ) ) # ( !\U3|data_out[11]~17_combout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|data_out[11]~16_combout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[11]~18_combout ))) ) ) ) # ( \U3|data_out[11]~17_combout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|data_out[11]~15_combout ) ) ) ) # ( 
// !\U3|data_out[11]~17_combout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (\U3|data_out[11]~15_combout  & 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ))

	.dataa(!\U3|data_out[11]~16_combout ),
	.datab(!\U3|data_out[11]~18_combout ),
	.datac(!\U3|data_out[11]~15_combout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|data_out[11]~17_combout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[11] .extended_lut = "off";
defparam \video_data[11] .lut_mask = 64'h0F000FFF55335533;
defparam \video_data[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N9
cyclonev_lcell_comb \U4|r[3]~6 (
// Equation(s):
// \U4|r[3]~6_combout  = ( video_data[11] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( !video_data[11] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( video_data[11] & ( !\U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( 
// !video_data[11] & ( !\U4|r[1]~1_combout  & ( (\U4|r[0]~2_combout  & (!\overlay_inst|roi_border~3_combout  & (\overlay_inst|roi_border~2_combout  & \U5|always1~2_combout ))) ) ) )

	.dataa(!\U4|r[0]~2_combout ),
	.datab(!\overlay_inst|roi_border~3_combout ),
	.datac(!\overlay_inst|roi_border~2_combout ),
	.datad(!\U5|always1~2_combout ),
	.datae(!video_data[11]),
	.dataf(!\U4|r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|r[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|r[3]~6 .extended_lut = "off";
defparam \U4|r[3]~6 .lut_mask = 64'h0004555555555555;
defparam \U4|r[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \OV7670_DATA[4]~input (
	.i(OV7670_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[4]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[4]~input .bus_hold = "false";
defparam \OV7670_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X80_Y0_N65
dffeas \DUT1|green[0] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\OV7670_DATA[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|green[0] .is_wysiwyg = "true";
defparam \DUT1|green[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N6
cyclonev_lcell_comb \U3|data_out[4]~23 (
// Equation(s):
// \U3|data_out[4]~23_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout )) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[4]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[4]~23 .extended_lut = "off";
defparam \U3|data_out[4]~23 .lut_mask = 64'h0055FF550F330F33;
defparam \U3|data_out[4]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N24
cyclonev_lcell_comb \U3|data_out[4]~22 (
// Equation(s):
// \U3|data_out[4]~22_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[4]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[4]~22 .extended_lut = "off";
defparam \U3|data_out[4]~22 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \U3|data_out[4]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N30
cyclonev_lcell_comb \U3|data_out[4]~20 (
// Equation(s):
// \U3|data_out[4]~20_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[4]~20 .extended_lut = "off";
defparam \U3|data_out[4]~20 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \U3|data_out[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N0
cyclonev_lcell_comb \U3|data_out[4]~21 (
// Equation(s):
// \U3|data_out[4]~21_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[4]~21 .extended_lut = "off";
defparam \U3|data_out[4]~21 .lut_mask = 64'h0F550F550033FF33;
defparam \U3|data_out[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N42
cyclonev_lcell_comb \video_data[4] (
// Equation(s):
// video_data[4] = LCELL(( \U3|rdaddress [16] & ( \U3|data_out[4]~21_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\U3|data_out[4]~22_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\U3|data_out[4]~23_combout )) ) ) ) # ( !\U3|rdaddress [16] & ( \U3|data_out[4]~21_combout  & ( (\U3|data_out[4]~20_combout ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( \U3|rdaddress [16] & ( !\U3|data_out[4]~21_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  
// & ((\U3|data_out[4]~22_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\U3|data_out[4]~23_combout )) ) ) ) # ( !\U3|rdaddress [16] & ( !\U3|data_out[4]~21_combout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & \U3|data_out[4]~20_combout ) ) ) ))

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\U3|data_out[4]~23_combout ),
	.datac(!\U3|data_out[4]~22_combout ),
	.datad(!\U3|data_out[4]~20_combout ),
	.datae(!\U3|rdaddress [16]),
	.dataf(!\U3|data_out[4]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[4] .extended_lut = "off";
defparam \video_data[4] .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \video_data[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N15
cyclonev_lcell_comb \U4|g[0]~0 (
// Equation(s):
// \U4|g[0]~0_combout  = ( video_data[4] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( !video_data[4] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( video_data[4] & ( !\U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( 
// !video_data[4] & ( !\U4|r[1]~1_combout  & ( (\U4|r[0]~2_combout  & (!\overlay_inst|roi_border~3_combout  & (\overlay_inst|roi_border~2_combout  & \U5|always1~2_combout ))) ) ) )

	.dataa(!\U4|r[0]~2_combout ),
	.datab(!\overlay_inst|roi_border~3_combout ),
	.datac(!\overlay_inst|roi_border~2_combout ),
	.datad(!\U5|always1~2_combout ),
	.datae(!video_data[4]),
	.dataf(!\U4|r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|g[0]~0 .extended_lut = "off";
defparam \U4|g[0]~0 .lut_mask = 64'h0004555555555555;
defparam \U4|g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \OV7670_DATA[5]~input (
	.i(OV7670_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[5]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[5]~input .bus_hold = "false";
defparam \OV7670_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X76_Y0_N48
dffeas \DUT1|green[1] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\OV7670_DATA[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|green[1] .is_wysiwyg = "true";
defparam \DUT1|green[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N18
cyclonev_lcell_comb \U3|data_out[5]~28 (
// Equation(s):
// \U3|data_out[5]~28_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout  ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout  ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\U3|rdaddress [16] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout  ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\U3|rdaddress [16] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout  ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\U3|rdaddress [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[5]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[5]~28 .extended_lut = "off";
defparam \U3|data_out[5]~28 .lut_mask = 64'h0F0F00FF55553333;
defparam \U3|data_out[5]~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N30
cyclonev_lcell_comb \U3|data_out[5]~25 (
// Equation(s):
// \U3|data_out[5]~25_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout )) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & \U3|rdaddress [16]) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[5]~25 .extended_lut = "off";
defparam \U3|data_out[5]~25 .lut_mask = 64'h000FFF0F33553355;
defparam \U3|data_out[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y1_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N42
cyclonev_lcell_comb \U3|data_out[5]~27 (
// Equation(s):
// \U3|data_out[5]~27_combout  = ( \U3|rdaddress [16] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout )) ) ) ) # ( !\U3|rdaddress [16] & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout ) ) ) ) # ( \U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout )) ) ) ) # ( !\U3|rdaddress [16] & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datae(!\U3|rdaddress [16]),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[5]~27 .extended_lut = "off";
defparam \U3|data_out[5]~27 .lut_mask = 64'h303005F53F3F05F5;
defparam \U3|data_out[5]~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N6
cyclonev_lcell_comb \U3|data_out[5]~26 (
// Equation(s):
// \U3|data_out[5]~26_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & !\U3|rdaddress [16]) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))) # (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[5]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[5]~26 .extended_lut = "off";
defparam \U3|data_out[5]~26 .lut_mask = 64'h335533550F000FFF;
defparam \U3|data_out[5]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N24
cyclonev_lcell_comb \video_data[5] (
// Equation(s):
// video_data[5] = LCELL(( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|data_out[5]~26_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\U3|data_out[5]~27_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|data_out[5]~28_combout )) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|data_out[5]~26_combout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\U3|data_out[5]~25_combout 
// ) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\U3|data_out[5]~26_combout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\U3|data_out[5]~27_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|data_out[5]~28_combout )) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\U3|data_out[5]~26_combout  & ( (\U3|data_out[5]~25_combout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q 
// ) ) ) ))

	.dataa(!\U3|data_out[5]~28_combout ),
	.datab(!\U3|data_out[5]~25_combout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datad(!\U3|data_out[5]~27_combout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U3|data_out[5]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[5] .extended_lut = "off";
defparam \video_data[5] .lut_mask = 64'h303005F53F3F05F5;
defparam \video_data[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N51
cyclonev_lcell_comb \U4|g[1]~1 (
// Equation(s):
// \U4|g[1]~1_combout  = ( video_data[5] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( !video_data[5] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( video_data[5] & ( !\U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( 
// !video_data[5] & ( !\U4|r[1]~1_combout  & ( (\U4|r[0]~2_combout  & (!\overlay_inst|roi_border~3_combout  & (\overlay_inst|roi_border~2_combout  & \U5|always1~2_combout ))) ) ) )

	.dataa(!\U4|r[0]~2_combout ),
	.datab(!\overlay_inst|roi_border~3_combout ),
	.datac(!\overlay_inst|roi_border~2_combout ),
	.datad(!\U5|always1~2_combout ),
	.datae(!video_data[5]),
	.dataf(!\U4|r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|g[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|g[1]~1 .extended_lut = "off";
defparam \U4|g[1]~1 .lut_mask = 64'h0004555555555555;
defparam \U4|g[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \OV7670_DATA[6]~input (
	.i(OV7670_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[6]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[6]~input .bus_hold = "false";
defparam \OV7670_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X76_Y0_N65
dffeas \DUT1|green[2] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\OV7670_DATA[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|green[2] .is_wysiwyg = "true";
defparam \DUT1|green[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N30
cyclonev_lcell_comb \U3|data_out[6]~30 (
// Equation(s):
// \U3|data_out[6]~30_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout )) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[6]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[6]~30 .extended_lut = "off";
defparam \U3|data_out[6]~30 .lut_mask = 64'h33550F0033550FFF;
defparam \U3|data_out[6]~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N48
cyclonev_lcell_comb \U3|data_out[6]~33 (
// Equation(s):
// \U3|data_out[6]~33_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[6]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[6]~33 .extended_lut = "off";
defparam \U3|data_out[6]~33 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \U3|data_out[6]~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N12
cyclonev_lcell_comb \U3|data_out[6]~32 (
// Equation(s):
// \U3|data_out[6]~32_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout )) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[6]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[6]~32 .extended_lut = "off";
defparam \U3|data_out[6]~32 .lut_mask = 64'h0505F5F503F303F3;
defparam \U3|data_out[6]~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N6
cyclonev_lcell_comb \U3|data_out[6]~31 (
// Equation(s):
// \U3|data_out[6]~31_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout )))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[6]~31 .extended_lut = "off";
defparam \U3|data_out[6]~31 .lut_mask = 64'h0C440C773F443F77;
defparam \U3|data_out[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N54
cyclonev_lcell_comb \video_data[6] (
// Equation(s):
// video_data[6] = LCELL(( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|data_out[6]~31_combout  & ( (!\U3|rdaddress [16]) # (\U3|data_out[6]~33_combout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|data_out[6]~31_combout  & ( (!\U3|rdaddress [16] & (\U3|data_out[6]~30_combout )) # (\U3|rdaddress [16] & ((\U3|data_out[6]~32_combout ))) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\U3|data_out[6]~31_combout  & ( (\U3|rdaddress [16] & \U3|data_out[6]~33_combout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\U3|data_out[6]~31_combout  & ( (!\U3|rdaddress [16] & (\U3|data_out[6]~30_combout )) # (\U3|rdaddress [16] & ((\U3|data_out[6]~32_combout ))) ) ) ))

	.dataa(!\U3|rdaddress [16]),
	.datab(!\U3|data_out[6]~30_combout ),
	.datac(!\U3|data_out[6]~33_combout ),
	.datad(!\U3|data_out[6]~32_combout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\U3|data_out[6]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[6] .extended_lut = "off";
defparam \video_data[6] .lut_mask = 64'h227705052277AFAF;
defparam \video_data[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N48
cyclonev_lcell_comb \U4|g[2]~2 (
// Equation(s):
// \U4|g[2]~2_combout  = ( video_data[6] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( !video_data[6] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( video_data[6] & ( !\U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( 
// !video_data[6] & ( !\U4|r[1]~1_combout  & ( (\U4|r[0]~2_combout  & (!\overlay_inst|roi_border~3_combout  & (\U5|always1~2_combout  & \overlay_inst|roi_border~2_combout ))) ) ) )

	.dataa(!\U4|r[0]~2_combout ),
	.datab(!\overlay_inst|roi_border~3_combout ),
	.datac(!\U5|always1~2_combout ),
	.datad(!\overlay_inst|roi_border~2_combout ),
	.datae(!video_data[6]),
	.dataf(!\U4|r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|g[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|g[2]~2 .extended_lut = "off";
defparam \U4|g[2]~2 .lut_mask = 64'h0004555555555555;
defparam \U4|g[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \OV7670_DATA[7]~input (
	.i(OV7670_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_DATA[7]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[7]~input .bus_hold = "false";
defparam \OV7670_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X78_Y0_N65
dffeas \DUT1|green[3] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\OV7670_DATA[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|green[3] .is_wysiwyg = "true";
defparam \DUT1|green[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N36
cyclonev_lcell_comb \U3|data_out[7]~35 (
// Equation(s):
// \U3|data_out[7]~35_combout  = ( \U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout  ) ) ) # ( 
// !\U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout  ) ) ) # ( \U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout  ) ) ) # ( !\U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout  ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datae(!\U3|rdaddress [16]),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[7]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[7]~35 .extended_lut = "off";
defparam \U3|data_out[7]~35 .lut_mask = 64'h00FF55550F0F3333;
defparam \U3|data_out[7]~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N30
cyclonev_lcell_comb \U3|data_out[7]~38 (
// Equation(s):
// \U3|data_out[7]~38_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # ((!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout )))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((!\U3|rdaddress [16])))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))))) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\U3|rdaddress [16])))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[7]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[7]~38 .extended_lut = "off";
defparam \U3|data_out[7]~38 .lut_mask = 64'h050305F3F503F5F3;
defparam \U3|data_out[7]~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N18
cyclonev_lcell_comb \U3|data_out[7]~37 (
// Equation(s):
// \U3|data_out[7]~37_combout  = ( \U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout  ) ) ) # ( 
// !\U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout  ) ) ) # ( \U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout  ) ) ) # ( !\U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout  ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datae(!\U3|rdaddress [16]),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[7]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[7]~37 .extended_lut = "off";
defparam \U3|data_out[7]~37 .lut_mask = 64'h55550F0F00FF3333;
defparam \U3|data_out[7]~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N45
cyclonev_lcell_comb \U3|data_out[7]~36 (
// Equation(s):
// \U3|data_out[7]~36_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout ))) # (\U3|rdaddress [16]) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( (!\U3|rdaddress [16] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))) # (\U3|rdaddress [16] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( (!\U3|rdaddress [16] & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))) # (\U3|rdaddress [16] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( (!\U3|rdaddress [16] & 
// ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datab(!\U3|rdaddress [16]),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[7]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[7]~36 .extended_lut = "off";
defparam \U3|data_out[7]~36 .lut_mask = 64'h0C443F440C773F77;
defparam \U3|data_out[7]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N24
cyclonev_lcell_comb \video_data[7] (
// Equation(s):
// video_data[7] = LCELL(( \U3|data_out[7]~36_combout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\U3|data_out[7]~38_combout ) ) ) ) # ( !\U3|data_out[7]~36_combout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (\U3|data_out[7]~38_combout  & 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( \U3|data_out[7]~36_combout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|data_out[7]~35_combout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[7]~37_combout 
// ))) ) ) ) # ( !\U3|data_out[7]~36_combout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\U3|data_out[7]~35_combout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[7]~37_combout ))) ) ) ))

	.dataa(!\U3|data_out[7]~35_combout ),
	.datab(!\U3|data_out[7]~38_combout ),
	.datac(!\U3|data_out[7]~37_combout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|data_out[7]~36_combout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[7] .extended_lut = "off";
defparam \video_data[7] .lut_mask = 64'h550F550F0033FF33;
defparam \video_data[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N54
cyclonev_lcell_comb \U4|g[3]~3 (
// Equation(s):
// \U4|g[3]~3_combout  = ( video_data[7] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( !video_data[7] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( video_data[7] & ( !\U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( 
// !video_data[7] & ( !\U4|r[1]~1_combout  & ( (\U4|r[0]~2_combout  & (!\overlay_inst|roi_border~3_combout  & (\U5|always1~2_combout  & \overlay_inst|roi_border~2_combout ))) ) ) )

	.dataa(!\U4|r[0]~2_combout ),
	.datab(!\overlay_inst|roi_border~3_combout ),
	.datac(!\U5|always1~2_combout ),
	.datad(!\overlay_inst|roi_border~2_combout ),
	.datae(!video_data[7]),
	.dataf(!\U4|r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|g[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|g[3]~3 .extended_lut = "off";
defparam \U4|g[3]~3 .lut_mask = 64'h0004555555555555;
defparam \U4|g[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N33
cyclonev_lcell_comb \DUT1|blue[0]~feeder (
// Equation(s):
// \DUT1|blue[0]~feeder_combout  = ( \OV7670_DATA[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|blue[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|blue[0]~feeder .extended_lut = "off";
defparam \DUT1|blue[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|blue[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N35
dffeas \DUT1|blue[0] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|blue[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|blue[0] .is_wysiwyg = "true";
defparam \DUT1|blue[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N14
dffeas \U3|rdaddress[10]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\U3|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[10]~DUPLICATE .is_wysiwyg = "true";
defparam \U3|rdaddress[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress[10]~DUPLICATE_q ,\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N24
cyclonev_lcell_comb \U3|data_out[0]~41 (
// Equation(s):
// \U3|data_out[0]~41_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout )) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout ) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[0]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[0]~41 .extended_lut = "off";
defparam \U3|data_out[0]~41 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \U3|data_out[0]~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N0
cyclonev_lcell_comb \U3|data_out[0]~43 (
// Equation(s):
// \U3|data_out[0]~43_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout )) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[0]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[0]~43 .extended_lut = "off";
defparam \U3|data_out[0]~43 .lut_mask = 64'h0F000FFF33553355;
defparam \U3|data_out[0]~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N0
cyclonev_lcell_comb \U3|data_out[0]~42 (
// Equation(s):
// \U3|data_out[0]~42_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout )))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout )))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[0]~42 .extended_lut = "off";
defparam \U3|data_out[0]~42 .lut_mask = 64'h02468ACE13579BDF;
defparam \U3|data_out[0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N18
cyclonev_lcell_comb \U3|data_out[0]~40 (
// Equation(s):
// \U3|data_out[0]~40_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[0]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[0]~40 .extended_lut = "off";
defparam \U3|data_out[0]~40 .lut_mask = 64'h335533550F000FFF;
defparam \U3|data_out[0]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N36
cyclonev_lcell_comb \video_data[0] (
// Equation(s):
// video_data[0] = LCELL(( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|data_out[0]~40_combout  & ( (!\U3|rdaddress [16] & (\U3|data_out[0]~41_combout )) # (\U3|rdaddress [16] & 
// ((\U3|data_out[0]~43_combout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|data_out[0]~40_combout  & ( (!\U3|rdaddress [16]) # (\U3|data_out[0]~42_combout ) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\U3|data_out[0]~40_combout  & ( (!\U3|rdaddress [16] & (\U3|data_out[0]~41_combout )) # (\U3|rdaddress [16] & ((\U3|data_out[0]~43_combout ))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\U3|data_out[0]~40_combout  & ( (\U3|data_out[0]~42_combout  & \U3|rdaddress [16]) ) ) ))

	.dataa(!\U3|data_out[0]~41_combout ),
	.datab(!\U3|data_out[0]~43_combout ),
	.datac(!\U3|data_out[0]~42_combout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\U3|data_out[0]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[0] .extended_lut = "off";
defparam \video_data[0] .lut_mask = 64'h000F5533FF0F5533;
defparam \video_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N12
cyclonev_lcell_comb \U4|b[0]~0 (
// Equation(s):
// \U4|b[0]~0_combout  = ( video_data[0] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( !video_data[0] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( video_data[0] & ( !\U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( 
// !video_data[0] & ( !\U4|r[1]~1_combout  & ( (\U4|r[0]~2_combout  & (!\overlay_inst|roi_border~3_combout  & (\U5|always1~2_combout  & \overlay_inst|roi_border~2_combout ))) ) ) )

	.dataa(!\U4|r[0]~2_combout ),
	.datab(!\overlay_inst|roi_border~3_combout ),
	.datac(!\U5|always1~2_combout ),
	.datad(!\overlay_inst|roi_border~2_combout ),
	.datae(!video_data[0]),
	.dataf(!\U4|r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|b[0]~0 .extended_lut = "off";
defparam \U4|b[0]~0 .lut_mask = 64'h0004555555555555;
defparam \U4|b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N9
cyclonev_lcell_comb \DUT1|blue[1]~feeder (
// Equation(s):
// \DUT1|blue[1]~feeder_combout  = ( \OV7670_DATA[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|blue[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|blue[1]~feeder .extended_lut = "off";
defparam \DUT1|blue[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|blue[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N11
dffeas \DUT1|blue[1] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|blue[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|blue[1] .is_wysiwyg = "true";
defparam \DUT1|blue[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N36
cyclonev_lcell_comb \U3|data_out[1]~48 (
// Equation(s):
// \U3|data_out[1]~48_combout  = ( \U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout ) ) ) ) # ( !\U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout ))) ) ) ) # ( \U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( !\U3|rdaddress [16] & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datae(!\U3|rdaddress [16]),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[1]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[1]~48 .extended_lut = "off";
defparam \U3|data_out[1]~48 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \U3|data_out[1]~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N3
cyclonev_lcell_comb \U3|data_out[1]~45 (
// Equation(s):
// \U3|data_out[1]~45_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( (!\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( (!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & \U3|rdaddress [16]) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[1]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[1]~45 .extended_lut = "off";
defparam \U3|data_out[1]~45 .lut_mask = 64'h550F0033550FFF33;
defparam \U3|data_out[1]~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N3
cyclonev_lcell_comb \U3|data_out[1]~46 (
// Equation(s):
// \U3|data_out[1]~46_combout  = ( \U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout  ) ) ) # ( 
// !\U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout  ) ) ) # ( \U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout  ) ) ) # ( !\U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout  ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datae(!\U3|rdaddress [16]),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[1]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[1]~46 .extended_lut = "off";
defparam \U3|data_out[1]~46 .lut_mask = 64'h0F0F555500FF3333;
defparam \U3|data_out[1]~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N0
cyclonev_lcell_comb \U3|data_out[1]~47 (
// Equation(s):
// \U3|data_out[1]~47_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # ((!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout )))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\U3|rdaddress [16])))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout ))))) ) ) ) # ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((!\U3|rdaddress [16])))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout ))))) ) ) ) # ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout ))))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\U3|rdaddress [16]),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[1]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[1]~47 .extended_lut = "off";
defparam \U3|data_out[1]~47 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \U3|data_out[1]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N12
cyclonev_lcell_comb \video_data[1] (
// Equation(s):
// video_data[1] = LCELL(( \U3|data_out[1]~47_combout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\U3|data_out[1]~46_combout ))) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|data_out[1]~48_combout )) ) ) ) # ( !\U3|data_out[1]~47_combout  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[1]~46_combout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|data_out[1]~48_combout )) ) ) ) # ( \U3|data_out[1]~47_combout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|data_out[1]~45_combout ) ) ) ) # ( 
// !\U3|data_out[1]~47_combout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (\U3|data_out[1]~45_combout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q 
// ) ) ) ))

	.dataa(!\U3|data_out[1]~48_combout ),
	.datab(!\U3|data_out[1]~45_combout ),
	.datac(!\U3|data_out[1]~46_combout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U3|data_out[1]~47_combout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[1] .extended_lut = "off";
defparam \video_data[1] .lut_mask = 64'h330033FF0F550F55;
defparam \video_data[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N57
cyclonev_lcell_comb \U4|b[1]~1 (
// Equation(s):
// \U4|b[1]~1_combout  = ( video_data[1] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( !video_data[1] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( video_data[1] & ( !\U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( 
// !video_data[1] & ( !\U4|r[1]~1_combout  & ( (\U4|r[0]~2_combout  & (!\overlay_inst|roi_border~3_combout  & (\overlay_inst|roi_border~2_combout  & \U5|always1~2_combout ))) ) ) )

	.dataa(!\U4|r[0]~2_combout ),
	.datab(!\overlay_inst|roi_border~3_combout ),
	.datac(!\overlay_inst|roi_border~2_combout ),
	.datad(!\U5|always1~2_combout ),
	.datae(!video_data[1]),
	.dataf(!\U4|r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|b[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|b[1]~1 .extended_lut = "off";
defparam \U4|b[1]~1 .lut_mask = 64'h0004555555555555;
defparam \U4|b[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N12
cyclonev_lcell_comb \DUT1|blue[2]~feeder (
// Equation(s):
// \DUT1|blue[2]~feeder_combout  = ( \OV7670_DATA[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|blue[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|blue[2]~feeder .extended_lut = "off";
defparam \DUT1|blue[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|blue[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N14
dffeas \DUT1|blue[2] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|blue[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|blue[2] .is_wysiwyg = "true";
defparam \DUT1|blue[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N36
cyclonev_lcell_comb \U3|data_out[2]~51 (
// Equation(s):
// \U3|data_out[2]~51_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout  ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout  ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout  ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout  ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datad(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[2]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[2]~51 .extended_lut = "off";
defparam \U3|data_out[2]~51 .lut_mask = 64'h0F0F00FF55553333;
defparam \U3|data_out[2]~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N0
cyclonev_lcell_comb \U3|data_out[2]~50 (
// Equation(s):
// \U3|data_out[2]~50_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[2]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[2]~50 .extended_lut = "off";
defparam \U3|data_out[2]~50 .lut_mask = 64'h330F330F550055FF;
defparam \U3|data_out[2]~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N42
cyclonev_lcell_comb \U3|data_out[2]~53 (
// Equation(s):
// \U3|data_out[2]~53_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout  ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout  ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout  ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout  ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[2]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[2]~53 .extended_lut = "off";
defparam \U3|data_out[2]~53 .lut_mask = 64'h0F0F00FF55553333;
defparam \U3|data_out[2]~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N36
cyclonev_lcell_comb \U3|data_out[2]~52 (
// Equation(s):
// \U3|data_out[2]~52_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout ) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout )) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout )) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datab(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[2]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[2]~52 .extended_lut = "off";
defparam \U3|data_out[2]~52 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \U3|data_out[2]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N18
cyclonev_lcell_comb \video_data[2] (
// Equation(s):
// video_data[2] = LCELL(( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|data_out[2]~52_combout  & ( (!\U3|rdaddress [16] & (\U3|data_out[2]~51_combout )) # (\U3|rdaddress [16] & 
// ((\U3|data_out[2]~53_combout ))) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|data_out[2]~52_combout  & ( (\U3|data_out[2]~50_combout ) # (\U3|rdaddress [16]) ) ) ) # ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\U3|data_out[2]~52_combout  & ( (!\U3|rdaddress [16] & (\U3|data_out[2]~51_combout )) # (\U3|rdaddress [16] & ((\U3|data_out[2]~53_combout ))) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\U3|data_out[2]~52_combout  & ( (!\U3|rdaddress [16] & \U3|data_out[2]~50_combout ) ) ) ))

	.dataa(!\U3|data_out[2]~51_combout ),
	.datab(!\U3|rdaddress [16]),
	.datac(!\U3|data_out[2]~50_combout ),
	.datad(!\U3|data_out[2]~53_combout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\U3|data_out[2]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[2] .extended_lut = "off";
defparam \video_data[2] .lut_mask = 64'h0C0C44773F3F4477;
defparam \video_data[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N0
cyclonev_lcell_comb \U4|b[2]~2 (
// Equation(s):
// \U4|b[2]~2_combout  = ( video_data[2] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( !video_data[2] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( video_data[2] & ( !\U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( 
// !video_data[2] & ( !\U4|r[1]~1_combout  & ( (\U4|r[0]~2_combout  & (!\overlay_inst|roi_border~3_combout  & (\U5|always1~2_combout  & \overlay_inst|roi_border~2_combout ))) ) ) )

	.dataa(!\U4|r[0]~2_combout ),
	.datab(!\overlay_inst|roi_border~3_combout ),
	.datac(!\U5|always1~2_combout ),
	.datad(!\overlay_inst|roi_border~2_combout ),
	.datae(!video_data[2]),
	.dataf(!\U4|r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|b[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|b[2]~2 .extended_lut = "off";
defparam \U4|b[2]~2 .lut_mask = 64'h0004555555555555;
defparam \U4|b[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N48
cyclonev_lcell_comb \DUT1|blue[3]~feeder (
// Equation(s):
// \DUT1|blue[3]~feeder_combout  = ( \OV7670_DATA[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\OV7670_DATA[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT1|blue[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT1|blue[3]~feeder .extended_lut = "off";
defparam \DUT1|blue[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUT1|blue[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N50
dffeas \DUT1|blue[3] (
	.clk(\OV7670_PCLK~inputCLKENA0_outclk ),
	.d(\DUT1|blue[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|blue[3] .is_wysiwyg = "true";
defparam \DUT1|blue[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N6
cyclonev_lcell_comb \U3|data_out[3]~55 (
// Equation(s):
// \U3|data_out[3]~55_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( (!\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( (!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( (\U3|rdaddress [16] & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout ) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\U3|rdaddress [16]),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[3]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[3]~55 .extended_lut = "off";
defparam \U3|data_out[3]~55 .lut_mask = 64'h447703034477CFCF;
defparam \U3|data_out[3]~55 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress[10]~DUPLICATE_q ,\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N18
cyclonev_lcell_comb \U3|data_out[3]~58 (
// Equation(s):
// \U3|data_out[3]~58_combout  = ( \U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( !\U3|rdaddress [16] & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout ))) ) ) ) # ( \U3|rdaddress [16] & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout ) ) ) ) # ( !\U3|rdaddress [16] & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datac(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datae(!\U3|rdaddress [16]),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[3]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[3]~58 .extended_lut = "off";
defparam \U3|data_out[3]~58 .lut_mask = 64'h272700AA272755FF;
defparam \U3|data_out[3]~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N42
cyclonev_lcell_comb \U3|data_out[3]~57 (
// Equation(s):
// \U3|data_out[3]~57_combout  = ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (\U3|rdaddress [16]) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout ) ) ) ) # ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout )) # (\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) ) ) ) # ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & !\U3|rdaddress [16]) ) ) ) # ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout )) # (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datab(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datad(!\U3|rdaddress [16]),
	.datae(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[3]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[3]~57 .extended_lut = "off";
defparam \U3|data_out[3]~57 .lut_mask = 64'h550F3300550F33FF;
defparam \U3|data_out[3]~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~inputCLKENA0_outclk ),
	.clk1(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N6
cyclonev_lcell_comb \U3|data_out[3]~56 (
// Equation(s):
// \U3|data_out[3]~56_combout  = ( \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( (!\U3|rdaddress [16] & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) # (\U3|rdaddress [16] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout )))) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) # (\U3|rdaddress [16] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout )))) ) ) ) # ( 
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( (!\U3|rdaddress [16] & 
// (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) # (\U3|rdaddress [16] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) # (\U3|rdaddress [16] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datab(!\U3|rdaddress [16]),
	.datac(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out[3]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out[3]~56 .extended_lut = "off";
defparam \U3|data_out[3]~56 .lut_mask = 64'h0344CF440377CF77;
defparam \U3|data_out[3]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N24
cyclonev_lcell_comb \video_data[3] (
// Equation(s):
// video_data[3] = LCELL(( \U3|data_out[3]~56_combout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\U3|data_out[3]~58_combout ) ) ) ) # ( !\U3|data_out[3]~56_combout  & ( \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \U3|data_out[3]~58_combout ) ) ) ) # ( \U3|data_out[3]~56_combout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|data_out[3]~55_combout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[3]~57_combout ))) ) ) ) # ( !\U3|data_out[3]~56_combout  & ( 
// !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\U3|data_out[3]~55_combout )) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\U3|data_out[3]~57_combout ))) ) ) ))

	.dataa(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\U3|data_out[3]~55_combout ),
	.datac(!\U3|data_out[3]~58_combout ),
	.datad(!\U3|data_out[3]~57_combout ),
	.datae(!\U3|data_out[3]~56_combout ),
	.dataf(!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(video_data[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \video_data[3] .extended_lut = "off";
defparam \video_data[3] .lut_mask = 64'h227722770505AFAF;
defparam \video_data[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N3
cyclonev_lcell_comb \U4|b[3]~3 (
// Equation(s):
// \U4|b[3]~3_combout  = ( video_data[3] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( !video_data[3] & ( \U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( video_data[3] & ( !\U4|r[1]~1_combout  & ( \U4|r[0]~2_combout  ) ) ) # ( 
// !video_data[3] & ( !\U4|r[1]~1_combout  & ( (\U4|r[0]~2_combout  & (!\overlay_inst|roi_border~3_combout  & (\overlay_inst|roi_border~2_combout  & \U5|always1~2_combout ))) ) ) )

	.dataa(!\U4|r[0]~2_combout ),
	.datab(!\overlay_inst|roi_border~3_combout ),
	.datac(!\overlay_inst|roi_border~2_combout ),
	.datad(!\U5|always1~2_combout ),
	.datae(!video_data[3]),
	.dataf(!\U4|r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|b[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|b[3]~3 .extended_lut = "off";
defparam \U4|b[3]~3 .lut_mask = 64'h0004555555555555;
defparam \U4|b[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N41
dffeas \u_display|current_state[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|current_state[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|current_state[0] .is_wysiwyg = "true";
defparam \u_display|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N39
cyclonev_lcell_comb \u_display|current_state[0]~0 (
// Equation(s):
// \u_display|current_state[0]~0_combout  = !\u_display|current_state [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_display|current_state [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|current_state[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|current_state[0]~0 .extended_lut = "off";
defparam \u_display|current_state[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u_display|current_state[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N40
dffeas \u_display|current_state[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|current_state[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|current_state[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|current_state[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|current_state[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N19
dffeas \u_display|count[2]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|count[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N45
cyclonev_lcell_comb \u_display|count~1 (
// Equation(s):
// \u_display|count~1_combout  = ( \u_display|count [1] & ( \u_display|count[2]~DUPLICATE_q  & ( !\u_display|count [0] ) ) ) # ( !\u_display|count [1] & ( \u_display|count[2]~DUPLICATE_q  & ( \u_display|count [0] ) ) ) # ( \u_display|count [1] & ( 
// !\u_display|count[2]~DUPLICATE_q  & ( (!\u_display|count [0] & !\u_display|count [3]) ) ) ) # ( !\u_display|count [1] & ( !\u_display|count[2]~DUPLICATE_q  & ( \u_display|count [0] ) ) )

	.dataa(!\u_display|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_display|count [3]),
	.datae(!\u_display|count [1]),
	.dataf(!\u_display|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|count~1 .extended_lut = "off";
defparam \u_display|count~1 .lut_mask = 64'h5555AA005555AAAA;
defparam \u_display|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N3
cyclonev_lcell_comb \u_display|Equal0~2 (
// Equation(s):
// \u_display|Equal0~2_combout  = ( !\u_display|current_state[0]~DUPLICATE_q  & ( \u_display|current_state [1] ) )

	.dataa(!\u_display|current_state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|current_state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|Equal0~2 .extended_lut = "off";
defparam \u_display|Equal0~2 .lut_mask = 64'h5555555500000000;
defparam \u_display|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N47
dffeas \u_display|count[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[1] .is_wysiwyg = "true";
defparam \u_display|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N37
dffeas \u_display|count[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N24
cyclonev_lcell_comb \u_display|count~3 (
// Equation(s):
// \u_display|count~3_combout  = ( \u_display|count [3] & ( \u_display|count[0]~DUPLICATE_q  & ( (!\u_display|count [2]) # (!\u_display|count [1]) ) ) ) # ( !\u_display|count [3] & ( \u_display|count[0]~DUPLICATE_q  & ( (\u_display|count [2] & 
// \u_display|count [1]) ) ) ) # ( \u_display|count [3] & ( !\u_display|count[0]~DUPLICATE_q  & ( (!\u_display|count [1]) # (\u_display|count [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_display|count [2]),
	.datad(!\u_display|count [1]),
	.datae(!\u_display|count [3]),
	.dataf(!\u_display|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|count~3 .extended_lut = "off";
defparam \u_display|count~3 .lut_mask = 64'h0000FF0F000FFFF0;
defparam \u_display|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N26
dffeas \u_display|count[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[3] .is_wysiwyg = "true";
defparam \u_display|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N36
cyclonev_lcell_comb \u_display|count~0 (
// Equation(s):
// \u_display|count~0_combout  = ( !\u_display|count [0] & ( \u_display|count[2]~DUPLICATE_q  ) ) # ( !\u_display|count [0] & ( !\u_display|count[2]~DUPLICATE_q  & ( (!\u_display|count [3]) # (!\u_display|count [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_display|count [3]),
	.datad(!\u_display|count [1]),
	.datae(!\u_display|count [0]),
	.dataf(!\u_display|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|count~0 .extended_lut = "off";
defparam \u_display|count~0 .lut_mask = 64'hFFF00000FFFF0000;
defparam \u_display|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N38
dffeas \u_display|count[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[0] .is_wysiwyg = "true";
defparam \u_display|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N18
cyclonev_lcell_comb \u_display|count[2]~2 (
// Equation(s):
// \u_display|count[2]~2_combout  = ( \u_display|count [2] & ( \u_display|current_state [1] & ( ((!\u_display|count [0]) # (!\u_display|count [1])) # (\u_display|current_state[0]~DUPLICATE_q ) ) ) ) # ( !\u_display|count [2] & ( \u_display|current_state [1] 
// & ( (!\u_display|current_state[0]~DUPLICATE_q  & (\u_display|count [0] & \u_display|count [1])) ) ) ) # ( \u_display|count [2] & ( !\u_display|current_state [1] ) )

	.dataa(gnd),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(!\u_display|count [0]),
	.datad(!\u_display|count [1]),
	.datae(!\u_display|count [2]),
	.dataf(!\u_display|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|count[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|count[2]~2 .extended_lut = "off";
defparam \u_display|count[2]~2 .lut_mask = 64'h0000FFFF000CFFF3;
defparam \u_display|count[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N20
dffeas \u_display|count[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|count[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[2] .is_wysiwyg = "true";
defparam \u_display|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N30
cyclonev_lcell_comb \u_display|Selector0~0 (
// Equation(s):
// \u_display|Selector0~0_combout  = ( !\u_display|current_state [1] & ( \u_display|count[0]~DUPLICATE_q  & ( \u_display|current_state[0]~DUPLICATE_q  ) ) ) # ( \u_display|current_state [1] & ( !\u_display|count[0]~DUPLICATE_q  & ( (!\u_display|count [2] & 
// (\u_display|count [1] & (\u_display|count [3] & !\u_display|current_state[0]~DUPLICATE_q ))) ) ) ) # ( !\u_display|current_state [1] & ( !\u_display|count[0]~DUPLICATE_q  & ( \u_display|current_state[0]~DUPLICATE_q  ) ) )

	.dataa(!\u_display|count [2]),
	.datab(!\u_display|count [1]),
	.datac(!\u_display|count [3]),
	.datad(!\u_display|current_state[0]~DUPLICATE_q ),
	.datae(!\u_display|current_state [1]),
	.dataf(!\u_display|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|Selector0~0 .extended_lut = "off";
defparam \u_display|Selector0~0 .lut_mask = 64'h00FF020000FF0000;
defparam \u_display|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N31
dffeas \u_display|current_state[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|current_state[1] .is_wysiwyg = "true";
defparam \u_display|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N54
cyclonev_lcell_comb \u_display|bcd0[2]~1 (
// Equation(s):
// \u_display|bcd0[2]~1_combout  = ( \u_display|bcd0 [2] & ( \u_display|bcd0 [0] & ( (\u_display|current_state [1] & \u_display|bcd0 [1]) ) ) ) # ( !\u_display|bcd0 [2] & ( \u_display|bcd0 [0] & ( (!\u_display|current_state [1] & (\u_display|bcd0 [3] & 
// ((\u_display|current_state [0])))) # (\u_display|current_state [1] & (((\u_display|bcd0 [1])))) ) ) ) # ( \u_display|bcd0 [2] & ( !\u_display|bcd0 [0] & ( (!\u_display|current_state [1] & (!\u_display|bcd0 [1] & \u_display|current_state [0])) # 
// (\u_display|current_state [1] & (\u_display|bcd0 [1])) ) ) ) # ( !\u_display|bcd0 [2] & ( !\u_display|bcd0 [0] & ( (\u_display|bcd0 [1] & (((\u_display|bcd0 [3] & \u_display|current_state [0])) # (\u_display|current_state [1]))) ) ) )

	.dataa(!\u_display|bcd0 [3]),
	.datab(!\u_display|current_state [1]),
	.datac(!\u_display|bcd0 [1]),
	.datad(!\u_display|current_state [0]),
	.datae(!\u_display|bcd0 [2]),
	.dataf(!\u_display|bcd0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd0[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd0[2]~1 .extended_lut = "off";
defparam \u_display|bcd0[2]~1 .lut_mask = 64'h030703C303470303;
defparam \u_display|bcd0[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N56
dffeas \u_display|bcd0[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd0[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[2] .is_wysiwyg = "true";
defparam \u_display|bcd0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N48
cyclonev_lcell_comb \u_display|bcd0[1]~0 (
// Equation(s):
// \u_display|bcd0[1]~0_combout  = ( \u_display|bcd0 [1] & ( \u_display|bcd0 [0] & ( (\u_display|current_state [0]) # (\u_display|current_state [1]) ) ) ) # ( !\u_display|bcd0 [1] & ( \u_display|bcd0 [0] & ( \u_display|current_state [1] ) ) ) # ( 
// \u_display|bcd0 [1] & ( !\u_display|bcd0 [0] & ( (!\u_display|bcd0 [3] & (!\u_display|bcd0 [2] & (!\u_display|current_state [1] & \u_display|current_state [0]))) ) ) ) # ( !\u_display|bcd0 [1] & ( !\u_display|bcd0 [0] & ( (\u_display|bcd0 [3] & 
// (!\u_display|current_state [1] & \u_display|current_state [0])) ) ) )

	.dataa(!\u_display|bcd0 [3]),
	.datab(!\u_display|bcd0 [2]),
	.datac(!\u_display|current_state [1]),
	.datad(!\u_display|current_state [0]),
	.datae(!\u_display|bcd0 [1]),
	.dataf(!\u_display|bcd0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd0[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd0[1]~0 .extended_lut = "off";
defparam \u_display|bcd0[1]~0 .lut_mask = 64'h005000800F0F0FFF;
defparam \u_display|bcd0[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N50
dffeas \u_display|bcd0[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd0[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[1] .is_wysiwyg = "true";
defparam \u_display|bcd0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N55
dffeas \u_display|bcd0[2]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd0[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|bcd0[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N36
cyclonev_lcell_comb \u_display|bcd0[3]~2 (
// Equation(s):
// \u_display|bcd0[3]~2_combout  = ( \u_display|bcd0 [3] & ( \u_display|bcd0 [0] & ( (!\u_display|current_state [1] & (!\u_display|bcd0[2]~DUPLICATE_q  & \u_display|current_state[0]~DUPLICATE_q )) # (\u_display|current_state [1] & 
// (\u_display|bcd0[2]~DUPLICATE_q )) ) ) ) # ( !\u_display|bcd0 [3] & ( \u_display|bcd0 [0] & ( (\u_display|bcd0[2]~DUPLICATE_q  & ((\u_display|current_state[0]~DUPLICATE_q ) # (\u_display|current_state [1]))) ) ) ) # ( \u_display|bcd0 [3] & ( 
// !\u_display|bcd0 [0] & ( (!\u_display|current_state [1] & (\u_display|current_state[0]~DUPLICATE_q  & ((!\u_display|bcd0 [1]) # (!\u_display|bcd0[2]~DUPLICATE_q )))) # (\u_display|current_state [1] & (((\u_display|bcd0[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\u_display|bcd0 [3] & ( !\u_display|bcd0 [0] & ( (\u_display|bcd0[2]~DUPLICATE_q  & (((\u_display|bcd0 [1] & \u_display|current_state[0]~DUPLICATE_q )) # (\u_display|current_state [1]))) ) ) )

	.dataa(!\u_display|bcd0 [1]),
	.datab(!\u_display|current_state [1]),
	.datac(!\u_display|bcd0[2]~DUPLICATE_q ),
	.datad(!\u_display|current_state[0]~DUPLICATE_q ),
	.datae(!\u_display|bcd0 [3]),
	.dataf(!\u_display|bcd0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd0[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd0[3]~2 .extended_lut = "off";
defparam \u_display|bcd0[3]~2 .lut_mask = 64'h030703CB030F03C3;
defparam \u_display|bcd0[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N37
dffeas \u_display|bcd0[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd0[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[3] .is_wysiwyg = "true";
defparam \u_display|bcd0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N57
cyclonev_lcell_comb \U5|always1~4 (
// Equation(s):
// \U5|always1~4_combout  = ( !\U5|x_count [3] & ( (!\U5|y_count [3] & (!\U5|y_count [2] & \U5|y_count [4])) ) )

	.dataa(!\U5|y_count [3]),
	.datab(gnd),
	.datac(!\U5|y_count [2]),
	.datad(!\U5|y_count [4]),
	.datae(gnd),
	.dataf(!\U5|x_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|always1~4 .extended_lut = "off";
defparam \U5|always1~4 .lut_mask = 64'h00A000A000000000;
defparam \U5|always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N24
cyclonev_lcell_comb \U5|always1~5 (
// Equation(s):
// \U5|always1~5_combout  = ( !\U5|x_count[5]~DUPLICATE_q  & ( \U5|always1~0_combout  & ( (!\U5|y_count [1] & (\U5|always1~4_combout  & (!\U5|y_count [0] & !\U5|x_count [4]))) ) ) )

	.dataa(!\U5|y_count [1]),
	.datab(!\U5|always1~4_combout ),
	.datac(!\U5|y_count [0]),
	.datad(!\U5|x_count [4]),
	.datae(!\U5|x_count[5]~DUPLICATE_q ),
	.dataf(!\U5|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|always1~5 .extended_lut = "off";
defparam \U5|always1~5 .lut_mask = 64'h0000000020000000;
defparam \U5|always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N33
cyclonev_lcell_comb \U5|always1~3 (
// Equation(s):
// \U5|always1~3_combout  = ( \U5|x_count[6]~DUPLICATE_q  & ( (\U5|always1~1_combout  & \U5|LessThan1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U5|always1~1_combout ),
	.datad(!\U5|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\U5|x_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|always1~3 .extended_lut = "off";
defparam \U5|always1~3 .lut_mask = 64'h00000000000F000F;
defparam \U5|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N54
cyclonev_lcell_comb \U5|always1~6 (
// Equation(s):
// \U5|always1~6_combout  = ( !\U4|LessThan4~0_combout  & ( \U5|always1~3_combout  & ( (\U4|VGA_BLANK_N~4_combout  & (\U5|always1~5_combout  & (\U4|VGA_BLANK_N~3_combout  & \U4|VGA_BLANK_N~2_combout ))) ) ) )

	.dataa(!\U4|VGA_BLANK_N~4_combout ),
	.datab(!\U5|always1~5_combout ),
	.datac(!\U4|VGA_BLANK_N~3_combout ),
	.datad(!\U4|VGA_BLANK_N~2_combout ),
	.datae(!\U4|LessThan4~0_combout ),
	.dataf(!\U5|always1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5|always1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5|always1~6 .extended_lut = "off";
defparam \U5|always1~6 .lut_mask = 64'h0000000000010000;
defparam \U5|always1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N7
dffeas \U5|center_pixel[11] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_pixel [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_pixel[11] .is_wysiwyg = "true";
defparam \U5|center_pixel[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y13_N25
dffeas \U5|center_pixel[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_pixel [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_pixel[10] .is_wysiwyg = "true";
defparam \U5|center_pixel[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N49
dffeas \U5|center_pixel[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_pixel [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_pixel[9] .is_wysiwyg = "true";
defparam \U5|center_pixel[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y11_N55
dffeas \U5|center_pixel[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(video_data[8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_pixel [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_pixel[8] .is_wysiwyg = "true";
defparam \U5|center_pixel[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N36
cyclonev_lcell_comb \u_display|temp_value~10 (
// Equation(s):
// \u_display|temp_value~10_combout  = ( \u_display|current_state [0] & ( (!\u_display|current_state [1] & \u_display|temp_value [0]) ) ) # ( !\u_display|current_state [0] & ( (\U5|center_pixel [8] & !\u_display|current_state [1]) ) )

	.dataa(gnd),
	.datab(!\U5|center_pixel [8]),
	.datac(!\u_display|current_state [1]),
	.datad(!\u_display|temp_value [0]),
	.datae(gnd),
	.dataf(!\u_display|current_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~10 .extended_lut = "off";
defparam \u_display|temp_value~10 .lut_mask = 64'h3030303000F000F0;
defparam \u_display|temp_value~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N38
dffeas \u_display|temp_value[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[0] .is_wysiwyg = "true";
defparam \u_display|temp_value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N42
cyclonev_lcell_comb \u_display|temp_value~9 (
// Equation(s):
// \u_display|temp_value~9_combout  = ( \u_display|current_state [0] & ( \u_display|temp_value [0] ) ) # ( !\u_display|current_state [0] & ( (!\u_display|current_state [1] & (\U5|center_pixel [9])) # (\u_display|current_state [1] & ((\u_display|temp_value 
// [0]))) ) )

	.dataa(!\u_display|current_state [1]),
	.datab(gnd),
	.datac(!\U5|center_pixel [9]),
	.datad(!\u_display|temp_value [0]),
	.datae(gnd),
	.dataf(!\u_display|current_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~9 .extended_lut = "off";
defparam \u_display|temp_value~9 .lut_mask = 64'h0A5F0A5F00FF00FF;
defparam \u_display|temp_value~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N6
cyclonev_lcell_comb \u_display|Equal0~1 (
// Equation(s):
// \u_display|Equal0~1_combout  = (!\u_display|current_state[0]~DUPLICATE_q ) # (\u_display|current_state [1])

	.dataa(!\u_display|current_state [1]),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|Equal0~1 .extended_lut = "off";
defparam \u_display|Equal0~1 .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \u_display|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N43
dffeas \u_display|temp_value[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[1] .is_wysiwyg = "true";
defparam \u_display|temp_value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N24
cyclonev_lcell_comb \u_display|temp_value~8 (
// Equation(s):
// \u_display|temp_value~8_combout  = ( \u_display|temp_value [1] & ( ((\U5|center_pixel [10]) # (\u_display|current_state [0])) # (\u_display|current_state [1]) ) ) # ( !\u_display|temp_value [1] & ( (!\u_display|current_state [1] & 
// (!\u_display|current_state [0] & \U5|center_pixel [10])) ) )

	.dataa(!\u_display|current_state [1]),
	.datab(!\u_display|current_state [0]),
	.datac(gnd),
	.datad(!\U5|center_pixel [10]),
	.datae(gnd),
	.dataf(!\u_display|temp_value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~8 .extended_lut = "off";
defparam \u_display|temp_value~8 .lut_mask = 64'h0088008877FF77FF;
defparam \u_display|temp_value~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N25
dffeas \u_display|temp_value[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[2] .is_wysiwyg = "true";
defparam \u_display|temp_value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N27
cyclonev_lcell_comb \u_display|temp_value~7 (
// Equation(s):
// \u_display|temp_value~7_combout  = ( \u_display|temp_value [2] & ( ((\U5|center_pixel [11]) # (\u_display|current_state [0])) # (\u_display|current_state [1]) ) ) # ( !\u_display|temp_value [2] & ( (!\u_display|current_state [1] & 
// (!\u_display|current_state [0] & \U5|center_pixel [11])) ) )

	.dataa(!\u_display|current_state [1]),
	.datab(gnd),
	.datac(!\u_display|current_state [0]),
	.datad(!\U5|center_pixel [11]),
	.datae(gnd),
	.dataf(!\u_display|temp_value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~7 .extended_lut = "off";
defparam \u_display|temp_value~7 .lut_mask = 64'h00A000A05FFF5FFF;
defparam \u_display|temp_value~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N29
dffeas \u_display|temp_value[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[3] .is_wysiwyg = "true";
defparam \u_display|temp_value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N18
cyclonev_lcell_comb \u_display|temp_value~6 (
// Equation(s):
// \u_display|temp_value~6_combout  = ( \u_display|current_state [0] & ( \u_display|temp_value [3] ) ) # ( !\u_display|current_state [0] & ( (\u_display|current_state [1] & \u_display|temp_value [3]) ) )

	.dataa(!\u_display|current_state [1]),
	.datab(gnd),
	.datac(!\u_display|temp_value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|current_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~6 .extended_lut = "off";
defparam \u_display|temp_value~6 .lut_mask = 64'h050505050F0F0F0F;
defparam \u_display|temp_value~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N19
dffeas \u_display|temp_value[4] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[4] .is_wysiwyg = "true";
defparam \u_display|temp_value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N21
cyclonev_lcell_comb \u_display|temp_value~5 (
// Equation(s):
// \u_display|temp_value~5_combout  = ( \u_display|temp_value [4] & ( (\u_display|current_state [0]) # (\u_display|current_state [1]) ) )

	.dataa(!\u_display|current_state [1]),
	.datab(gnd),
	.datac(!\u_display|current_state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|temp_value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~5 .extended_lut = "off";
defparam \u_display|temp_value~5 .lut_mask = 64'h000000005F5F5F5F;
defparam \u_display|temp_value~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N22
dffeas \u_display|temp_value[5] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[5] .is_wysiwyg = "true";
defparam \u_display|temp_value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N9
cyclonev_lcell_comb \u_display|temp_value~4 (
// Equation(s):
// \u_display|temp_value~4_combout  = ( \u_display|temp_value [5] & ( (\u_display|current_state [0]) # (\u_display|current_state [1]) ) )

	.dataa(!\u_display|current_state [1]),
	.datab(gnd),
	.datac(!\u_display|current_state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|temp_value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~4 .extended_lut = "off";
defparam \u_display|temp_value~4 .lut_mask = 64'h000000005F5F5F5F;
defparam \u_display|temp_value~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N10
dffeas \u_display|temp_value[6] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[6] .is_wysiwyg = "true";
defparam \u_display|temp_value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N12
cyclonev_lcell_comb \u_display|temp_value~3 (
// Equation(s):
// \u_display|temp_value~3_combout  = ( \u_display|temp_value [6] & ( (\u_display|current_state [0]) # (\u_display|current_state [1]) ) )

	.dataa(!\u_display|current_state [1]),
	.datab(!\u_display|current_state [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|temp_value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~3 .extended_lut = "off";
defparam \u_display|temp_value~3 .lut_mask = 64'h0000000077777777;
defparam \u_display|temp_value~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N14
dffeas \u_display|temp_value[7] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[7] .is_wysiwyg = "true";
defparam \u_display|temp_value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N15
cyclonev_lcell_comb \u_display|temp_value~2 (
// Equation(s):
// \u_display|temp_value~2_combout  = ( \u_display|temp_value [7] & ( (\u_display|current_state [0]) # (\u_display|current_state [1]) ) )

	.dataa(!\u_display|current_state [1]),
	.datab(gnd),
	.datac(!\u_display|current_state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|temp_value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~2 .extended_lut = "off";
defparam \u_display|temp_value~2 .lut_mask = 64'h000000005F5F5F5F;
defparam \u_display|temp_value~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N17
dffeas \u_display|temp_value[8] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[8] .is_wysiwyg = "true";
defparam \u_display|temp_value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N30
cyclonev_lcell_comb \u_display|temp_value~1 (
// Equation(s):
// \u_display|temp_value~1_combout  = ( \u_display|temp_value [8] & ( (\u_display|current_state [0]) # (\u_display|current_state [1]) ) )

	.dataa(!\u_display|current_state [1]),
	.datab(!\u_display|current_state [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|temp_value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~1 .extended_lut = "off";
defparam \u_display|temp_value~1 .lut_mask = 64'h0000000077777777;
defparam \u_display|temp_value~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N32
dffeas \u_display|temp_value[9] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[9] .is_wysiwyg = "true";
defparam \u_display|temp_value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N33
cyclonev_lcell_comb \u_display|temp_value~0 (
// Equation(s):
// \u_display|temp_value~0_combout  = ( \u_display|current_state [0] & ( \u_display|temp_value [9] ) ) # ( !\u_display|current_state [0] & ( (\u_display|current_state [1] & \u_display|temp_value [9]) ) )

	.dataa(!\u_display|current_state [1]),
	.datab(gnd),
	.datac(!\u_display|temp_value [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|current_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|temp_value~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|temp_value~0 .extended_lut = "off";
defparam \u_display|temp_value~0 .lut_mask = 64'h050505050F0F0F0F;
defparam \u_display|temp_value~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N35
dffeas \u_display|temp_value[10] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|temp_value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[10] .is_wysiwyg = "true";
defparam \u_display|temp_value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N0
cyclonev_lcell_comb \u_display|bcd0[0]~3 (
// Equation(s):
// \u_display|bcd0[0]~3_combout  = ( !\u_display|current_state [1] & ( (\u_display|current_state[0]~DUPLICATE_q  & ((!\u_display|bcd0 [3] & ((!\u_display|bcd0 [0] & (\u_display|bcd0[2]~DUPLICATE_q  & \u_display|bcd0 [1])) # (\u_display|bcd0 [0] & 
// (!\u_display|bcd0[2]~DUPLICATE_q )))) # (\u_display|bcd0 [3] & (!\u_display|bcd0 [0])))) ) ) # ( \u_display|current_state [1] & ( (((\u_display|temp_value [10]))) ) )

	.dataa(!\u_display|bcd0 [3]),
	.datab(!\u_display|bcd0 [0]),
	.datac(!\u_display|temp_value [10]),
	.datad(!\u_display|bcd0[2]~DUPLICATE_q ),
	.datae(!\u_display|current_state [1]),
	.dataf(!\u_display|bcd0 [1]),
	.datag(!\u_display|current_state[0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd0[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd0[0]~3 .extended_lut = "on";
defparam \u_display|bcd0[0]~3 .lut_mask = 64'h06040F0F060C0F0F;
defparam \u_display|bcd0[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N1
dffeas \u_display|bcd0[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd0[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[0] .is_wysiwyg = "true";
defparam \u_display|bcd0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N45
cyclonev_lcell_comb \u_display|Equal0~0 (
// Equation(s):
// \u_display|Equal0~0_combout  = (\u_display|current_state [1] & \u_display|current_state[0]~DUPLICATE_q )

	.dataa(!\u_display|current_state [1]),
	.datab(!\u_display|current_state[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|Equal0~0 .extended_lut = "off";
defparam \u_display|Equal0~0 .lut_mask = 64'h1111111111111111;
defparam \u_display|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N5
dffeas \u_display|digit0[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit0[0] .is_wysiwyg = "true";
defparam \u_display|digit0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N44
dffeas \u_display|digit0[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd0[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit0[2] .is_wysiwyg = "true";
defparam \u_display|digit0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N47
dffeas \u_display|digit0[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd0 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit0[3] .is_wysiwyg = "true";
defparam \u_display|digit0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N11
dffeas \u_display|digit0[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd0 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit0[1] .is_wysiwyg = "true";
defparam \u_display|digit0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N6
cyclonev_lcell_comb \u_display|u_digit0|WideOr6~0 (
// Equation(s):
// \u_display|u_digit0|WideOr6~0_combout  = ( \u_display|digit0 [1] & ( \u_display|digit0 [3] ) ) # ( !\u_display|digit0 [1] & ( !\u_display|digit0 [2] $ (((!\u_display|digit0 [0]) # (\u_display|digit0 [3]))) ) )

	.dataa(!\u_display|digit0 [0]),
	.datab(!\u_display|digit0 [2]),
	.datac(!\u_display|digit0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|digit0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr6~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr6~0 .lut_mask = 64'h636363630F0F0F0F;
defparam \u_display|u_digit0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N48
cyclonev_lcell_comb \u_display|u_digit0|WideOr5~0 (
// Equation(s):
// \u_display|u_digit0|WideOr5~0_combout  = ( \u_display|digit0 [2] & ( (!\u_display|digit0 [0] $ (!\u_display|digit0 [1])) # (\u_display|digit0 [3]) ) ) # ( !\u_display|digit0 [2] & ( (\u_display|digit0 [1] & \u_display|digit0 [3]) ) )

	.dataa(!\u_display|digit0 [0]),
	.datab(!\u_display|digit0 [1]),
	.datac(gnd),
	.datad(!\u_display|digit0 [3]),
	.datae(gnd),
	.dataf(!\u_display|digit0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr5~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr5~0 .lut_mask = 64'h0033003366FF66FF;
defparam \u_display|u_digit0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N51
cyclonev_lcell_comb \u_display|u_digit0|WideOr4~0 (
// Equation(s):
// \u_display|u_digit0|WideOr4~0_combout  = (!\u_display|digit0 [2] & (\u_display|digit0 [1] & ((!\u_display|digit0 [0]) # (\u_display|digit0 [3])))) # (\u_display|digit0 [2] & (((\u_display|digit0 [3]))))

	.dataa(!\u_display|digit0 [0]),
	.datab(!\u_display|digit0 [1]),
	.datac(!\u_display|digit0 [2]),
	.datad(!\u_display|digit0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr4~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr4~0 .lut_mask = 64'h203F203F203F203F;
defparam \u_display|u_digit0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N3
cyclonev_lcell_comb \u_display|u_digit0|WideOr3~0 (
// Equation(s):
// \u_display|u_digit0|WideOr3~0_combout  = ( \u_display|digit0 [3] & ( (\u_display|digit0 [1]) # (\u_display|digit0 [2]) ) ) # ( !\u_display|digit0 [3] & ( (!\u_display|digit0 [2] & (!\u_display|digit0 [1] & \u_display|digit0 [0])) # (\u_display|digit0 [2] 
// & (!\u_display|digit0 [1] $ (\u_display|digit0 [0]))) ) )

	.dataa(gnd),
	.datab(!\u_display|digit0 [2]),
	.datac(!\u_display|digit0 [1]),
	.datad(!\u_display|digit0 [0]),
	.datae(gnd),
	.dataf(!\u_display|digit0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr3~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr3~0 .lut_mask = 64'h30C330C33F3F3F3F;
defparam \u_display|u_digit0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N9
cyclonev_lcell_comb \u_display|u_digit0|WideOr2~0 (
// Equation(s):
// \u_display|u_digit0|WideOr2~0_combout  = ( \u_display|digit0 [3] & ( ((\u_display|digit0 [1]) # (\u_display|digit0 [2])) # (\u_display|digit0 [0]) ) ) # ( !\u_display|digit0 [3] & ( ((\u_display|digit0 [2] & !\u_display|digit0 [1])) # (\u_display|digit0 
// [0]) ) )

	.dataa(!\u_display|digit0 [0]),
	.datab(gnd),
	.datac(!\u_display|digit0 [2]),
	.datad(!\u_display|digit0 [1]),
	.datae(gnd),
	.dataf(!\u_display|digit0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr2~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr2~0 .lut_mask = 64'h5F555F555FFF5FFF;
defparam \u_display|u_digit0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N42
cyclonev_lcell_comb \u_display|u_digit0|WideOr1~0 (
// Equation(s):
// \u_display|u_digit0|WideOr1~0_combout  = ( \u_display|digit0 [3] & ( (\u_display|digit0 [2]) # (\u_display|digit0 [1]) ) ) # ( !\u_display|digit0 [3] & ( (!\u_display|digit0 [0] & (\u_display|digit0 [1] & !\u_display|digit0 [2])) # (\u_display|digit0 [0] 
// & ((!\u_display|digit0 [2]) # (\u_display|digit0 [1]))) ) )

	.dataa(!\u_display|digit0 [0]),
	.datab(!\u_display|digit0 [1]),
	.datac(gnd),
	.datad(!\u_display|digit0 [2]),
	.datae(gnd),
	.dataf(!\u_display|digit0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr1~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr1~0 .lut_mask = 64'h7711771133FF33FF;
defparam \u_display|u_digit0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N45
cyclonev_lcell_comb \u_display|u_digit0|WideOr0~0 (
// Equation(s):
// \u_display|u_digit0|WideOr0~0_combout  = (!\u_display|digit0 [1] & ((!\u_display|digit0 [2] $ (!\u_display|digit0 [3])))) # (\u_display|digit0 [1] & (!\u_display|digit0 [3] & ((!\u_display|digit0 [0]) # (!\u_display|digit0 [2]))))

	.dataa(!\u_display|digit0 [0]),
	.datab(!\u_display|digit0 [1]),
	.datac(!\u_display|digit0 [2]),
	.datad(!\u_display|digit0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr0~0 .extended_lut = "off";
defparam \u_display|u_digit0|WideOr0~0 .lut_mask = 64'h3EC03EC03EC03EC0;
defparam \u_display|u_digit0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N42
cyclonev_lcell_comb \u_display|bcd1[1]~0 (
// Equation(s):
// \u_display|bcd1[1]~0_combout  = ( \u_display|bcd1 [1] & ( \u_display|bcd1 [0] & ( (\u_display|current_state[0]~DUPLICATE_q ) # (\u_display|current_state [1]) ) ) ) # ( !\u_display|bcd1 [1] & ( \u_display|bcd1 [0] & ( \u_display|current_state [1] ) ) ) # ( 
// \u_display|bcd1 [1] & ( !\u_display|bcd1 [0] & ( (!\u_display|current_state [1] & (!\u_display|bcd1[3]~DUPLICATE_q  & (!\u_display|bcd1 [2] & \u_display|current_state[0]~DUPLICATE_q ))) ) ) ) # ( !\u_display|bcd1 [1] & ( !\u_display|bcd1 [0] & ( 
// (!\u_display|current_state [1] & (\u_display|bcd1[3]~DUPLICATE_q  & \u_display|current_state[0]~DUPLICATE_q )) ) ) )

	.dataa(!\u_display|current_state [1]),
	.datab(!\u_display|bcd1[3]~DUPLICATE_q ),
	.datac(!\u_display|bcd1 [2]),
	.datad(!\u_display|current_state[0]~DUPLICATE_q ),
	.datae(!\u_display|bcd1 [1]),
	.dataf(!\u_display|bcd1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd1[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd1[1]~0 .extended_lut = "off";
defparam \u_display|bcd1[1]~0 .lut_mask = 64'h00220080555555FF;
defparam \u_display|bcd1[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N44
dffeas \u_display|bcd1[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd1[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[1] .is_wysiwyg = "true";
defparam \u_display|bcd1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N56
dffeas \u_display|bcd1[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd1[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[3] .is_wysiwyg = "true";
defparam \u_display|bcd1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N0
cyclonev_lcell_comb \u_display|bcd1[0]~3 (
// Equation(s):
// \u_display|bcd1[0]~3_combout  = ( !\u_display|current_state [1] & ( (\u_display|current_state[0]~DUPLICATE_q  & ((!\u_display|bcd1 [2] & (!\u_display|bcd1 [0] $ (((!\u_display|bcd1 [3]))))) # (\u_display|bcd1 [2] & (!\u_display|bcd1 [0] & 
// ((\u_display|bcd1 [3]) # (\u_display|bcd1 [1])))))) ) ) # ( \u_display|current_state [1] & ( (((\u_display|bcd0 [3]))) ) )

	.dataa(!\u_display|bcd1 [2]),
	.datab(!\u_display|bcd1 [0]),
	.datac(!\u_display|bcd0 [3]),
	.datad(!\u_display|bcd1 [1]),
	.datae(!\u_display|current_state [1]),
	.dataf(!\u_display|bcd1 [3]),
	.datag(!\u_display|current_state[0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd1[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd1[0]~3 .extended_lut = "on";
defparam \u_display|bcd1[0]~3 .lut_mask = 64'h02060F0F0C0C0F0F;
defparam \u_display|bcd1[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N2
dffeas \u_display|bcd1[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd1[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[0] .is_wysiwyg = "true";
defparam \u_display|bcd1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N18
cyclonev_lcell_comb \u_display|bcd1[2]~1 (
// Equation(s):
// \u_display|bcd1[2]~1_combout  = ( \u_display|bcd1 [2] & ( \u_display|bcd1 [1] & ( \u_display|current_state [1] ) ) ) # ( !\u_display|bcd1 [2] & ( \u_display|bcd1 [1] & ( ((\u_display|bcd1[3]~DUPLICATE_q  & \u_display|current_state[0]~DUPLICATE_q )) # 
// (\u_display|current_state [1]) ) ) ) # ( \u_display|bcd1 [2] & ( !\u_display|bcd1 [1] & ( (!\u_display|bcd1 [0] & (!\u_display|current_state [1] & \u_display|current_state[0]~DUPLICATE_q )) ) ) ) # ( !\u_display|bcd1 [2] & ( !\u_display|bcd1 [1] & ( 
// (\u_display|bcd1 [0] & (\u_display|bcd1[3]~DUPLICATE_q  & (!\u_display|current_state [1] & \u_display|current_state[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\u_display|bcd1 [0]),
	.datab(!\u_display|bcd1[3]~DUPLICATE_q ),
	.datac(!\u_display|current_state [1]),
	.datad(!\u_display|current_state[0]~DUPLICATE_q ),
	.datae(!\u_display|bcd1 [2]),
	.dataf(!\u_display|bcd1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd1[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd1[2]~1 .extended_lut = "off";
defparam \u_display|bcd1[2]~1 .lut_mask = 64'h001000A00F3F0F0F;
defparam \u_display|bcd1[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N20
dffeas \u_display|bcd1[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd1[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[2] .is_wysiwyg = "true";
defparam \u_display|bcd1[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N54
cyclonev_lcell_comb \u_display|bcd1[3]~2 (
// Equation(s):
// \u_display|bcd1[3]~2_combout  = ( \u_display|bcd1 [3] & ( \u_display|bcd1 [1] & ( (!\u_display|current_state [1] & (!\u_display|bcd1 [2] & \u_display|current_state[0]~DUPLICATE_q )) # (\u_display|current_state [1] & (\u_display|bcd1 [2])) ) ) ) # ( 
// !\u_display|bcd1 [3] & ( \u_display|bcd1 [1] & ( (\u_display|bcd1 [2] & ((\u_display|current_state[0]~DUPLICATE_q ) # (\u_display|current_state [1]))) ) ) ) # ( \u_display|bcd1 [3] & ( !\u_display|bcd1 [1] & ( (!\u_display|current_state [1] & 
// (\u_display|current_state[0]~DUPLICATE_q  & ((!\u_display|bcd1 [2]) # (!\u_display|bcd1 [0])))) # (\u_display|current_state [1] & (\u_display|bcd1 [2])) ) ) ) # ( !\u_display|bcd1 [3] & ( !\u_display|bcd1 [1] & ( (\u_display|bcd1 [2] & (((\u_display|bcd1 
// [0] & \u_display|current_state[0]~DUPLICATE_q )) # (\u_display|current_state [1]))) ) ) )

	.dataa(!\u_display|current_state [1]),
	.datab(!\u_display|bcd1 [2]),
	.datac(!\u_display|bcd1 [0]),
	.datad(!\u_display|current_state[0]~DUPLICATE_q ),
	.datae(!\u_display|bcd1 [3]),
	.dataf(!\u_display|bcd1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd1[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd1[3]~2 .extended_lut = "off";
defparam \u_display|bcd1[3]~2 .lut_mask = 64'h111311B911331199;
defparam \u_display|bcd1[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N55
dffeas \u_display|bcd1[3]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd1[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|bcd1[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N50
dffeas \u_display|digit1[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd1[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit1[3] .is_wysiwyg = "true";
defparam \u_display|digit1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N12
cyclonev_lcell_comb \u_display|digit1[1]~feeder (
// Equation(s):
// \u_display|digit1[1]~feeder_combout  = \u_display|bcd1 [1]

	.dataa(gnd),
	.datab(!\u_display|bcd1 [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|digit1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|digit1[1]~feeder .extended_lut = "off";
defparam \u_display|digit1[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_display|digit1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N14
dffeas \u_display|digit1[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|digit1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit1[1] .is_wysiwyg = "true";
defparam \u_display|digit1[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N15
cyclonev_lcell_comb \u_display|digit1[2]~feeder (
// Equation(s):
// \u_display|digit1[2]~feeder_combout  = ( \u_display|bcd1 [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|bcd1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|digit1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|digit1[2]~feeder .extended_lut = "off";
defparam \u_display|digit1[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_display|digit1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N16
dffeas \u_display|digit1[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|digit1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit1[2] .is_wysiwyg = "true";
defparam \u_display|digit1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N7
dffeas \u_display|digit1[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit1[0] .is_wysiwyg = "true";
defparam \u_display|digit1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N51
cyclonev_lcell_comb \u_display|u_digit1|WideOr6~0 (
// Equation(s):
// \u_display|u_digit1|WideOr6~0_combout  = ( \u_display|digit1 [0] & ( !\u_display|digit1 [3] $ (((\u_display|digit1 [2]) # (\u_display|digit1 [1]))) ) ) # ( !\u_display|digit1 [0] & ( (!\u_display|digit1 [1] & ((\u_display|digit1 [2]))) # 
// (\u_display|digit1 [1] & (\u_display|digit1 [3])) ) )

	.dataa(!\u_display|digit1 [3]),
	.datab(!\u_display|digit1 [1]),
	.datac(!\u_display|digit1 [2]),
	.datad(gnd),
	.datae(!\u_display|digit1 [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr6~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr6~0 .lut_mask = 64'h1D1D95951D1D9595;
defparam \u_display|u_digit1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N24
cyclonev_lcell_comb \u_display|u_digit1|WideOr5~0 (
// Equation(s):
// \u_display|u_digit1|WideOr5~0_combout  = ( \u_display|digit1 [2] & ( (!\u_display|digit1 [1] $ (!\u_display|digit1 [0])) # (\u_display|digit1 [3]) ) ) # ( !\u_display|digit1 [2] & ( (\u_display|digit1 [3] & \u_display|digit1 [1]) ) )

	.dataa(!\u_display|digit1 [3]),
	.datab(!\u_display|digit1 [1]),
	.datac(!\u_display|digit1 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|digit1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr5~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr5~0 .lut_mask = 64'h111111117D7D7D7D;
defparam \u_display|u_digit1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N27
cyclonev_lcell_comb \u_display|u_digit1|WideOr4~0 (
// Equation(s):
// \u_display|u_digit1|WideOr4~0_combout  = ( \u_display|digit1 [2] & ( \u_display|digit1 [3] ) ) # ( !\u_display|digit1 [2] & ( (\u_display|digit1 [1] & ((!\u_display|digit1 [0]) # (\u_display|digit1 [3]))) ) )

	.dataa(!\u_display|digit1 [3]),
	.datab(gnd),
	.datac(!\u_display|digit1 [1]),
	.datad(!\u_display|digit1 [0]),
	.datae(gnd),
	.dataf(!\u_display|digit1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr4~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr4~0 .lut_mask = 64'h0F050F0555555555;
defparam \u_display|u_digit1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N30
cyclonev_lcell_comb \u_display|u_digit1|WideOr3~0 (
// Equation(s):
// \u_display|u_digit1|WideOr3~0_combout  = ( \u_display|digit1 [2] & ( (!\u_display|digit1 [1] $ (\u_display|digit1 [0])) # (\u_display|digit1 [3]) ) ) # ( !\u_display|digit1 [2] & ( (!\u_display|digit1 [3] & (!\u_display|digit1 [1] & \u_display|digit1 
// [0])) # (\u_display|digit1 [3] & (\u_display|digit1 [1])) ) )

	.dataa(!\u_display|digit1 [3]),
	.datab(!\u_display|digit1 [1]),
	.datac(!\u_display|digit1 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|digit1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr3~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr3~0 .lut_mask = 64'h19191919D7D7D7D7;
defparam \u_display|u_digit1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N49
dffeas \u_display|digit1[3]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd1[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit1[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit1[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|digit1[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y14_N12
cyclonev_lcell_comb \u_display|u_digit1|WideOr2~0 (
// Equation(s):
// \u_display|u_digit1|WideOr2~0_combout  = ( \u_display|digit1 [1] & ( (\u_display|digit1[3]~DUPLICATE_q ) # (\u_display|digit1 [0]) ) ) # ( !\u_display|digit1 [1] & ( (\u_display|digit1 [2]) # (\u_display|digit1 [0]) ) )

	.dataa(gnd),
	.datab(!\u_display|digit1 [0]),
	.datac(!\u_display|digit1[3]~DUPLICATE_q ),
	.datad(!\u_display|digit1 [2]),
	.datae(gnd),
	.dataf(!\u_display|digit1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr2~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr2~0 .lut_mask = 64'h33FF33FF3F3F3F3F;
defparam \u_display|u_digit1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N33
cyclonev_lcell_comb \u_display|u_digit1|WideOr1~0 (
// Equation(s):
// \u_display|u_digit1|WideOr1~0_combout  = ( \u_display|digit1 [3] & ( (\u_display|digit1 [2]) # (\u_display|digit1 [1]) ) ) # ( !\u_display|digit1 [3] & ( (!\u_display|digit1 [1] & (!\u_display|digit1 [2] & \u_display|digit1 [0])) # (\u_display|digit1 [1] 
// & ((!\u_display|digit1 [2]) # (\u_display|digit1 [0]))) ) )

	.dataa(gnd),
	.datab(!\u_display|digit1 [1]),
	.datac(!\u_display|digit1 [2]),
	.datad(!\u_display|digit1 [0]),
	.datae(gnd),
	.dataf(!\u_display|digit1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr1~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr1~0 .lut_mask = 64'h30F330F33F3F3F3F;
defparam \u_display|u_digit1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N9
cyclonev_lcell_comb \u_display|u_digit1|WideOr0~0 (
// Equation(s):
// \u_display|u_digit1|WideOr0~0_combout  = ( \u_display|digit1 [0] & ( (!\u_display|digit1 [3] & (!\u_display|digit1 [1] $ (!\u_display|digit1 [2]))) # (\u_display|digit1 [3] & (!\u_display|digit1 [1] & !\u_display|digit1 [2])) ) ) # ( !\u_display|digit1 
// [0] & ( !\u_display|digit1 [3] $ (((!\u_display|digit1 [1] & !\u_display|digit1 [2]))) ) )

	.dataa(!\u_display|digit1 [3]),
	.datab(!\u_display|digit1 [1]),
	.datac(!\u_display|digit1 [2]),
	.datad(gnd),
	.datae(!\u_display|digit1 [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr0~0 .extended_lut = "off";
defparam \u_display|u_digit1|WideOr0~0 .lut_mask = 64'h6A6A68686A6A6868;
defparam \u_display|u_digit1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y14_N37
dffeas \u_display|bcd2[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd2[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[0] .is_wysiwyg = "true";
defparam \u_display|bcd2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y14_N42
cyclonev_lcell_comb \u_display|bcd2[1]~0 (
// Equation(s):
// \u_display|bcd2[1]~0_combout  = ( \u_display|bcd2 [1] & ( \u_display|bcd2[0]~DUPLICATE_q  & ( (\u_display|current_state[0]~DUPLICATE_q ) # (\u_display|current_state [1]) ) ) ) # ( !\u_display|bcd2 [1] & ( \u_display|bcd2[0]~DUPLICATE_q  & ( 
// \u_display|current_state [1] ) ) ) # ( \u_display|bcd2 [1] & ( !\u_display|bcd2[0]~DUPLICATE_q  & ( (!\u_display|bcd2[3]~DUPLICATE_q  & (!\u_display|current_state [1] & (\u_display|current_state[0]~DUPLICATE_q  & !\u_display|bcd2 [2]))) ) ) ) # ( 
// !\u_display|bcd2 [1] & ( !\u_display|bcd2[0]~DUPLICATE_q  & ( (\u_display|bcd2[3]~DUPLICATE_q  & (!\u_display|current_state [1] & \u_display|current_state[0]~DUPLICATE_q )) ) ) )

	.dataa(!\u_display|bcd2[3]~DUPLICATE_q ),
	.datab(!\u_display|current_state [1]),
	.datac(!\u_display|current_state[0]~DUPLICATE_q ),
	.datad(!\u_display|bcd2 [2]),
	.datae(!\u_display|bcd2 [1]),
	.dataf(!\u_display|bcd2[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd2[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd2[1]~0 .extended_lut = "off";
defparam \u_display|bcd2[1]~0 .lut_mask = 64'h0404080033333F3F;
defparam \u_display|bcd2[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y14_N44
dffeas \u_display|bcd2[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd2[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[1] .is_wysiwyg = "true";
defparam \u_display|bcd2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y14_N36
cyclonev_lcell_comb \u_display|bcd2[0]~3 (
// Equation(s):
// \u_display|bcd2[0]~3_combout  = ( !\u_display|current_state [1] & ( (\u_display|current_state[0]~DUPLICATE_q  & ((!\u_display|bcd2[3]~DUPLICATE_q  & ((!\u_display|bcd2 [0] & (\u_display|bcd2 [1] & \u_display|bcd2 [2])) # (\u_display|bcd2 [0] & 
// ((!\u_display|bcd2 [2]))))) # (\u_display|bcd2[3]~DUPLICATE_q  & (!\u_display|bcd2 [0])))) ) ) # ( \u_display|current_state [1] & ( (((\u_display|bcd1[3]~DUPLICATE_q ))) ) )

	.dataa(!\u_display|bcd2[3]~DUPLICATE_q ),
	.datab(!\u_display|bcd2 [0]),
	.datac(!\u_display|bcd1[3]~DUPLICATE_q ),
	.datad(!\u_display|bcd2 [1]),
	.datae(!\u_display|current_state [1]),
	.dataf(!\u_display|bcd2 [2]),
	.datag(!\u_display|current_state[0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd2[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd2[0]~3 .extended_lut = "on";
defparam \u_display|bcd2[0]~3 .lut_mask = 64'h06060F0F040C0F0F;
defparam \u_display|bcd2[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y14_N38
dffeas \u_display|bcd2[0]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd2[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|bcd2[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N55
dffeas \u_display|bcd2[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd2[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[3] .is_wysiwyg = "true";
defparam \u_display|bcd2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y14_N48
cyclonev_lcell_comb \u_display|bcd2[2]~1 (
// Equation(s):
// \u_display|bcd2[2]~1_combout  = ( \u_display|bcd2 [2] & ( \u_display|bcd2 [1] & ( \u_display|current_state [1] ) ) ) # ( !\u_display|bcd2 [2] & ( \u_display|bcd2 [1] & ( ((\u_display|current_state[0]~DUPLICATE_q  & \u_display|bcd2 [3])) # 
// (\u_display|current_state [1]) ) ) ) # ( \u_display|bcd2 [2] & ( !\u_display|bcd2 [1] & ( (\u_display|current_state[0]~DUPLICATE_q  & (!\u_display|current_state [1] & !\u_display|bcd2[0]~DUPLICATE_q )) ) ) ) # ( !\u_display|bcd2 [2] & ( !\u_display|bcd2 
// [1] & ( (\u_display|current_state[0]~DUPLICATE_q  & (!\u_display|current_state [1] & (\u_display|bcd2[0]~DUPLICATE_q  & \u_display|bcd2 [3]))) ) ) )

	.dataa(!\u_display|current_state[0]~DUPLICATE_q ),
	.datab(!\u_display|current_state [1]),
	.datac(!\u_display|bcd2[0]~DUPLICATE_q ),
	.datad(!\u_display|bcd2 [3]),
	.datae(!\u_display|bcd2 [2]),
	.dataf(!\u_display|bcd2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd2[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd2[2]~1 .extended_lut = "off";
defparam \u_display|bcd2[2]~1 .lut_mask = 64'h0004404033773333;
defparam \u_display|bcd2[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y14_N50
dffeas \u_display|bcd2[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd2[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[2] .is_wysiwyg = "true";
defparam \u_display|bcd2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y14_N54
cyclonev_lcell_comb \u_display|bcd2[3]~2 (
// Equation(s):
// \u_display|bcd2[3]~2_combout  = ( \u_display|bcd2 [3] & ( \u_display|bcd2[0]~DUPLICATE_q  & ( (!\u_display|bcd2 [2] & (!\u_display|current_state [1] & \u_display|current_state[0]~DUPLICATE_q )) # (\u_display|bcd2 [2] & (\u_display|current_state [1])) ) ) 
// ) # ( !\u_display|bcd2 [3] & ( \u_display|bcd2[0]~DUPLICATE_q  & ( (\u_display|bcd2 [2] & ((\u_display|current_state[0]~DUPLICATE_q ) # (\u_display|current_state [1]))) ) ) ) # ( \u_display|bcd2 [3] & ( !\u_display|bcd2[0]~DUPLICATE_q  & ( 
// (!\u_display|current_state [1] & (\u_display|current_state[0]~DUPLICATE_q  & ((!\u_display|bcd2 [2]) # (!\u_display|bcd2 [1])))) # (\u_display|current_state [1] & (\u_display|bcd2 [2])) ) ) ) # ( !\u_display|bcd2 [3] & ( !\u_display|bcd2[0]~DUPLICATE_q  & 
// ( (\u_display|bcd2 [2] & (((\u_display|current_state[0]~DUPLICATE_q  & \u_display|bcd2 [1])) # (\u_display|current_state [1]))) ) ) )

	.dataa(!\u_display|bcd2 [2]),
	.datab(!\u_display|current_state [1]),
	.datac(!\u_display|current_state[0]~DUPLICATE_q ),
	.datad(!\u_display|bcd2 [1]),
	.datae(!\u_display|bcd2 [3]),
	.dataf(!\u_display|bcd2[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd2[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd2[3]~2 .extended_lut = "off";
defparam \u_display|bcd2[3]~2 .lut_mask = 64'h11151D1915151919;
defparam \u_display|bcd2[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y14_N56
dffeas \u_display|bcd2[3]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd2[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|bcd2[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N5
dffeas \u_display|digit2[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd2[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit2[3] .is_wysiwyg = "true";
defparam \u_display|digit2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N22
dffeas \u_display|digit2[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd2[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit2[0] .is_wysiwyg = "true";
defparam \u_display|digit2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N26
dffeas \u_display|digit2[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit2[1] .is_wysiwyg = "true";
defparam \u_display|digit2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N2
dffeas \u_display|digit2[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit2[2] .is_wysiwyg = "true";
defparam \u_display|digit2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y14_N27
cyclonev_lcell_comb \u_display|u_digit2|WideOr6~0 (
// Equation(s):
// \u_display|u_digit2|WideOr6~0_combout  = ( \u_display|digit2 [2] & ( ((!\u_display|digit2 [0] & !\u_display|digit2 [1])) # (\u_display|digit2 [3]) ) ) # ( !\u_display|digit2 [2] & ( (!\u_display|digit2 [3] & (\u_display|digit2 [0] & !\u_display|digit2 
// [1])) # (\u_display|digit2 [3] & ((\u_display|digit2 [1]))) ) )

	.dataa(!\u_display|digit2 [3]),
	.datab(gnd),
	.datac(!\u_display|digit2 [0]),
	.datad(!\u_display|digit2 [1]),
	.datae(!\u_display|digit2 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr6~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr6~0 .lut_mask = 64'h0A55F5550A55F555;
defparam \u_display|u_digit2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y14_N6
cyclonev_lcell_comb \u_display|u_digit2|WideOr5~0 (
// Equation(s):
// \u_display|u_digit2|WideOr5~0_combout  = ( \u_display|digit2 [1] & ( ((!\u_display|digit2 [0] & \u_display|digit2 [2])) # (\u_display|digit2 [3]) ) ) # ( !\u_display|digit2 [1] & ( (\u_display|digit2 [2] & ((\u_display|digit2 [3]) # (\u_display|digit2 
// [0]))) ) )

	.dataa(gnd),
	.datab(!\u_display|digit2 [0]),
	.datac(!\u_display|digit2 [2]),
	.datad(!\u_display|digit2 [3]),
	.datae(gnd),
	.dataf(!\u_display|digit2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr5~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr5~0 .lut_mask = 64'h030F030F0CFF0CFF;
defparam \u_display|u_digit2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y14_N9
cyclonev_lcell_comb \u_display|u_digit2|WideOr4~0 (
// Equation(s):
// \u_display|u_digit2|WideOr4~0_combout  = ( \u_display|digit2 [1] & ( ((!\u_display|digit2 [2] & !\u_display|digit2 [0])) # (\u_display|digit2 [3]) ) ) # ( !\u_display|digit2 [1] & ( (\u_display|digit2 [2] & \u_display|digit2 [3]) ) )

	.dataa(!\u_display|digit2 [2]),
	.datab(!\u_display|digit2 [0]),
	.datac(gnd),
	.datad(!\u_display|digit2 [3]),
	.datae(gnd),
	.dataf(!\u_display|digit2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr4~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr4~0 .lut_mask = 64'h0055005588FF88FF;
defparam \u_display|u_digit2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y14_N18
cyclonev_lcell_comb \u_display|u_digit2|WideOr3~0 (
// Equation(s):
// \u_display|u_digit2|WideOr3~0_combout  = ( \u_display|digit2 [2] & ( \u_display|digit2 [0] & ( (\u_display|digit2 [3]) # (\u_display|digit2 [1]) ) ) ) # ( !\u_display|digit2 [2] & ( \u_display|digit2 [0] & ( !\u_display|digit2 [1] $ (\u_display|digit2 
// [3]) ) ) ) # ( \u_display|digit2 [2] & ( !\u_display|digit2 [0] & ( (!\u_display|digit2 [1]) # (\u_display|digit2 [3]) ) ) ) # ( !\u_display|digit2 [2] & ( !\u_display|digit2 [0] & ( (\u_display|digit2 [1] & \u_display|digit2 [3]) ) ) )

	.dataa(!\u_display|digit2 [1]),
	.datab(gnd),
	.datac(!\u_display|digit2 [3]),
	.datad(gnd),
	.datae(!\u_display|digit2 [2]),
	.dataf(!\u_display|digit2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr3~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr3~0 .lut_mask = 64'h0505AFAFA5A55F5F;
defparam \u_display|u_digit2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y14_N15
cyclonev_lcell_comb \u_display|u_digit2|WideOr2~0 (
// Equation(s):
// \u_display|u_digit2|WideOr2~0_combout  = ( \u_display|digit2 [1] & ( (\u_display|digit2 [0]) # (\u_display|digit2 [3]) ) ) # ( !\u_display|digit2 [1] & ( (\u_display|digit2 [2]) # (\u_display|digit2 [0]) ) )

	.dataa(!\u_display|digit2 [3]),
	.datab(gnd),
	.datac(!\u_display|digit2 [0]),
	.datad(!\u_display|digit2 [2]),
	.datae(gnd),
	.dataf(!\u_display|digit2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr2~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr2~0 .lut_mask = 64'h0FFF0FFF5F5F5F5F;
defparam \u_display|u_digit2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y14_N0
cyclonev_lcell_comb \u_display|u_digit2|WideOr1~0 (
// Equation(s):
// \u_display|u_digit2|WideOr1~0_combout  = ( \u_display|digit2 [1] & ( ((!\u_display|digit2 [2]) # (\u_display|digit2 [3])) # (\u_display|digit2 [0]) ) ) # ( !\u_display|digit2 [1] & ( (!\u_display|digit2 [3] & (\u_display|digit2 [0] & !\u_display|digit2 
// [2])) # (\u_display|digit2 [3] & ((\u_display|digit2 [2]))) ) )

	.dataa(gnd),
	.datab(!\u_display|digit2 [0]),
	.datac(!\u_display|digit2 [3]),
	.datad(!\u_display|digit2 [2]),
	.datae(gnd),
	.dataf(!\u_display|digit2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr1~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr1~0 .lut_mask = 64'h300F300FFF3FFF3F;
defparam \u_display|u_digit2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y14_N3
cyclonev_lcell_comb \u_display|u_digit2|WideOr0~0 (
// Equation(s):
// \u_display|u_digit2|WideOr0~0_combout  = (!\u_display|digit2 [1] & ((!\u_display|digit2 [2] $ (!\u_display|digit2 [3])))) # (\u_display|digit2 [1] & (!\u_display|digit2 [3] & ((!\u_display|digit2 [0]) # (!\u_display|digit2 [2]))))

	.dataa(!\u_display|digit2 [1]),
	.datab(!\u_display|digit2 [0]),
	.datac(!\u_display|digit2 [2]),
	.datad(!\u_display|digit2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr0~0 .extended_lut = "off";
defparam \u_display|u_digit2|WideOr0~0 .lut_mask = 64'h5EA05EA05EA05EA0;
defparam \u_display|u_digit2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N56
dffeas \u_display|bcd3[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd3[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[3] .is_wysiwyg = "true";
defparam \u_display|bcd3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N12
cyclonev_lcell_comb \u_display|bcd3[1]~0 (
// Equation(s):
// \u_display|bcd3[1]~0_combout  = ( \u_display|bcd3 [1] & ( \u_display|current_state [1] & ( \u_display|bcd3 [0] ) ) ) # ( !\u_display|bcd3 [1] & ( \u_display|current_state [1] & ( \u_display|bcd3 [0] ) ) ) # ( \u_display|bcd3 [1] & ( 
// !\u_display|current_state [1] & ( (\u_display|current_state[0]~DUPLICATE_q  & (((!\u_display|bcd3 [3] & !\u_display|bcd3 [2])) # (\u_display|bcd3 [0]))) ) ) ) # ( !\u_display|bcd3 [1] & ( !\u_display|current_state [1] & ( 
// (\u_display|current_state[0]~DUPLICATE_q  & (!\u_display|bcd3 [0] & \u_display|bcd3 [3])) ) ) )

	.dataa(!\u_display|current_state[0]~DUPLICATE_q ),
	.datab(!\u_display|bcd3 [0]),
	.datac(!\u_display|bcd3 [3]),
	.datad(!\u_display|bcd3 [2]),
	.datae(!\u_display|bcd3 [1]),
	.dataf(!\u_display|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd3[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd3[1]~0 .extended_lut = "off";
defparam \u_display|bcd3[1]~0 .lut_mask = 64'h0404511133333333;
defparam \u_display|bcd3[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N13
dffeas \u_display|bcd3[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd3[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[1] .is_wysiwyg = "true";
defparam \u_display|bcd3[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N54
cyclonev_lcell_comb \u_display|bcd3[3]~2 (
// Equation(s):
// \u_display|bcd3[3]~2_combout  = ( \u_display|bcd3 [3] & ( \u_display|bcd3 [1] & ( (!\u_display|bcd3 [2] & (\u_display|current_state[0]~DUPLICATE_q  & !\u_display|current_state [1])) # (\u_display|bcd3 [2] & ((\u_display|current_state [1]))) ) ) ) # ( 
// !\u_display|bcd3 [3] & ( \u_display|bcd3 [1] & ( (\u_display|bcd3 [2] & ((\u_display|current_state [1]) # (\u_display|current_state[0]~DUPLICATE_q ))) ) ) ) # ( \u_display|bcd3 [3] & ( !\u_display|bcd3 [1] & ( (!\u_display|current_state [1] & 
// (\u_display|current_state[0]~DUPLICATE_q  & ((!\u_display|bcd3 [2]) # (!\u_display|bcd3 [0])))) # (\u_display|current_state [1] & (((\u_display|bcd3 [2])))) ) ) ) # ( !\u_display|bcd3 [3] & ( !\u_display|bcd3 [1] & ( (\u_display|bcd3 [2] & 
// (((\u_display|current_state[0]~DUPLICATE_q  & \u_display|bcd3 [0])) # (\u_display|current_state [1]))) ) ) )

	.dataa(!\u_display|current_state[0]~DUPLICATE_q ),
	.datab(!\u_display|bcd3 [2]),
	.datac(!\u_display|current_state [1]),
	.datad(!\u_display|bcd3 [0]),
	.datae(!\u_display|bcd3 [3]),
	.dataf(!\u_display|bcd3 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd3[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd3[3]~2 .extended_lut = "off";
defparam \u_display|bcd3[3]~2 .lut_mask = 64'h0313534313134343;
defparam \u_display|bcd3[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N55
dffeas \u_display|bcd3[3]~DUPLICATE (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd3[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u_display|bcd3[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y14_N30
cyclonev_lcell_comb \u_display|bcd3[0]~3 (
// Equation(s):
// \u_display|bcd3[0]~3_combout  = ( !\u_display|current_state [1] & ( (\u_display|current_state[0]~DUPLICATE_q  & ((!\u_display|bcd3 [2] & (!\u_display|bcd3[3]~DUPLICATE_q  $ (((!\u_display|bcd3 [0]))))) # (\u_display|bcd3 [2] & (!\u_display|bcd3 [0] & 
// ((\u_display|bcd3 [1]) # (\u_display|bcd3[3]~DUPLICATE_q )))))) ) ) # ( \u_display|current_state [1] & ( (((\u_display|bcd2[3]~DUPLICATE_q ))) ) )

	.dataa(!\u_display|bcd3 [2]),
	.datab(!\u_display|bcd3[3]~DUPLICATE_q ),
	.datac(!\u_display|bcd2[3]~DUPLICATE_q ),
	.datad(!\u_display|bcd3 [1]),
	.datae(!\u_display|current_state [1]),
	.dataf(!\u_display|bcd3 [0]),
	.datag(!\u_display|current_state[0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd3[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd3[0]~3 .extended_lut = "on";
defparam \u_display|bcd3[0]~3 .lut_mask = 64'h03070F0F08080F0F;
defparam \u_display|bcd3[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y14_N31
dffeas \u_display|bcd3[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd3[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[0] .is_wysiwyg = "true";
defparam \u_display|bcd3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N18
cyclonev_lcell_comb \u_display|bcd3[2]~1 (
// Equation(s):
// \u_display|bcd3[2]~1_combout  = ( \u_display|bcd3 [2] & ( \u_display|bcd3 [1] & ( \u_display|current_state [1] ) ) ) # ( !\u_display|bcd3 [2] & ( \u_display|bcd3 [1] & ( ((\u_display|current_state[0]~DUPLICATE_q  & \u_display|bcd3 [3])) # 
// (\u_display|current_state [1]) ) ) ) # ( \u_display|bcd3 [2] & ( !\u_display|bcd3 [1] & ( (\u_display|current_state[0]~DUPLICATE_q  & (!\u_display|bcd3 [0] & !\u_display|current_state [1])) ) ) ) # ( !\u_display|bcd3 [2] & ( !\u_display|bcd3 [1] & ( 
// (\u_display|current_state[0]~DUPLICATE_q  & (\u_display|bcd3 [0] & (\u_display|bcd3 [3] & !\u_display|current_state [1]))) ) ) )

	.dataa(!\u_display|current_state[0]~DUPLICATE_q ),
	.datab(!\u_display|bcd3 [0]),
	.datac(!\u_display|bcd3 [3]),
	.datad(!\u_display|current_state [1]),
	.datae(!\u_display|bcd3 [2]),
	.dataf(!\u_display|bcd3 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|bcd3[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|bcd3[2]~1 .extended_lut = "off";
defparam \u_display|bcd3[2]~1 .lut_mask = 64'h0100440005FF00FF;
defparam \u_display|bcd3[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N19
dffeas \u_display|bcd3[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_display|bcd3[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[2] .is_wysiwyg = "true";
defparam \u_display|bcd3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N2
dffeas \u_display|digit3[2] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd3 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit3[2] .is_wysiwyg = "true";
defparam \u_display|digit3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N32
dffeas \u_display|digit3[1] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit3[1] .is_wysiwyg = "true";
defparam \u_display|digit3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N26
dffeas \u_display|digit3[0] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd3 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit3[0] .is_wysiwyg = "true";
defparam \u_display|digit3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N35
dffeas \u_display|digit3[3] (
	.clk(\U0|video_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd3[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit3[3] .is_wysiwyg = "true";
defparam \u_display|digit3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N27
cyclonev_lcell_comb \u_display|u_digit3|WideOr6~0 (
// Equation(s):
// \u_display|u_digit3|WideOr6~0_combout  = ( \u_display|digit3 [3] & ( (\u_display|digit3 [1]) # (\u_display|digit3 [2]) ) ) # ( !\u_display|digit3 [3] & ( (!\u_display|digit3 [1] & (!\u_display|digit3 [2] $ (!\u_display|digit3 [0]))) ) )

	.dataa(!\u_display|digit3 [2]),
	.datab(!\u_display|digit3 [1]),
	.datac(!\u_display|digit3 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|digit3 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr6~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr6~0 .lut_mask = 64'h4848484877777777;
defparam \u_display|u_digit3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N36
cyclonev_lcell_comb \u_display|u_digit3|WideOr5~0 (
// Equation(s):
// \u_display|u_digit3|WideOr5~0_combout  = ( \u_display|digit3 [3] & ( (\u_display|digit3 [2]) # (\u_display|digit3 [1]) ) ) # ( !\u_display|digit3 [3] & ( (\u_display|digit3 [2] & (!\u_display|digit3 [1] $ (!\u_display|digit3 [0]))) ) )

	.dataa(gnd),
	.datab(!\u_display|digit3 [1]),
	.datac(!\u_display|digit3 [2]),
	.datad(!\u_display|digit3 [0]),
	.datae(gnd),
	.dataf(!\u_display|digit3 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr5~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr5~0 .lut_mask = 64'h030C030C3F3F3F3F;
defparam \u_display|u_digit3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N39
cyclonev_lcell_comb \u_display|u_digit3|WideOr4~0 (
// Equation(s):
// \u_display|u_digit3|WideOr4~0_combout  = ( \u_display|digit3 [3] & ( (\u_display|digit3 [1]) # (\u_display|digit3 [2]) ) ) # ( !\u_display|digit3 [3] & ( (!\u_display|digit3 [2] & (\u_display|digit3 [1] & !\u_display|digit3 [0])) ) )

	.dataa(!\u_display|digit3 [2]),
	.datab(!\u_display|digit3 [1]),
	.datac(!\u_display|digit3 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_display|digit3 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr4~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr4~0 .lut_mask = 64'h2020202077777777;
defparam \u_display|u_digit3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N24
cyclonev_lcell_comb \u_display|u_digit3|WideOr3~0 (
// Equation(s):
// \u_display|u_digit3|WideOr3~0_combout  = ( \u_display|digit3 [3] & ( (\u_display|digit3 [1]) # (\u_display|digit3 [2]) ) ) # ( !\u_display|digit3 [3] & ( (!\u_display|digit3 [2] & (!\u_display|digit3 [1] & \u_display|digit3 [0])) # (\u_display|digit3 [2] 
// & (!\u_display|digit3 [1] $ (\u_display|digit3 [0]))) ) )

	.dataa(!\u_display|digit3 [2]),
	.datab(!\u_display|digit3 [1]),
	.datac(gnd),
	.datad(!\u_display|digit3 [0]),
	.datae(gnd),
	.dataf(!\u_display|digit3 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr3~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr3~0 .lut_mask = 64'h4499449977777777;
defparam \u_display|u_digit3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N30
cyclonev_lcell_comb \u_display|u_digit3|WideOr2~0 (
// Equation(s):
// \u_display|u_digit3|WideOr2~0_combout  = ( \u_display|digit3 [3] & ( ((\u_display|digit3 [1]) # (\u_display|digit3 [2])) # (\u_display|digit3 [0]) ) ) # ( !\u_display|digit3 [3] & ( ((\u_display|digit3 [2] & !\u_display|digit3 [1])) # (\u_display|digit3 
// [0]) ) )

	.dataa(gnd),
	.datab(!\u_display|digit3 [0]),
	.datac(!\u_display|digit3 [2]),
	.datad(!\u_display|digit3 [1]),
	.datae(gnd),
	.dataf(!\u_display|digit3 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr2~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr2~0 .lut_mask = 64'h3F333F333FFF3FFF;
defparam \u_display|u_digit3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N0
cyclonev_lcell_comb \u_display|u_digit3|WideOr1~0 (
// Equation(s):
// \u_display|u_digit3|WideOr1~0_combout  = ( \u_display|digit3 [1] & ( ((!\u_display|digit3 [2]) # (\u_display|digit3 [0])) # (\u_display|digit3 [3]) ) ) # ( !\u_display|digit3 [1] & ( (!\u_display|digit3 [3] & (\u_display|digit3 [0] & !\u_display|digit3 
// [2])) # (\u_display|digit3 [3] & ((\u_display|digit3 [2]))) ) )

	.dataa(!\u_display|digit3 [3]),
	.datab(gnd),
	.datac(!\u_display|digit3 [0]),
	.datad(!\u_display|digit3 [2]),
	.datae(gnd),
	.dataf(!\u_display|digit3 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr1~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr1~0 .lut_mask = 64'h0A550A55FF5FFF5F;
defparam \u_display|u_digit3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N33
cyclonev_lcell_comb \u_display|u_digit3|WideOr0~0 (
// Equation(s):
// \u_display|u_digit3|WideOr0~0_combout  = (!\u_display|digit3 [2] & ((!\u_display|digit3 [1] $ (!\u_display|digit3 [3])))) # (\u_display|digit3 [2] & (!\u_display|digit3 [3] & ((!\u_display|digit3 [0]) # (!\u_display|digit3 [1]))))

	.dataa(!\u_display|digit3 [2]),
	.datab(!\u_display|digit3 [0]),
	.datac(!\u_display|digit3 [1]),
	.datad(!\u_display|digit3 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_display|u_digit3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr0~0 .extended_lut = "off";
defparam \u_display|u_digit3|WideOr0~0 .lut_mask = 64'h5EA05EA05EA05EA0;
defparam \u_display|u_digit3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \OV7670_SIOD~input (
	.i(OV7670_SIOD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OV7670_SIOD~input_o ));
// synopsys translate_off
defparam \OV7670_SIOD~input .bus_hold = "false";
defparam \OV7670_SIOD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
