Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar  7 19:10:12 2021
| Host         : DESKTOP-KFAJ11H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.280        0.000                      0                  269        0.112        0.000                      0                  269        4.500        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.280        0.000                      0                  269        0.112        0.000                      0                  269        4.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 Button_Debounce_ldb/F/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 1.735ns (24.001%)  route 5.494ns (75.999%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.707     5.310    Button_Debounce_ldb/F/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  Button_Debounce_ldb/F/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  Button_Debounce_ldb/F/counter_reg[14]/Q
                         net (fo=3, routed)           0.856     6.622    Button_Debounce_ldb/F/counter_reg[14]
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.152     6.774 f  Button_Debounce_ldb/F/holder_i_3/O
                         net (fo=3, routed)           0.580     7.354    Button_Debounce_ldb/F/holder_i_3_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.320     7.674 f  Button_Debounce_ldb/F/position[31]_i_8/O
                         net (fo=42, routed)          1.284     8.958    Button_Debounce_rdb/F/lbd
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.326     9.284 r  Button_Debounce_rdb/F/position[31]_i_4/O
                         net (fo=29, routed)          1.032    10.316    Button_Debounce_rdb/F/position[31]_i_4_n_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.149    10.465 r  Button_Debounce_rdb/F/position[31]_i_3/O
                         net (fo=5, routed)           0.610    11.076    Button_Debounce_rdb/F/counter_reg[9]_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.332    11.408 r  Button_Debounce_rdb/F/position[31]_i_1/O
                         net (fo=28, routed)          1.131    12.539    position[31]
    SLICE_X3Y62          FDRE                                         r  position_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.601    15.024    clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  position_reg[21]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y62          FDRE (Setup_fdre_C_R)       -0.429    14.818    position_reg[21]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 Button_Debounce_ldb/F/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 1.735ns (24.384%)  route 5.380ns (75.616%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.707     5.310    Button_Debounce_ldb/F/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  Button_Debounce_ldb/F/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  Button_Debounce_ldb/F/counter_reg[14]/Q
                         net (fo=3, routed)           0.856     6.622    Button_Debounce_ldb/F/counter_reg[14]
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.152     6.774 f  Button_Debounce_ldb/F/holder_i_3/O
                         net (fo=3, routed)           0.580     7.354    Button_Debounce_ldb/F/holder_i_3_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.320     7.674 f  Button_Debounce_ldb/F/position[31]_i_8/O
                         net (fo=42, routed)          1.284     8.958    Button_Debounce_rdb/F/lbd
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.326     9.284 r  Button_Debounce_rdb/F/position[31]_i_4/O
                         net (fo=29, routed)          1.032    10.316    Button_Debounce_rdb/F/position[31]_i_4_n_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.149    10.465 r  Button_Debounce_rdb/F/position[31]_i_3/O
                         net (fo=5, routed)           0.610    11.076    Button_Debounce_rdb/F/counter_reg[9]_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.332    11.408 r  Button_Debounce_rdb/F/position[31]_i_1/O
                         net (fo=28, routed)          1.017    12.425    position[31]
    SLICE_X6Y63          FDRE                                         r  position_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  position_reg[27]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524    14.737    position_reg[27]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 Button_Debounce_ldb/F/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 1.735ns (24.384%)  route 5.380ns (75.616%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.707     5.310    Button_Debounce_ldb/F/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  Button_Debounce_ldb/F/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  Button_Debounce_ldb/F/counter_reg[14]/Q
                         net (fo=3, routed)           0.856     6.622    Button_Debounce_ldb/F/counter_reg[14]
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.152     6.774 f  Button_Debounce_ldb/F/holder_i_3/O
                         net (fo=3, routed)           0.580     7.354    Button_Debounce_ldb/F/holder_i_3_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.320     7.674 f  Button_Debounce_ldb/F/position[31]_i_8/O
                         net (fo=42, routed)          1.284     8.958    Button_Debounce_rdb/F/lbd
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.326     9.284 r  Button_Debounce_rdb/F/position[31]_i_4/O
                         net (fo=29, routed)          1.032    10.316    Button_Debounce_rdb/F/position[31]_i_4_n_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.149    10.465 r  Button_Debounce_rdb/F/position[31]_i_3/O
                         net (fo=5, routed)           0.610    11.076    Button_Debounce_rdb/F/counter_reg[9]_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.332    11.408 r  Button_Debounce_rdb/F/position[31]_i_1/O
                         net (fo=28, routed)          1.017    12.425    position[31]
    SLICE_X6Y63          FDRE                                         r  position_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  position_reg[30]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524    14.737    position_reg[30]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 Button_Debounce_ldb/F/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 1.735ns (24.384%)  route 5.380ns (75.616%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.707     5.310    Button_Debounce_ldb/F/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  Button_Debounce_ldb/F/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  Button_Debounce_ldb/F/counter_reg[14]/Q
                         net (fo=3, routed)           0.856     6.622    Button_Debounce_ldb/F/counter_reg[14]
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.152     6.774 f  Button_Debounce_ldb/F/holder_i_3/O
                         net (fo=3, routed)           0.580     7.354    Button_Debounce_ldb/F/holder_i_3_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.320     7.674 f  Button_Debounce_ldb/F/position[31]_i_8/O
                         net (fo=42, routed)          1.284     8.958    Button_Debounce_rdb/F/lbd
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.326     9.284 r  Button_Debounce_rdb/F/position[31]_i_4/O
                         net (fo=29, routed)          1.032    10.316    Button_Debounce_rdb/F/position[31]_i_4_n_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.149    10.465 r  Button_Debounce_rdb/F/position[31]_i_3/O
                         net (fo=5, routed)           0.610    11.076    Button_Debounce_rdb/F/counter_reg[9]_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.332    11.408 r  Button_Debounce_rdb/F/position[31]_i_1/O
                         net (fo=28, routed)          1.017    12.425    position[31]
    SLICE_X6Y63          FDRE                                         r  position_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  position_reg[31]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524    14.737    position_reg[31]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 Button_Debounce_ldb/F/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 1.735ns (24.441%)  route 5.364ns (75.559%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.707     5.310    Button_Debounce_ldb/F/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  Button_Debounce_ldb/F/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  Button_Debounce_ldb/F/counter_reg[14]/Q
                         net (fo=3, routed)           0.856     6.622    Button_Debounce_ldb/F/counter_reg[14]
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.152     6.774 f  Button_Debounce_ldb/F/holder_i_3/O
                         net (fo=3, routed)           0.580     7.354    Button_Debounce_ldb/F/holder_i_3_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.320     7.674 f  Button_Debounce_ldb/F/position[31]_i_8/O
                         net (fo=42, routed)          1.284     8.958    Button_Debounce_rdb/F/lbd
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.326     9.284 r  Button_Debounce_rdb/F/position[31]_i_4/O
                         net (fo=29, routed)          1.032    10.316    Button_Debounce_rdb/F/position[31]_i_4_n_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.149    10.465 r  Button_Debounce_rdb/F/position[31]_i_3/O
                         net (fo=5, routed)           0.610    11.076    Button_Debounce_rdb/F/counter_reg[9]_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.332    11.408 r  Button_Debounce_rdb/F/position[31]_i_1/O
                         net (fo=28, routed)          1.001    12.409    position[31]
    SLICE_X2Y59          FDRE                                         r  position_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  position_reg[11]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y59          FDRE (Setup_fdre_C_R)       -0.524    14.725    position_reg[11]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 Button_Debounce_ldb/F/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 1.735ns (24.482%)  route 5.352ns (75.518%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.707     5.310    Button_Debounce_ldb/F/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  Button_Debounce_ldb/F/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  Button_Debounce_ldb/F/counter_reg[14]/Q
                         net (fo=3, routed)           0.856     6.622    Button_Debounce_ldb/F/counter_reg[14]
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.152     6.774 f  Button_Debounce_ldb/F/holder_i_3/O
                         net (fo=3, routed)           0.580     7.354    Button_Debounce_ldb/F/holder_i_3_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.320     7.674 f  Button_Debounce_ldb/F/position[31]_i_8/O
                         net (fo=42, routed)          1.284     8.958    Button_Debounce_rdb/F/lbd
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.326     9.284 r  Button_Debounce_rdb/F/position[31]_i_4/O
                         net (fo=29, routed)          1.032    10.316    Button_Debounce_rdb/F/position[31]_i_4_n_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.149    10.465 r  Button_Debounce_rdb/F/position[31]_i_3/O
                         net (fo=5, routed)           0.610    11.076    Button_Debounce_rdb/F/counter_reg[9]_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.332    11.408 r  Button_Debounce_rdb/F/position[31]_i_1/O
                         net (fo=28, routed)          0.989    12.396    position[31]
    SLICE_X2Y60          FDRE                                         r  position_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  position_reg[13]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y60          FDRE (Setup_fdre_C_R)       -0.524    14.725    position_reg[13]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -12.396    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 Button_Debounce_ldb/F/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.735ns (24.175%)  route 5.442ns (75.825%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.707     5.310    Button_Debounce_ldb/F/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  Button_Debounce_ldb/F/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  Button_Debounce_ldb/F/counter_reg[14]/Q
                         net (fo=3, routed)           0.856     6.622    Button_Debounce_ldb/F/counter_reg[14]
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.152     6.774 f  Button_Debounce_ldb/F/holder_i_3/O
                         net (fo=3, routed)           0.580     7.354    Button_Debounce_ldb/F/holder_i_3_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.320     7.674 f  Button_Debounce_ldb/F/position[31]_i_8/O
                         net (fo=42, routed)          1.284     8.958    Button_Debounce_rdb/F/lbd
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.326     9.284 r  Button_Debounce_rdb/F/position[31]_i_4/O
                         net (fo=29, routed)          1.032    10.316    Button_Debounce_rdb/F/position[31]_i_4_n_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.149    10.465 r  Button_Debounce_rdb/F/position[31]_i_3/O
                         net (fo=5, routed)           0.610    11.076    Button_Debounce_rdb/F/counter_reg[9]_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.332    11.408 r  Button_Debounce_rdb/F/position[31]_i_1/O
                         net (fo=28, routed)          1.079    12.486    position[31]
    SLICE_X4Y62          FDRE                                         r  position_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.599    15.022    clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  position_reg[22]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y62          FDRE (Setup_fdre_C_R)       -0.429    14.833    position_reg[22]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.486    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 Button_Debounce_ldb/F/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.735ns (24.175%)  route 5.442ns (75.825%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.707     5.310    Button_Debounce_ldb/F/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  Button_Debounce_ldb/F/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  Button_Debounce_ldb/F/counter_reg[14]/Q
                         net (fo=3, routed)           0.856     6.622    Button_Debounce_ldb/F/counter_reg[14]
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.152     6.774 f  Button_Debounce_ldb/F/holder_i_3/O
                         net (fo=3, routed)           0.580     7.354    Button_Debounce_ldb/F/holder_i_3_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.320     7.674 f  Button_Debounce_ldb/F/position[31]_i_8/O
                         net (fo=42, routed)          1.284     8.958    Button_Debounce_rdb/F/lbd
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.326     9.284 r  Button_Debounce_rdb/F/position[31]_i_4/O
                         net (fo=29, routed)          1.032    10.316    Button_Debounce_rdb/F/position[31]_i_4_n_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.149    10.465 r  Button_Debounce_rdb/F/position[31]_i_3/O
                         net (fo=5, routed)           0.610    11.076    Button_Debounce_rdb/F/counter_reg[9]_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.332    11.408 r  Button_Debounce_rdb/F/position[31]_i_1/O
                         net (fo=28, routed)          1.079    12.486    position[31]
    SLICE_X4Y62          FDRE                                         r  position_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.599    15.022    clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  position_reg[23]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y62          FDRE (Setup_fdre_C_R)       -0.429    14.833    position_reg[23]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.486    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 Button_Debounce_ldb/F/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 1.735ns (24.560%)  route 5.329ns (75.440%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.707     5.310    Button_Debounce_ldb/F/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  Button_Debounce_ldb/F/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  Button_Debounce_ldb/F/counter_reg[14]/Q
                         net (fo=3, routed)           0.856     6.622    Button_Debounce_ldb/F/counter_reg[14]
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.152     6.774 f  Button_Debounce_ldb/F/holder_i_3/O
                         net (fo=3, routed)           0.580     7.354    Button_Debounce_ldb/F/holder_i_3_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.320     7.674 f  Button_Debounce_ldb/F/position[31]_i_8/O
                         net (fo=42, routed)          1.284     8.958    Button_Debounce_rdb/F/lbd
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.326     9.284 r  Button_Debounce_rdb/F/position[31]_i_4/O
                         net (fo=29, routed)          1.032    10.316    Button_Debounce_rdb/F/position[31]_i_4_n_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.149    10.465 r  Button_Debounce_rdb/F/position[31]_i_3/O
                         net (fo=5, routed)           0.610    11.076    Button_Debounce_rdb/F/counter_reg[9]_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.332    11.408 r  Button_Debounce_rdb/F/position[31]_i_1/O
                         net (fo=28, routed)          0.966    12.374    position[31]
    SLICE_X6Y62          FDRE                                         r  position_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.599    15.022    clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  position_reg[24]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y62          FDRE (Setup_fdre_C_R)       -0.524    14.738    position_reg[24]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 Button_Debounce_ldb/F/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 1.735ns (24.560%)  route 5.329ns (75.440%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.707     5.310    Button_Debounce_ldb/F/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  Button_Debounce_ldb/F/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  Button_Debounce_ldb/F/counter_reg[14]/Q
                         net (fo=3, routed)           0.856     6.622    Button_Debounce_ldb/F/counter_reg[14]
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.152     6.774 f  Button_Debounce_ldb/F/holder_i_3/O
                         net (fo=3, routed)           0.580     7.354    Button_Debounce_ldb/F/holder_i_3_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.320     7.674 f  Button_Debounce_ldb/F/position[31]_i_8/O
                         net (fo=42, routed)          1.284     8.958    Button_Debounce_rdb/F/lbd
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.326     9.284 r  Button_Debounce_rdb/F/position[31]_i_4/O
                         net (fo=29, routed)          1.032    10.316    Button_Debounce_rdb/F/position[31]_i_4_n_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.149    10.465 r  Button_Debounce_rdb/F/position[31]_i_3/O
                         net (fo=5, routed)           0.610    11.076    Button_Debounce_rdb/F/counter_reg[9]_0
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.332    11.408 r  Button_Debounce_rdb/F/position[31]_i_1/O
                         net (fo=28, routed)          0.966    12.374    position[31]
    SLICE_X6Y62          FDRE                                         r  position_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.599    15.022    clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  position_reg[29]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y62          FDRE (Setup_fdre_C_R)       -0.524    14.738    position_reg[29]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                  2.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Button_Debounce_rdb/F/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_Debounce_rdb/F/holder_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.652%)  route 0.337ns (59.348%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.576     1.495    Button_Debounce_rdb/F/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  Button_Debounce_rdb/F/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Button_Debounce_rdb/F/counter_reg[12]/Q
                         net (fo=3, routed)           0.098     1.735    Button_Debounce_rdb/F/counter_reg[12]
    SLICE_X8Y50          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  Button_Debounce_rdb/F/holder_i_2__0/O
                         net (fo=5, routed)           0.239     2.019    Button_Debounce_rdb/F/holder_i_2__0_n_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.045     2.064 r  Button_Debounce_rdb/F/holder_i_1__0/O
                         net (fo=1, routed)           0.000     2.064    Button_Debounce_rdb/F/filtered
    SLICE_X8Y49          FDRE                                         r  Button_Debounce_rdb/F/holder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.917     2.082    Button_Debounce_rdb/F/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  Button_Debounce_rdb/F/holder_reg/C
                         clock pessimism             -0.250     1.831    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.120     1.951    Button_Debounce_rdb/F/holder_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 random/cur_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.604     1.523    random/clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  random/cur_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  random/cur_pos_reg[0]/Q
                         net (fo=1, routed)           0.119     1.784    random/cur_pos_reg_n_0_[0]
    SLICE_X4Y51          FDRE                                         r  random/pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.875     2.040    random/clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  random/pos_reg[0]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.070     1.609    random/pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blinky_pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_pulse/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.671     1.591    blinky_pulse/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  blinky_pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  blinky_pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.864    blinky_pulse/count_reg_n_0_[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.024 r  blinky_pulse/count0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.025    blinky_pulse/count0_carry_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.079 r  blinky_pulse/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.079    blinky_pulse/data0[5]
    SLICE_X0Y50          FDRE                                         r  blinky_pulse/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.878     2.043    blinky_pulse/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  blinky_pulse/count_reg[5]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    blinky_pulse/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 blinky_pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_pulse/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.671     1.591    blinky_pulse/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  blinky_pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  blinky_pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.864    blinky_pulse/count_reg_n_0_[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.024 r  blinky_pulse/count0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.025    blinky_pulse/count0_carry_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.090 r  blinky_pulse/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.090    blinky_pulse/data0[7]
    SLICE_X0Y50          FDRE                                         r  blinky_pulse/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.878     2.043    blinky_pulse/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  blinky_pulse/count_reg[7]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    blinky_pulse/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 blinky_pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_pulse/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.671     1.591    blinky_pulse/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  blinky_pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  blinky_pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.864    blinky_pulse/count_reg_n_0_[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.024 r  blinky_pulse/count0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.025    blinky_pulse/count0_carry_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.115 r  blinky_pulse/count0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.115    blinky_pulse/data0[6]
    SLICE_X0Y50          FDRE                                         r  blinky_pulse/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.878     2.043    blinky_pulse/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  blinky_pulse/count_reg[6]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    blinky_pulse/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 blinky_pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_pulse/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.671     1.591    blinky_pulse/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  blinky_pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  blinky_pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.864    blinky_pulse/count_reg_n_0_[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.024 r  blinky_pulse/count0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.025    blinky_pulse/count0_carry_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.115 r  blinky_pulse/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.115    blinky_pulse/data0[8]
    SLICE_X0Y50          FDRE                                         r  blinky_pulse/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.878     2.043    blinky_pulse/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  blinky_pulse/count_reg[8]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    blinky_pulse/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 blinky_pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_pulse/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.671     1.591    blinky_pulse/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  blinky_pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  blinky_pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.864    blinky_pulse/count_reg_n_0_[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.024 r  blinky_pulse/count0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.025    blinky_pulse/count0_carry_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.064 r  blinky_pulse/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.064    blinky_pulse/count0_carry__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.118 r  blinky_pulse/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.118    blinky_pulse/data0[9]
    SLICE_X0Y51          FDRE                                         r  blinky_pulse/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.878     2.043    blinky_pulse/clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  blinky_pulse/count_reg[9]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.897    blinky_pulse/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Button_Debounce_rdb/F/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_Debounce_rdb/F/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.491%)  route 0.171ns (32.509%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.642     1.562    Button_Debounce_rdb/F/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  Button_Debounce_rdb/F/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  Button_Debounce_rdb/F/counter_reg[11]/Q
                         net (fo=3, routed)           0.170     1.873    Button_Debounce_rdb/F/counter_reg[11]
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.918 r  Button_Debounce_rdb/F/counter[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.918    Button_Debounce_rdb/F/counter[8]_i_2__0_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.033 r  Button_Debounce_rdb/F/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.034    Button_Debounce_rdb/F/counter_reg[8]_i_1__0_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.088 r  Button_Debounce_rdb/F/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.088    Button_Debounce_rdb/F/counter_reg[12]_i_1__0_n_7
    SLICE_X9Y50          FDRE                                         r  Button_Debounce_rdb/F/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.847     2.012    Button_Debounce_rdb/F/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  Button_Debounce_rdb/F/counter_reg[12]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.866    Button_Debounce_rdb/F/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 random/cur_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.763%)  route 0.174ns (55.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.604     1.523    random/clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  random/cur_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  random/cur_pos_reg[2]/Q
                         net (fo=1, routed)           0.174     1.838    random/cur_pos_reg_n_0_[2]
    SLICE_X4Y51          FDRE                                         r  random/pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.875     2.040    random/clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  random/pos_reg[2]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.070     1.609    random/pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 blinky_pulse/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_pulse/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.671     1.591    blinky_pulse/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  blinky_pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  blinky_pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.864    blinky_pulse/count_reg_n_0_[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.024 r  blinky_pulse/count0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.025    blinky_pulse/count0_carry_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.064 r  blinky_pulse/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.064    blinky_pulse/count0_carry__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.129 r  blinky_pulse/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.129    blinky_pulse/data0[11]
    SLICE_X0Y51          FDRE                                         r  blinky_pulse/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.878     2.043    blinky_pulse/clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  blinky_pulse/count_reg[11]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.897    blinky_pulse/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y50    Button_Debounce_cdb/F/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y71     Button_Debounce_ldb/F/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y71     Button_Debounce_ldb/F/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y72     Button_Debounce_ldb/F/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y72     Button_Debounce_ldb/F/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y72     Button_Debounce_ldb/F/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y72     Button_Debounce_ldb/F/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y69     Button_Debounce_ldb/F/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y69     Button_Debounce_ldb/F/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y57    position_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53    Button_Debounce_cdb/F/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53    Button_Debounce_cdb/F/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53    Button_Debounce_cdb/F/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53    Button_Debounce_cdb/F/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y55    pow1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y55    pow1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y56    pow1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y53    Button_Debounce_cdb/F/holder_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y54     LED_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50    Button_Debounce_cdb/F/counter_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y52     position_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y52    Button_Debounce_cdb/F/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y52    Button_Debounce_cdb/F/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50    Button_Debounce_cdb/F/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50    Button_Debounce_cdb/F/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50    Button_Debounce_cdb/F/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    Button_Debounce_cdb/F/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    Button_Debounce_cdb/F/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    Button_Debounce_cdb/F/counter_reg[6]/C



