#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Nov 03 12:40:42 2016
# Process ID: 1592
# Current directory: C:/Users/Mustafa Sidiqi/Desktop/Digital_watch/digital_watch.runs/impl_1
# Command line: vivado.exe -log zynq_interrupt_system_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source zynq_interrupt_system_wrapper.tcl -notrace
# Log file: C:/Users/Mustafa Sidiqi/Desktop/Digital_watch/digital_watch.runs/impl_1/zynq_interrupt_system_wrapper.vdi
# Journal file: C:/Users/Mustafa Sidiqi/Desktop/Digital_watch/digital_watch.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source zynq_interrupt_system_wrapper.tcl -notrace
Command: open_checkpoint zynq_interrupt_system_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 206.617 ; gain = 0.000
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo:part0:1.0. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Mustafa Sidiqi/Desktop/Digital_watch/digital_watch.runs/impl_1/.Xil/Vivado-1592-LenovoYogaPro2/dcp/zynq_interrupt_system_wrapper_early.xdc]
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [C:/Users/Mustafa Sidiqi/Desktop/Digital_watch/digital_watch.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0_board.xdc:3]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [C:/Users/Mustafa Sidiqi/Desktop/Digital_watch/digital_watch.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0_board.xdc:5]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [C:/Users/Mustafa Sidiqi/Desktop/Digital_watch/digital_watch.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0_board.xdc:7]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [C:/Users/Mustafa Sidiqi/Desktop/Digital_watch/digital_watch.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0_board.xdc:9]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [C:/Users/Mustafa Sidiqi/Desktop/Digital_watch/digital_watch.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0_board.xdc:3]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [C:/Users/Mustafa Sidiqi/Desktop/Digital_watch/digital_watch.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0_board.xdc:5]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [C:/Users/Mustafa Sidiqi/Desktop/Digital_watch/digital_watch.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0_board.xdc:7]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [C:/Users/Mustafa Sidiqi/Desktop/Digital_watch/digital_watch.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0_board.xdc:9]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
Finished Parsing XDC File [C:/Users/Mustafa Sidiqi/Desktop/Digital_watch/digital_watch.runs/impl_1/.Xil/Vivado-1592-LenovoYogaPro2/dcp/zynq_interrupt_system_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.512 . Memory (MB): peak = 465.496 ; gain = 0.527
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.512 . Memory (MB): peak = 465.496 ; gain = 0.527
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with  build 1215546
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 466.398 ; gain = 259.781
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_interrupt_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 820.871 ; gain = 354.473
INFO: [Common 17-206] Exiting Vivado at Thu Nov 03 12:41:13 2016...
