RAMYA R

REG N0: 23000505
# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:

![Screenshot 2023-12-02 143210](https://github.com/ramya23000505/Experiment--02-Implementation-of-combinational-logic-/assets/149370791/754fb649-15e1-4fa2-bf22-29d07c333913)

## Truth Table

![Screenshot 2023-12-02 143302](https://github.com/ramya23000505/Experiment--02-Implementation-of-combinational-logic-/assets/149370791/5a38e6d4-543a-4b47-bf84-32f6b4a4e13b)

## RTL
![Screenshot 2023-12-02 143244](https://github.com/ramya23000505/Experiment--02-Implementation-of-combinational-logic-/assets/149370791/0dc67dad-f085-4606-b5ce-74aa494a6e1d)

## Timing Diagram
![image](https://github.com/ramya23000505/Experiment--02-Implementation-of-combinational-logic-/assets/149370791/ce2ca0c3-3359-4547-88be-a97348c69389)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
