#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Dec 06 14:43:39 2016
# Process ID: 1748
# Current directory: E:/Lin/vivado_learing/gpsImode_Proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9368 E:\Lin\vivado_learing\gpsImode_Proj\gpsImode_Proj.xpr
# Log file: E:/Lin/vivado_learing/gpsImode_Proj/vivado.log
# Journal file: E:/Lin/vivado_learing/gpsImode_Proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/ip_repo/newGpsIp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/gpsImode_Proj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'gpsImode.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
gpsImode_myImode_0_0

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 902.000 ; gain = 205.281
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  gpsImode_myImode_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:myImode:1.0 [get_ips  gpsImode_myImode_0_0] -log ip_upgrade.log
Upgrading 'E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd'
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:user:newGpsIp:1.0 - newGpsIp_0
Adding cell -- xilinx.com:user:myImode:1.0 - myImode_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <gpsImode> from BD file <E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd>
INFO: [IP_Flow 19-3422] Upgraded gpsImode_myImode_0_0 (myImode_v1.0 1.0) from revision 16 to revision 17
Wrote  : <E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Lin/vivado_learing/gpsImode_Proj/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 945.172 ; gain = 33.719
generate_target all [get_files  E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Verilog Output written to : E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.v
Verilog Output written to : E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode_wrapper.v
Wrote  : <E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block newGpsIp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myImode_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode.hwh
Generated Block Design Tcl file E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode_bd.tcl
Generated Hardware Definition File E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1091.789 ; gain = 143.504
export_ip_user_files -of_objects [get_files E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -directory E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.ip_user_files/sim_scripts -ip_user_files_dir E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.ip_user_files -ipstatic_source_dir E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.ip_user_files/ipstatic -force -quiet
make_wrapper -files [get_files E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 14:48:41 2016] Launched synth_1...
Run output will be captured here: E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.runs/synth_1/runme.log
[Tue Dec 06 14:48:41 2016] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name myImode_v1_0_v1_0_project -directory E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.tmp/myImode_v1_0_v1_0_project e:/Lin/vivado_learing/gpsImode_Proj/ip_repo/myImode_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/ip_repo/newGpsIp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/gpsImode_Proj/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 18 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/gpsimode_proj/gpsimode_proj.tmp/myimode_v1_0_v1_0_project/myImode_v1_0_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 06 14:56:13 2016...
update_ip_catalog -rebuild -repo_path e:/Lin/vivado_learing/gpsImode_Proj/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Lin/vivado_learing/gpsImode_Proj/ip_repo'
export_ip_user_files -of_objects [get_ips  gpsImode_myImode_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:myImode:1.0 [get_ips  gpsImode_myImode_0_0] -log ip_upgrade.log
Upgrading 'E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd'
INFO: [IP_Flow 19-3422] Upgraded gpsImode_myImode_0_0 (myImode_v1.0 1.0) from revision 17 to revision 18
Wrote  : <E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Lin/vivado_learing/gpsImode_Proj/ip_upgrade.log'.
generate_target all [get_files  E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd]
Verilog Output written to : E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.v
Verilog Output written to : E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode_wrapper.v
Wrote  : <E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block newGpsIp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myImode_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode.hwh
Generated Block Design Tcl file E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode_bd.tcl
Generated Hardware Definition File E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1262.965 ; gain = 0.000
export_ip_user_files -of_objects [get_files E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -directory E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.ip_user_files/sim_scripts -ip_user_files_dir E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.ip_user_files -ipstatic_source_dir E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.ip_user_files/ipstatic -force -quiet
make_wrapper -files [get_files E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -top
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 06 14:58:39 2016] Launched synth_1...
Run output will be captured here: E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.runs/synth_1/runme.log
[Tue Dec 06 14:58:39 2016] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Lin/vivado_learing/gpsImode_Proj/.Xil/Vivado-1748-DESKTOP-G26N4G8/dcp/gpsImode_wrapper_early.xdc]
Finished Parsing XDC File [E:/Lin/vivado_learing/gpsImode_Proj/.Xil/Vivado-1748-DESKTOP-G26N4G8/dcp/gpsImode_wrapper_early.xdc]
Parsing XDC File [E:/Lin/vivado_learing/gpsImode_Proj/.Xil/Vivado-1748-DESKTOP-G26N4G8/dcp/gpsImode_wrapper.xdc]
Finished Parsing XDC File [E:/Lin/vivado_learing/gpsImode_Proj/.Xil/Vivado-1748-DESKTOP-G26N4G8/dcp/gpsImode_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1439.688 ; gain = 0.363
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1439.688 ; gain = 0.363
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 28 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1553.055 ; gain = 270.926
file copy -force E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.runs/impl_1/gpsImode_wrapper.sysdef E:/Lin/vivado_learing/gpsImode_Proj/gpsImode_Proj.sdk/gpsImode_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 06 15:07:46 2016...
