circuit Sort4 : @[:@2.0]
  module Sort4 : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_in0 : UInt<16> @[:@6.4]
    input io_in1 : UInt<16> @[:@6.4]
    input io_in2 : UInt<16> @[:@6.4]
    input io_in3 : UInt<16> @[:@6.4]
    output io_out0 : UInt<16> @[:@6.4]
    output io_out1 : UInt<16> @[:@6.4]
    output io_out2 : UInt<16> @[:@6.4]
    output io_out3 : UInt<16> @[:@6.4]
  
    node _T_25 = lt(io_in0, io_in1) @[ChiselBootcamp23.scala 60:17:@12.4]
    node _GEN_0 = mux(_T_25, io_in0, io_in1) @[ChiselBootcamp23.scala 60:26:@13.4]
    node _GEN_1 = mux(_T_25, io_in1, io_in0) @[ChiselBootcamp23.scala 60:26:@13.4]
    node _T_26 = lt(io_in2, io_in3) @[ChiselBootcamp23.scala 67:17:@21.4]
    node _GEN_2 = mux(_T_26, io_in2, io_in3) @[ChiselBootcamp23.scala 67:27:@22.4]
    node _GEN_3 = mux(_T_26, io_in3, io_in2) @[ChiselBootcamp23.scala 67:27:@22.4]
    node row11 = _GEN_1 @[ChiselBootcamp23.scala 56:21:@9.4 ChiselBootcamp23.scala 62:15:@15.6 ChiselBootcamp23.scala 65:15:@19.6]
    node row12 = _GEN_2 @[ChiselBootcamp23.scala 57:21:@10.4 ChiselBootcamp23.scala 68:15:@23.6 ChiselBootcamp23.scala 71:15:@27.6]
    node _T_29 = lt(row11, row12) @[ChiselBootcamp23.scala 77:16:@32.4]
    node _GEN_4 = mux(_T_29, row11, row12) @[ChiselBootcamp23.scala 77:25:@33.4]
    node _GEN_5 = mux(_T_29, row12, row11) @[ChiselBootcamp23.scala 77:25:@33.4]
    node row10 = _GEN_0 @[ChiselBootcamp23.scala 55:21:@8.4 ChiselBootcamp23.scala 61:15:@14.6 ChiselBootcamp23.scala 64:15:@18.6]
    node row13 = _GEN_3 @[ChiselBootcamp23.scala 58:21:@11.4 ChiselBootcamp23.scala 69:15:@24.6 ChiselBootcamp23.scala 72:15:@28.6]
    node _T_32 = lt(row10, row13) @[ChiselBootcamp23.scala 87:16:@43.4]
    node _GEN_6 = mux(_T_32, row10, row13) @[ChiselBootcamp23.scala 87:25:@44.4]
    node _GEN_7 = mux(_T_32, row13, row10) @[ChiselBootcamp23.scala 87:25:@44.4]
    node row20 = _GEN_6 @[ChiselBootcamp23.scala 85:21:@41.4 ChiselBootcamp23.scala 88:15:@45.6 ChiselBootcamp23.scala 91:15:@49.6]
    node row21 = _GEN_4 @[ChiselBootcamp23.scala 74:21:@30.4 ChiselBootcamp23.scala 78:15:@34.6 ChiselBootcamp23.scala 81:15:@38.6]
    node _T_33 = lt(row20, row21) @[ChiselBootcamp23.scala 94:16:@52.4]
    node _GEN_8 = mux(_T_33, row20, row21) @[ChiselBootcamp23.scala 94:25:@53.4]
    node _GEN_9 = mux(_T_33, row21, row20) @[ChiselBootcamp23.scala 94:25:@53.4]
    node row22 = _GEN_5 @[ChiselBootcamp23.scala 75:21:@31.4 ChiselBootcamp23.scala 79:15:@35.6 ChiselBootcamp23.scala 82:15:@39.6]
    node row23 = _GEN_7 @[ChiselBootcamp23.scala 86:21:@42.4 ChiselBootcamp23.scala 89:15:@46.6 ChiselBootcamp23.scala 92:15:@50.6]
    node _T_34 = lt(row22, row23) @[ChiselBootcamp23.scala 102:16:@61.4]
    node _GEN_10 = mux(_T_34, row22, row23) @[ChiselBootcamp23.scala 102:25:@62.4]
    node _GEN_11 = mux(_T_34, row23, row22) @[ChiselBootcamp23.scala 102:25:@62.4]
    io_out0 <= _GEN_8 @[ChiselBootcamp23.scala 95:17:@54.6 ChiselBootcamp23.scala 98:17:@58.6]
    io_out1 <= _GEN_9 @[ChiselBootcamp23.scala 96:17:@55.6 ChiselBootcamp23.scala 99:17:@59.6]
    io_out2 <= _GEN_10 @[ChiselBootcamp23.scala 103:17:@63.6 ChiselBootcamp23.scala 106:17:@67.6]
    io_out3 <= _GEN_11 @[ChiselBootcamp23.scala 104:17:@64.6 ChiselBootcamp23.scala 107:17:@68.6]
