Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue May 17 12:30:03 2022
| Host         : mshrimp running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file PCFG_TOP_timing_summary_postroute_physopted.rpt -pb PCFG_TOP_timing_summary_postroute_physopted.pb -rpx PCFG_TOP_timing_summary_postroute_physopted.rpx
| Design       : PCFG_TOP
| Device       : 7s75-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-16  Warning           Large setup violation          2           
TIMING-18  Warning           Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (320)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (29)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (320)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: m_fpga_reset (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: PC_LATCH/latched_input_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_wr_b_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.785        0.000                      0                 2341        0.061        0.000                      0                 2341       11.646        0.000                       0                  1381  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
m_fpga_clk  {0.000 12.500}     25.000          40.000          
  sys_clk   {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
m_fpga_clk          2.240        0.000                      0                 2215        0.061        0.000                      0                 2215       11.646        0.000                       0                  1338  
  sys_clk           5.409        0.000                      0                   98        0.133        0.000                      0                   98       12.000        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk       m_fpga_clk          5.650        0.000                      0                   20        1.463        0.000                      0                   20  
m_fpga_clk    sys_clk             0.785        0.000                      0                   46        0.249        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  m_fpga_clk         m_fpga_clk               3.760        0.000                      0                   16       13.377        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        m_fpga_clk                  
(none)        sys_clk                     
(none)                      m_fpga_clk    
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  m_fpga_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        10.040ns  (logic 0.799ns (7.958%)  route 9.241ns (92.042%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 17.108 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745    13.520    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105    13.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611    14.236    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105    14.341 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.587    14.928    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.269    17.108    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.367    
                         clock uncertainty           -0.035    17.332    
    SLICE_X15Y62         FDRE (Setup_fdre_C_CE)      -0.164    17.168    clk_gen/CNT0/s_CNT3_U_reg[4]
  -------------------------------------------------------------------
                         required time                         17.168    
                         arrival time                         -14.928    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        10.040ns  (logic 0.799ns (7.958%)  route 9.241ns (92.042%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 17.108 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745    13.520    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105    13.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611    14.236    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105    14.341 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.587    14.928    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.269    17.108    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.367    
                         clock uncertainty           -0.035    17.332    
    SLICE_X15Y62         FDRE (Setup_fdre_C_CE)      -0.164    17.168    clk_gen/CNT0/s_CNT3_U_reg[5]
  -------------------------------------------------------------------
                         required time                         17.168    
                         arrival time                         -14.928    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        10.040ns  (logic 0.799ns (7.958%)  route 9.241ns (92.042%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 17.108 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745    13.520    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105    13.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611    14.236    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105    14.341 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.587    14.928    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.269    17.108    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.367    
                         clock uncertainty           -0.035    17.332    
    SLICE_X15Y62         FDRE (Setup_fdre_C_CE)      -0.164    17.168    clk_gen/CNT0/s_CNT3_U_reg[6]
  -------------------------------------------------------------------
                         required time                         17.168    
                         arrival time                         -14.928    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 0.799ns (8.045%)  route 9.133ns (91.955%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 17.107 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745    13.520    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105    13.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611    14.236    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105    14.341 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.479    14.820    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y63         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.268    17.107    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y63         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.366    
                         clock uncertainty           -0.035    17.331    
    SLICE_X15Y63         FDRE (Setup_fdre_C_CE)      -0.164    17.167    clk_gen/CNT0/s_CNT3_U_reg[10]
  -------------------------------------------------------------------
                         required time                         17.167    
                         arrival time                         -14.820    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[1]/CE
                            (falling edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 0.799ns (8.045%)  route 9.133ns (91.955%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 17.107 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745    13.520    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105    13.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611    14.236    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105    14.341 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.479    14.820    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y63         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.268    17.107    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y63         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.366    
                         clock uncertainty           -0.035    17.331    
    SLICE_X15Y63         FDSE (Setup_fdse_C_CE)      -0.164    17.167    clk_gen/CNT0/s_CNT3_U_reg[1]
  -------------------------------------------------------------------
                         required time                         17.167    
                         arrival time                         -14.820    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[7]/CE
                            (falling edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 0.799ns (8.045%)  route 9.133ns (91.955%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 17.107 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745    13.520    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105    13.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611    14.236    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105    14.341 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.479    14.820    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y63         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.268    17.107    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y63         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.366    
                         clock uncertainty           -0.035    17.331    
    SLICE_X15Y63         FDSE (Setup_fdse_C_CE)      -0.164    17.167    clk_gen/CNT0/s_CNT3_U_reg[7]
  -------------------------------------------------------------------
                         required time                         17.167    
                         arrival time                         -14.820    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 0.799ns (8.051%)  route 9.125ns (91.949%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 17.106 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745    13.520    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105    13.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611    14.236    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105    14.341 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.471    14.812    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X13Y64         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.267    17.106    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X13Y64         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.365    
                         clock uncertainty           -0.035    17.330    
    SLICE_X13Y64         FDRE (Setup_fdre_C_CE)      -0.164    17.166    clk_gen/CNT0/s_CNT3_U_reg[8]
  -------------------------------------------------------------------
                         required time                         17.166    
                         arrival time                         -14.812    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 0.799ns (8.051%)  route 9.125ns (91.949%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 17.106 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745    13.520    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105    13.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611    14.236    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105    14.341 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.471    14.812    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X13Y64         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.267    17.106    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X13Y64         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.365    
                         clock uncertainty           -0.035    17.330    
    SLICE_X13Y64         FDRE (Setup_fdre_C_CE)      -0.164    17.166    clk_gen/CNT0/s_CNT3_U_reg[9]
  -------------------------------------------------------------------
                         required time                         17.166    
                         arrival time                         -14.812    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 0.799ns (8.030%)  route 9.151ns (91.970%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 17.105 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745    13.520    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105    13.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611    14.236    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105    14.341 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.497    14.838    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.266    17.105    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.364    
                         clock uncertainty           -0.035    17.329    
    SLICE_X14Y65         FDRE (Setup_fdre_C_CE)      -0.132    17.197    clk_gen/CNT0/s_CNT3_U_reg[11]
  -------------------------------------------------------------------
                         required time                         17.197    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 0.799ns (8.030%)  route 9.151ns (91.970%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 17.105 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745    13.520    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105    13.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611    14.236    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105    14.341 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.497    14.838    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.266    17.105    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.364    
                         clock uncertainty           -0.035    17.329    
    SLICE_X14Y65         FDRE (Setup_fdre_C_CE)      -0.132    17.197    clk_gen/CNT0/s_CNT3_U_reg[12]
  -------------------------------------------------------------------
                         required time                         17.197    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                  2.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.562     1.669    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/aclk
    SLICE_X8Y69          FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     1.833 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/Q
                         net (fo=1, routed)           0.103     1.935    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[19]
    RAMB18_X0Y28         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.867     2.228    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y28         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.509     1.719    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.874    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 PCRAM_CTRL/counter/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.846%)  route 0.167ns (54.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.570     1.677    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y56          FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.818 r  PCRAM_CTRL/counter/cnt_reg[6]/Q
                         net (fo=7, routed)           0.167     1.984    PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y23         RAMB18E1                                     r  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.879     2.240    PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y23         RAMB18E1                                     r  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.509     1.731    
    RAMB18_X0Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.914    PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.260%)  route 0.164ns (53.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.562     1.669    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/aclk
    SLICE_X9Y69          FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.810 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/Q
                         net (fo=1, routed)           0.164     1.973    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[27]
    RAMB18_X0Y29         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.867     2.228    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y29         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.509     1.719    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.874    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.912%)  route 0.165ns (50.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.561     1.668    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/aclk
    SLICE_X10Y70         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/Q
                         net (fo=1, routed)           0.165     1.996    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[23]
    RAMB18_X0Y28         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.867     2.228    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y28         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.488     1.740    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     1.895    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.744%)  route 0.166ns (50.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.561     1.668    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/aclk
    SLICE_X10Y70         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/Q
                         net (fo=1, routed)           0.166     1.997    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[28]
    RAMB18_X0Y28         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.867     2.228    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y28         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.488     1.740    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.895    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.506%)  route 0.166ns (56.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y60          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.128     1.803 r  ADRAM_CTRL/counter/cnt_reg[4]/Q
                         net (fo=10, routed)          0.166     1.969    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.877     2.238    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.509     1.729    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.129     1.858    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.447%)  route 0.175ns (51.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.562     1.669    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/aclk
    SLICE_X10Y69         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/Q
                         net (fo=1, routed)           0.175     2.007    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[20]
    RAMB18_X0Y28         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.867     2.228    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y28         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.488     1.740    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.895    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.412%)  route 0.161ns (49.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.557     1.664    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/aclk
    SLICE_X8Y74          FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164     1.828 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/Q
                         net (fo=1, routed)           0.161     1.989    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[29]
    RAMB18_X0Y29         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.867     2.228    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y29         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.509     1.719    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.874    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/btrfly/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.560     1.667    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/btrfly/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y72          FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/btrfly/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.808 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/btrfly/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.064     1.872    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/MA[6]
    SLICE_X8Y72          LUT5 (Prop_lut5_I0_O)        0.045     1.917 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].mux41/O
                         net (fo=1, routed)           0.000     1.917    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].mux41_n_0
    SLICE_X8Y72          FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.828     2.188    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/aclk
    SLICE_X8Y72          FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg/C
                         clock pessimism             -0.509     1.680    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.121     1.801    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.563     1.670    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/aclk
    SLICE_X13Y81         FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[4]/Q
                         net (fo=1, routed)           0.055     1.866    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/p_1_in[5]
    SLICE_X13Y81         FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.832     2.192    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/aclk
    SLICE_X13Y81         FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[5]/C
                         clock pessimism             -0.523     1.670    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.078     1.748    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_fpga_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { m_fpga_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y28  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y28  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y29  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y29  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y24  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y21  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y26  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y26  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y23  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y23  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y68   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y68   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y68   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y68   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y78   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y78   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y76   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y76   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y63   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y63   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y68   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y68   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y68   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y68   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y78   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y78   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y76   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y76   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y63   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y63   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 0.948ns (4.968%)  route 18.134ns (95.032%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 30.428 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    14.003ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.398    19.826 r  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=6, routed)           0.295    20.121    main_ctrl/len_latch/max_reg[0][4]
    SLICE_X11Y60         LUT4 (Prop_lut4_I1_O)        0.235    20.356 r  main_ctrl/len_latch/RAM1_i_6/O
                         net (fo=1, routed)           0.650    21.006    main_ctrl/len_latch/RAM1_i_6_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.105    21.111 r  main_ctrl/len_latch/RAM1_i_5/O
                         net (fo=1, routed)           0.500    21.611    main_ctrl/len_latch/RAM1_i_5_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.105    21.716 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    22.130    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    22.235 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.276    38.511    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.300    30.428    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             14.003    44.431    
                         clock uncertainty           -0.035    44.396    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    43.920    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.920    
                         arrival time                         -38.511    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        19.084ns  (logic 0.948ns (4.968%)  route 18.136ns (95.032%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 30.428 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    14.003ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.398    19.826 r  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=6, routed)           0.295    20.121    main_ctrl/len_latch/max_reg[0][4]
    SLICE_X11Y60         LUT4 (Prop_lut4_I1_O)        0.235    20.356 r  main_ctrl/len_latch/RAM1_i_6/O
                         net (fo=1, routed)           0.650    21.006    main_ctrl/len_latch/RAM1_i_6_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.105    21.111 r  main_ctrl/len_latch/RAM1_i_5/O
                         net (fo=1, routed)           0.500    21.611    main_ctrl/len_latch/RAM1_i_5_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.105    21.716 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    22.130    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    22.235 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.277    38.512    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.300    30.428    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             14.003    44.431    
                         clock uncertainty           -0.035    44.396    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    44.009    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.009    
                         arrival time                         -38.512    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        19.102ns  (logic 0.948ns (4.963%)  route 18.154ns (95.037%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 30.399 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    14.003ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.398    19.826 r  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=6, routed)           0.295    20.121    main_ctrl/len_latch/max_reg[0][4]
    SLICE_X11Y60         LUT4 (Prop_lut4_I1_O)        0.235    20.356 r  main_ctrl/len_latch/RAM1_i_6/O
                         net (fo=1, routed)           0.650    21.006    main_ctrl/len_latch/RAM1_i_6_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.105    21.111 r  main_ctrl/len_latch/RAM1_i_5/O
                         net (fo=1, routed)           0.500    21.611    main_ctrl/len_latch/RAM1_i_5_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.105    21.716 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    22.130    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    22.235 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.295    38.530    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X8Y59          FDRE                                         r  ADRAM_CTRL/counter/max_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.271    30.399    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y59          FDRE                                         r  ADRAM_CTRL/counter/max_reg[10]/C
                         clock pessimism             14.003    44.402    
                         clock uncertainty           -0.035    44.367    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.136    44.231    ADRAM_CTRL/counter/max_reg[10]
  -------------------------------------------------------------------
                         required time                         44.231    
                         arrival time                         -38.530    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        19.102ns  (logic 0.948ns (4.963%)  route 18.154ns (95.037%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 30.399 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    14.003ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.398    19.826 r  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=6, routed)           0.295    20.121    main_ctrl/len_latch/max_reg[0][4]
    SLICE_X11Y60         LUT4 (Prop_lut4_I1_O)        0.235    20.356 r  main_ctrl/len_latch/RAM1_i_6/O
                         net (fo=1, routed)           0.650    21.006    main_ctrl/len_latch/RAM1_i_6_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.105    21.111 r  main_ctrl/len_latch/RAM1_i_5/O
                         net (fo=1, routed)           0.500    21.611    main_ctrl/len_latch/RAM1_i_5_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.105    21.716 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    22.130    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    22.235 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.295    38.530    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X8Y59          FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.271    30.399    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y59          FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/C
                         clock pessimism             14.003    44.402    
                         clock uncertainty           -0.035    44.367    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.136    44.231    ADRAM_CTRL/counter/max_reg[8]
  -------------------------------------------------------------------
                         required time                         44.231    
                         arrival time                         -38.530    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        19.102ns  (logic 0.948ns (4.963%)  route 18.154ns (95.037%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 30.399 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    14.003ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.398    19.826 r  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=6, routed)           0.295    20.121    main_ctrl/len_latch/max_reg[0][4]
    SLICE_X11Y60         LUT4 (Prop_lut4_I1_O)        0.235    20.356 r  main_ctrl/len_latch/RAM1_i_6/O
                         net (fo=1, routed)           0.650    21.006    main_ctrl/len_latch/RAM1_i_6_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.105    21.111 r  main_ctrl/len_latch/RAM1_i_5/O
                         net (fo=1, routed)           0.500    21.611    main_ctrl/len_latch/RAM1_i_5_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.105    21.716 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    22.130    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    22.235 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.295    38.530    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X8Y59          FDRE                                         r  ADRAM_CTRL/counter/max_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.271    30.399    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y59          FDRE                                         r  ADRAM_CTRL/counter/max_reg[9]/C
                         clock pessimism             14.003    44.402    
                         clock uncertainty           -0.035    44.367    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.136    44.231    ADRAM_CTRL/counter/max_reg[9]
  -------------------------------------------------------------------
                         required time                         44.231    
                         arrival time                         -38.530    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        19.035ns  (logic 0.948ns (4.980%)  route 18.087ns (95.020%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 30.398 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    14.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.398    19.826 r  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=6, routed)           0.295    20.121    main_ctrl/len_latch/max_reg[0][4]
    SLICE_X11Y60         LUT4 (Prop_lut4_I1_O)        0.235    20.356 r  main_ctrl/len_latch/RAM1_i_6/O
                         net (fo=1, routed)           0.650    21.006    main_ctrl/len_latch/RAM1_i_6_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.105    21.111 r  main_ctrl/len_latch/RAM1_i_5/O
                         net (fo=1, routed)           0.500    21.611    main_ctrl/len_latch/RAM1_i_5_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.105    21.716 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    22.130    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    22.235 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.228    38.463    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.270    30.398    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
                         clock pessimism             14.030    44.428    
                         clock uncertainty           -0.035    44.393    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.136    44.257    ADRAM_CTRL/counter/max_reg[3]
  -------------------------------------------------------------------
                         required time                         44.257    
                         arrival time                         -38.463    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        19.035ns  (logic 0.948ns (4.980%)  route 18.087ns (95.020%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 30.398 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    14.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.398    19.826 r  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=6, routed)           0.295    20.121    main_ctrl/len_latch/max_reg[0][4]
    SLICE_X11Y60         LUT4 (Prop_lut4_I1_O)        0.235    20.356 r  main_ctrl/len_latch/RAM1_i_6/O
                         net (fo=1, routed)           0.650    21.006    main_ctrl/len_latch/RAM1_i_6_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.105    21.111 r  main_ctrl/len_latch/RAM1_i_5/O
                         net (fo=1, routed)           0.500    21.611    main_ctrl/len_latch/RAM1_i_5_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.105    21.716 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    22.130    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    22.235 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.228    38.463    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.270    30.398    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
                         clock pessimism             14.030    44.428    
                         clock uncertainty           -0.035    44.393    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.136    44.257    ADRAM_CTRL/counter/max_reg[4]
  -------------------------------------------------------------------
                         required time                         44.257    
                         arrival time                         -38.463    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        19.035ns  (logic 0.948ns (4.980%)  route 18.087ns (95.020%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 30.398 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    14.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.398    19.826 r  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=6, routed)           0.295    20.121    main_ctrl/len_latch/max_reg[0][4]
    SLICE_X11Y60         LUT4 (Prop_lut4_I1_O)        0.235    20.356 r  main_ctrl/len_latch/RAM1_i_6/O
                         net (fo=1, routed)           0.650    21.006    main_ctrl/len_latch/RAM1_i_6_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.105    21.111 r  main_ctrl/len_latch/RAM1_i_5/O
                         net (fo=1, routed)           0.500    21.611    main_ctrl/len_latch/RAM1_i_5_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.105    21.716 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    22.130    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    22.235 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.228    38.463    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.270    30.398    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
                         clock pessimism             14.030    44.428    
                         clock uncertainty           -0.035    44.393    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.136    44.257    ADRAM_CTRL/counter/max_reg[5]
  -------------------------------------------------------------------
                         required time                         44.257    
                         arrival time                         -38.463    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.974ns  (logic 0.948ns (4.996%)  route 18.026ns (95.004%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 30.400 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    13.984ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.398    19.826 r  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=6, routed)           0.295    20.121    main_ctrl/len_latch/max_reg[0][4]
    SLICE_X11Y60         LUT4 (Prop_lut4_I1_O)        0.235    20.356 r  main_ctrl/len_latch/RAM1_i_6/O
                         net (fo=1, routed)           0.650    21.006    main_ctrl/len_latch/RAM1_i_6_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.105    21.111 r  main_ctrl/len_latch/RAM1_i_5/O
                         net (fo=1, routed)           0.500    21.611    main_ctrl/len_latch/RAM1_i_5_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.105    21.716 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    22.130    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    22.235 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.167    38.402    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X10Y59         FDRE                                         r  ADRAM_CTRL/counter/max_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.272    30.400    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y59         FDRE                                         r  ADRAM_CTRL/counter/max_reg[0]/C
                         clock pessimism             13.984    44.384    
                         clock uncertainty           -0.035    44.349    
    SLICE_X10Y59         FDRE (Setup_fdre_C_CE)      -0.136    44.213    ADRAM_CTRL/counter/max_reg[0]
  -------------------------------------------------------------------
                         required time                         44.213    
                         arrival time                         -38.402    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.974ns  (logic 0.948ns (4.996%)  route 18.026ns (95.004%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 30.400 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    13.984ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.398    19.826 r  ADRAM_CTRL/counter/max_reg[4]/Q
                         net (fo=6, routed)           0.295    20.121    main_ctrl/len_latch/max_reg[0][4]
    SLICE_X11Y60         LUT4 (Prop_lut4_I1_O)        0.235    20.356 r  main_ctrl/len_latch/RAM1_i_6/O
                         net (fo=1, routed)           0.650    21.006    main_ctrl/len_latch/RAM1_i_6_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.105    21.111 r  main_ctrl/len_latch/RAM1_i_5/O
                         net (fo=1, routed)           0.500    21.611    main_ctrl/len_latch/RAM1_i_5_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.105    21.716 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    22.130    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    22.235 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.167    38.402    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X10Y59         FDRE                                         r  ADRAM_CTRL/counter/max_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.272    30.400    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y59         FDRE                                         r  ADRAM_CTRL/counter/max_reg[1]/C
                         clock pessimism             13.984    44.384    
                         clock uncertainty           -0.035    44.349    
    SLICE_X10Y59         FDRE (Setup_fdre_C_CE)      -0.136    44.213    ADRAM_CTRL/counter/max_reg[1]
  -------------------------------------------------------------------
                         required time                         44.213    
                         arrival time                         -38.402    
  -------------------------------------------------------------------
                         slack                                  5.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.954%)  route 0.251ns (64.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.404ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    7.936ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.571     2.392    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y52         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     2.533 r  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=6, routed)           0.251     2.785    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.880    10.404    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -7.936     2.468    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.651    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.791%)  route 0.228ns (58.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.398ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    7.957ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.568     2.389    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     2.553 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=5, routed)           0.228     2.782    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.874    10.398    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -7.957     2.441    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.624    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 AD_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.365%)  route 0.376ns (69.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.398ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    7.936ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.570     2.391    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.164     2.555 r  AD_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           0.376     2.932    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.874    10.398    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -7.936     2.462    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.758    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.758    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.438%)  route 0.274ns (62.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.398ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    7.936ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.569     2.390    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y59         FDRE                                         r  ADRAM_CTRL/counter/max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.164     2.554 r  ADRAM_CTRL/counter/max_reg[0]/Q
                         net (fo=10, routed)          0.274     2.829    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.874    10.398    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -7.936     2.462    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.645    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.759%)  route 0.303ns (68.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.404ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    7.936ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.571     2.392    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y51         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     2.533 r  OPTRAM_CTRL/counter/cnt_reg[7]/Q
                         net (fo=5, routed)           0.303     2.836    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.880    10.404    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -7.936     2.468    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.651    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.597%)  route 0.305ns (68.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.404ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    7.936ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.571     2.392    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y50         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     2.533 r  OPTRAM_CTRL/counter/cnt_reg[0]/Q
                         net (fo=10, routed)          0.305     2.839    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.880    10.404    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -7.936     2.468    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.651    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.129%)  route 0.270ns (67.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.404ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    7.936ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.571     2.392    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y52         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.128     2.520 r  OPTRAM_CTRL/counter/cnt_reg[4]/Q
                         net (fo=10, routed)          0.270     2.791    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.880    10.404    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -7.936     2.468    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     2.598    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.670%)  route 0.319ns (69.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.404ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    7.936ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.571     2.392    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y52         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     2.533 r  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=9, routed)           0.319     2.852    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.880    10.404    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -7.936     2.468    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.651    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.507%)  route 0.321ns (69.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.404ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    7.936ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.571     2.392    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y51         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     2.533 r  OPTRAM_CTRL/counter/cnt_reg[8]/Q
                         net (fo=6, routed)           0.321     2.855    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.880    10.404    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -7.936     2.468    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.651    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.367%)  route 0.323ns (69.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.404ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    7.936ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.571     2.392    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y51         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     2.533 r  OPTRAM_CTRL/counter/cnt_reg[10]/Q
                         net (fo=3, routed)           0.323     2.857    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.880    10.404    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y21         RAMB18E1                                     r  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -7.936     2.468    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.651    OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { s_sys_clk_g/I }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y24   ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y21   OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1  s_sys_clk_g/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y59    ADRAM_CTRL/counter/max_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y60    ADRAM_CTRL/counter/max_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y60    ADRAM_CTRL/counter/max_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y60    ADRAM_CTRL/counter/max_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y59    ADRAM_CTRL/counter/max_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y59    ADRAM_CTRL/counter/max_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y60    ADRAM_CTRL/counter/max_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y60    ADRAM_CTRL/counter/max_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y59    ADRAM_CTRL/counter/max_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y59    ADRAM_CTRL/counter/max_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y59   ADRAM_CTRL/counter/max_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y60    ADRAM_CTRL/counter/max_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y60    ADRAM_CTRL/counter/max_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.390ns (33.460%)  route 2.764ns (66.540%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -14.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 29.609 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.433    19.861 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.678    20.539    ADRAM_CTRL/counter/Q[3]
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.115    20.654 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.314    20.968    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.264    21.232 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    21.232    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.689 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           1.148    22.837    ADRAM_CTRL/counter/CO[0]
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.121    22.958 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.625    23.583    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X9Y60          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.270    29.609    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y60          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              0.174    29.783    
                         clock uncertainty           -0.035    29.748    
    SLICE_X9Y60          FDRE (Setup_fdre_C_R)       -0.515    29.233    ADRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.233    
                         arrival time                         -23.583    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.390ns (33.460%)  route 2.764ns (66.540%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -14.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 29.609 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.433    19.861 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.678    20.539    ADRAM_CTRL/counter/Q[3]
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.115    20.654 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.314    20.968    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.264    21.232 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    21.232    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.689 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           1.148    22.837    ADRAM_CTRL/counter/CO[0]
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.121    22.958 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.625    23.583    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X9Y60          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.270    29.609    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y60          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism              0.174    29.783    
                         clock uncertainty           -0.035    29.748    
    SLICE_X9Y60          FDRE (Setup_fdre_C_R)       -0.515    29.233    ADRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.233    
                         arrival time                         -23.583    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.390ns (33.644%)  route 2.741ns (66.356%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -14.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 29.676 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.433    19.861 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.678    20.539    ADRAM_CTRL/counter/Q[3]
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.115    20.654 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.314    20.968    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.264    21.232 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    21.232    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.689 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           1.148    22.837    ADRAM_CTRL/counter/CO[0]
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.121    22.958 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.602    23.560    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X7Y61          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.337    29.676    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X7Y61          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              0.174    29.850    
                         clock uncertainty           -0.035    29.815    
    SLICE_X7Y61          FDRE (Setup_fdre_C_R)       -0.515    29.300    ADRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         29.300    
                         arrival time                         -23.560    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.390ns (33.644%)  route 2.741ns (66.356%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -14.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 29.676 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.433    19.861 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.678    20.539    ADRAM_CTRL/counter/Q[3]
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.115    20.654 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.314    20.968    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.264    21.232 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    21.232    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.689 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           1.148    22.837    ADRAM_CTRL/counter/CO[0]
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.121    22.958 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.602    23.560    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X7Y61          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.337    29.676    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X7Y61          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism              0.174    29.850    
                         clock uncertainty           -0.035    29.815    
    SLICE_X7Y61          FDRE (Setup_fdre_C_R)       -0.515    29.300    ADRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.300    
                         arrival time                         -23.560    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.390ns (33.644%)  route 2.741ns (66.356%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -14.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 29.676 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.433    19.861 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.678    20.539    ADRAM_CTRL/counter/Q[3]
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.115    20.654 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.314    20.968    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.264    21.232 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    21.232    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.689 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           1.148    22.837    ADRAM_CTRL/counter/CO[0]
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.121    22.958 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.602    23.560    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X7Y61          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.337    29.676    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X7Y61          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[8]/C
                         clock pessimism              0.174    29.850    
                         clock uncertainty           -0.035    29.815    
    SLICE_X7Y61          FDRE (Setup_fdre_C_R)       -0.515    29.300    ADRAM_CTRL/counter/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.300    
                         arrival time                         -23.560    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.390ns (34.730%)  route 2.612ns (65.270%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -14.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 29.678 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.433    19.861 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.678    20.539    ADRAM_CTRL/counter/Q[3]
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.115    20.654 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.314    20.968    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.264    21.232 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    21.232    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.689 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           1.148    22.837    ADRAM_CTRL/counter/CO[0]
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.121    22.958 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.473    23.431    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X6Y59          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.339    29.678    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y59          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism              0.174    29.852    
                         clock uncertainty           -0.035    29.817    
    SLICE_X6Y59          FDRE (Setup_fdre_C_R)       -0.586    29.231    ADRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.231    
                         arrival time                         -23.431    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.390ns (34.730%)  route 2.612ns (65.270%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -14.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 29.678 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.433    19.861 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.678    20.539    ADRAM_CTRL/counter/Q[3]
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.115    20.654 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.314    20.968    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.264    21.232 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    21.232    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.689 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           1.148    22.837    ADRAM_CTRL/counter/CO[0]
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.121    22.958 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.473    23.431    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X6Y59          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.339    29.678    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y59          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              0.174    29.852    
                         clock uncertainty           -0.035    29.817    
    SLICE_X6Y59          FDRE (Setup_fdre_C_R)       -0.586    29.231    ADRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.231    
                         arrival time                         -23.431    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.390ns (34.730%)  route 2.612ns (65.270%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -14.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 29.678 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.433    19.861 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.678    20.539    ADRAM_CTRL/counter/Q[3]
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.115    20.654 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.314    20.968    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.264    21.232 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    21.232    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.689 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           1.148    22.837    ADRAM_CTRL/counter/CO[0]
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.121    22.958 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.473    23.431    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X6Y59          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.339    29.678    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y59          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              0.174    29.852    
                         clock uncertainty           -0.035    29.817    
    SLICE_X6Y59          FDRE (Setup_fdre_C_R)       -0.586    29.231    ADRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.231    
                         arrival time                         -23.431    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.390ns (34.730%)  route 2.612ns (65.270%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -14.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 29.678 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.433    19.861 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.678    20.539    ADRAM_CTRL/counter/Q[3]
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.115    20.654 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.314    20.968    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.264    21.232 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    21.232    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.689 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           1.148    22.837    ADRAM_CTRL/counter/CO[0]
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.121    22.958 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.473    23.431    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X6Y59          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.339    29.678    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y59          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              0.174    29.852    
                         clock uncertainty           -0.035    29.817    
    SLICE_X6Y59          FDRE (Setup_fdre_C_R)       -0.586    29.231    ADRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.231    
                         arrival time                         -23.431    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.390ns (34.730%)  route 2.612ns (65.270%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -14.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 29.678 - 25.000 ) 
    Source Clock Delay      (SCD):    19.428ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.433    19.861 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.678    20.539    ADRAM_CTRL/counter/Q[3]
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.115    20.654 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.314    20.968    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.264    21.232 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    21.232    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.689 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           1.148    22.837    ADRAM_CTRL/counter/CO[0]
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.121    22.958 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.473    23.431    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X6Y59          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.339    29.678    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y59          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[7]/C
                         clock pessimism              0.174    29.852    
                         clock uncertainty           -0.035    29.817    
    SLICE_X6Y59          FDRE (Setup_fdre_C_R)       -0.586    29.231    ADRAM_CTRL/counter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.231    
                         arrival time                         -23.431    
  -------------------------------------------------------------------
                         slack                                  5.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.272ns (25.303%)  route 0.803ns (74.697%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.569     2.390    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y58          FDRE                                         r  ADRAM_CTRL/counter/max_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.128     2.518 r  ADRAM_CTRL/counter/max_reg[7]/Q
                         net (fo=7, routed)           0.224     2.743    main_ctrl/len_latch/max_reg[0][7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I4_O)        0.099     2.842 f  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.456     3.298    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.045     3.343 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.122     3.465    main_ctrl/s_hot__4_0
    SLICE_X7Y60          FDRE                                         r  main_ctrl/s_hot_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.869     2.229    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X7Y60          FDRE                                         r  main_ctrl/s_hot_reg[1]/C
                         clock pessimism             -0.188     2.041    
    SLICE_X7Y60          FDRE (Hold_fdre_C_CE)       -0.039     2.002    main_ctrl/s_hot_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.272ns (25.303%)  route 0.803ns (74.697%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.569     2.390    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y58          FDRE                                         r  ADRAM_CTRL/counter/max_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.128     2.518 r  ADRAM_CTRL/counter/max_reg[7]/Q
                         net (fo=7, routed)           0.224     2.743    main_ctrl/len_latch/max_reg[0][7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I4_O)        0.099     2.842 f  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.456     3.298    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.045     3.343 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.122     3.465    main_ctrl/s_hot__4_0
    SLICE_X7Y60          FDRE                                         r  main_ctrl/s_hot_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.869     2.229    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X7Y60          FDRE                                         r  main_ctrl/s_hot_reg[2]/C
                         clock pessimism             -0.188     2.041    
    SLICE_X7Y60          FDRE (Hold_fdre_C_CE)       -0.039     2.002    main_ctrl/s_hot_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.272ns (25.303%)  route 0.803ns (74.697%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.569     2.390    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y58          FDRE                                         r  ADRAM_CTRL/counter/max_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.128     2.518 r  ADRAM_CTRL/counter/max_reg[7]/Q
                         net (fo=7, routed)           0.224     2.743    main_ctrl/len_latch/max_reg[0][7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I4_O)        0.099     2.842 f  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.456     3.298    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.045     3.343 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.122     3.465    main_ctrl/s_hot__4_0
    SLICE_X7Y60          FDRE                                         r  main_ctrl/s_hot_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.869     2.229    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X7Y60          FDRE                                         r  main_ctrl/s_hot_reg[5]/C
                         clock pessimism             -0.188     2.041    
    SLICE_X7Y60          FDRE (Hold_fdre_C_CE)       -0.039     2.002    main_ctrl/s_hot_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.272ns (25.303%)  route 0.803ns (74.697%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.569     2.390    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y58          FDRE                                         r  ADRAM_CTRL/counter/max_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.128     2.518 r  ADRAM_CTRL/counter/max_reg[7]/Q
                         net (fo=7, routed)           0.224     2.743    main_ctrl/len_latch/max_reg[0][7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I4_O)        0.099     2.842 f  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.456     3.298    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.045     3.343 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.122     3.465    main_ctrl/s_hot__4_0
    SLICE_X7Y60          FDRE                                         r  main_ctrl/s_hot_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.869     2.229    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X7Y60          FDRE                                         r  main_ctrl/s_hot_reg[6]/C
                         clock pessimism             -0.188     2.041    
    SLICE_X7Y60          FDRE (Hold_fdre_C_CE)       -0.039     2.002    main_ctrl/s_hot_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.272ns (25.303%)  route 0.803ns (74.697%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.569     2.390    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y58          FDRE                                         r  ADRAM_CTRL/counter/max_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.128     2.518 r  ADRAM_CTRL/counter/max_reg[7]/Q
                         net (fo=7, routed)           0.224     2.743    main_ctrl/len_latch/max_reg[0][7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I4_O)        0.099     2.842 f  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.456     3.298    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.045     3.343 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.122     3.465    main_ctrl/s_hot__4_0
    SLICE_X7Y60          FDRE                                         r  main_ctrl/s_hot_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.869     2.229    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X7Y60          FDRE                                         r  main_ctrl/s_hot_reg[8]/C
                         clock pessimism             -0.188     2.041    
    SLICE_X7Y60          FDRE (Hold_fdre_C_CE)       -0.039     2.002    main_ctrl/s_hot_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.499ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.272ns (23.994%)  route 0.862ns (76.006%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.569     2.390    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y58          FDRE                                         r  ADRAM_CTRL/counter/max_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.128     2.518 r  ADRAM_CTRL/counter/max_reg[7]/Q
                         net (fo=7, routed)           0.224     2.743    main_ctrl/len_latch/max_reg[0][7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I4_O)        0.099     2.842 f  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.456     3.298    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.045     3.343 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.181     3.524    main_ctrl/s_hot__4_0
    SLICE_X6Y60          FDSE                                         r  main_ctrl/s_hot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.869     2.229    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X6Y60          FDSE                                         r  main_ctrl/s_hot_reg[0]/C
                         clock pessimism             -0.188     2.041    
    SLICE_X6Y60          FDSE (Hold_fdse_C_CE)       -0.016     2.025    main_ctrl/s_hot_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.272ns (23.994%)  route 0.862ns (76.006%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.569     2.390    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y58          FDRE                                         r  ADRAM_CTRL/counter/max_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.128     2.518 r  ADRAM_CTRL/counter/max_reg[7]/Q
                         net (fo=7, routed)           0.224     2.743    main_ctrl/len_latch/max_reg[0][7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I4_O)        0.099     2.842 f  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.456     3.298    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.045     3.343 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.181     3.524    main_ctrl/s_hot__4_0
    SLICE_X6Y60          FDRE                                         r  main_ctrl/s_hot_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.869     2.229    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X6Y60          FDRE                                         r  main_ctrl/s_hot_reg[3]/C
                         clock pessimism             -0.188     2.041    
    SLICE_X6Y60          FDRE (Hold_fdre_C_CE)       -0.016     2.025    main_ctrl/s_hot_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.272ns (23.994%)  route 0.862ns (76.006%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.569     2.390    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y58          FDRE                                         r  ADRAM_CTRL/counter/max_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.128     2.518 r  ADRAM_CTRL/counter/max_reg[7]/Q
                         net (fo=7, routed)           0.224     2.743    main_ctrl/len_latch/max_reg[0][7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I4_O)        0.099     2.842 f  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.456     3.298    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.045     3.343 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.181     3.524    main_ctrl/s_hot__4_0
    SLICE_X6Y60          FDRE                                         r  main_ctrl/s_hot_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.869     2.229    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X6Y60          FDRE                                         r  main_ctrl/s_hot_reg[4]/C
                         clock pessimism             -0.188     2.041    
    SLICE_X6Y60          FDRE (Hold_fdre_C_CE)       -0.016     2.025    main_ctrl/s_hot_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.272ns (23.994%)  route 0.862ns (76.006%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.569     2.390    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X9Y58          FDRE                                         r  ADRAM_CTRL/counter/max_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.128     2.518 r  ADRAM_CTRL/counter/max_reg[7]/Q
                         net (fo=7, routed)           0.224     2.743    main_ctrl/len_latch/max_reg[0][7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I4_O)        0.099     2.842 f  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.456     3.298    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.045     3.343 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.181     3.524    main_ctrl/s_hot__4_0
    SLICE_X6Y60          FDRE                                         r  main_ctrl/s_hot_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.869     2.229    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X6Y60          FDRE                                         r  main_ctrl/s_hot_reg[7]/C
                         clock pessimism             -0.188     2.041    
    SLICE_X6Y60          FDRE (Hold_fdre_C_CE)       -0.016     2.025    main_ctrl/s_hot_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.851ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.368ns (25.432%)  route 1.079ns (74.568%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.569     2.390    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y59          FDRE                                         r  ADRAM_CTRL/counter/max_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     2.554 r  ADRAM_CTRL/counter/max_reg[10]/Q
                         net (fo=3, routed)           0.317     2.872    ADRAM_CTRL/counter/Q[10]
    SLICE_X7Y59          LUT6 (Prop_lut6_I5_O)        0.045     2.917 r  ADRAM_CTRL/counter/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000     2.917    ADRAM_CTRL/counter/eqOp_carry_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     3.032 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.515     3.547    ADRAM_CTRL/counter/CO[0]
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.044     3.591 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.247     3.837    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X6Y59          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.870     2.230    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y59          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism             -0.188     2.042    
    SLICE_X6Y59          FDRE (Hold_fdre_C_R)        -0.056     1.986    ADRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           3.837    
  -------------------------------------------------------------------
                         slack                                  1.851    





---------------------------------------------------------------------------------------------------
From Clock:  m_fpga_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 main_ctrl/len_latch/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        24.302ns  (logic 0.589ns (2.424%)  route 23.713ns (97.576%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 30.428 - 25.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.383     4.896    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y60         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.379     5.275 r  main_ctrl/len_latch/latched_input_reg[7]/Q
                         net (fo=1, routed)           7.023    12.298    main_ctrl/len_latch/latched_input_reg_n_0_[7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.403 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    12.818    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    12.923 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.276    29.198    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.300    30.428    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.066    30.494    
                         clock uncertainty           -0.035    30.459    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    29.983    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.983    
                         arrival time                         -29.198    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 main_ctrl/len_latch/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        24.303ns  (logic 0.589ns (2.424%)  route 23.714ns (97.576%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 30.428 - 25.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.383     4.896    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y60         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.379     5.275 r  main_ctrl/len_latch/latched_input_reg[7]/Q
                         net (fo=1, routed)           7.023    12.298    main_ctrl/len_latch/latched_input_reg_n_0_[7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.403 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    12.818    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    12.923 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.277    29.200    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.300    30.428    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.066    30.494    
                         clock uncertainty           -0.035    30.459    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    30.072    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         30.072    
                         arrival time                         -29.200    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 main_ctrl/len_latch/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        24.322ns  (logic 0.589ns (2.422%)  route 23.733ns (97.578%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 30.399 - 25.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.383     4.896    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y60         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.379     5.275 r  main_ctrl/len_latch/latched_input_reg[7]/Q
                         net (fo=1, routed)           7.023    12.298    main_ctrl/len_latch/latched_input_reg_n_0_[7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.403 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    12.818    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    12.923 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.295    29.218    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X8Y59          FDRE                                         r  ADRAM_CTRL/counter/max_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.271    30.399    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y59          FDRE                                         r  ADRAM_CTRL/counter/max_reg[10]/C
                         clock pessimism              0.066    30.465    
                         clock uncertainty           -0.035    30.430    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.136    30.294    ADRAM_CTRL/counter/max_reg[10]
  -------------------------------------------------------------------
                         required time                         30.294    
                         arrival time                         -29.218    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 main_ctrl/len_latch/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        24.322ns  (logic 0.589ns (2.422%)  route 23.733ns (97.578%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 30.399 - 25.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.383     4.896    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y60         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.379     5.275 r  main_ctrl/len_latch/latched_input_reg[7]/Q
                         net (fo=1, routed)           7.023    12.298    main_ctrl/len_latch/latched_input_reg_n_0_[7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.403 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    12.818    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    12.923 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.295    29.218    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X8Y59          FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.271    30.399    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y59          FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/C
                         clock pessimism              0.066    30.465    
                         clock uncertainty           -0.035    30.430    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.136    30.294    ADRAM_CTRL/counter/max_reg[8]
  -------------------------------------------------------------------
                         required time                         30.294    
                         arrival time                         -29.218    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 main_ctrl/len_latch/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        24.322ns  (logic 0.589ns (2.422%)  route 23.733ns (97.578%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 30.399 - 25.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.383     4.896    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y60         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.379     5.275 r  main_ctrl/len_latch/latched_input_reg[7]/Q
                         net (fo=1, routed)           7.023    12.298    main_ctrl/len_latch/latched_input_reg_n_0_[7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.403 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    12.818    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    12.923 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.295    29.218    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X8Y59          FDRE                                         r  ADRAM_CTRL/counter/max_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.271    30.399    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y59          FDRE                                         r  ADRAM_CTRL/counter/max_reg[9]/C
                         clock pessimism              0.066    30.465    
                         clock uncertainty           -0.035    30.430    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.136    30.294    ADRAM_CTRL/counter/max_reg[9]
  -------------------------------------------------------------------
                         required time                         30.294    
                         arrival time                         -29.218    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 main_ctrl/len_latch/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        24.254ns  (logic 0.589ns (2.428%)  route 23.665ns (97.572%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 30.398 - 25.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.383     4.896    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y60         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.379     5.275 r  main_ctrl/len_latch/latched_input_reg[7]/Q
                         net (fo=1, routed)           7.023    12.298    main_ctrl/len_latch/latched_input_reg_n_0_[7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.403 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    12.818    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    12.923 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.228    29.151    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.270    30.398    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
                         clock pessimism              0.066    30.464    
                         clock uncertainty           -0.035    30.429    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.136    30.293    ADRAM_CTRL/counter/max_reg[3]
  -------------------------------------------------------------------
                         required time                         30.293    
                         arrival time                         -29.151    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 main_ctrl/len_latch/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        24.254ns  (logic 0.589ns (2.428%)  route 23.665ns (97.572%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 30.398 - 25.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.383     4.896    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y60         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.379     5.275 r  main_ctrl/len_latch/latched_input_reg[7]/Q
                         net (fo=1, routed)           7.023    12.298    main_ctrl/len_latch/latched_input_reg_n_0_[7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.403 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    12.818    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    12.923 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.228    29.151    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.270    30.398    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
                         clock pessimism              0.066    30.464    
                         clock uncertainty           -0.035    30.429    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.136    30.293    ADRAM_CTRL/counter/max_reg[4]
  -------------------------------------------------------------------
                         required time                         30.293    
                         arrival time                         -29.151    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 main_ctrl/len_latch/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        24.254ns  (logic 0.589ns (2.428%)  route 23.665ns (97.572%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 30.398 - 25.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.383     4.896    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y60         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.379     5.275 r  main_ctrl/len_latch/latched_input_reg[7]/Q
                         net (fo=1, routed)           7.023    12.298    main_ctrl/len_latch/latched_input_reg_n_0_[7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.403 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    12.818    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    12.923 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.228    29.151    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.270    30.398    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y60          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
                         clock pessimism              0.066    30.464    
                         clock uncertainty           -0.035    30.429    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.136    30.293    ADRAM_CTRL/counter/max_reg[5]
  -------------------------------------------------------------------
                         required time                         30.293    
                         arrival time                         -29.151    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 main_ctrl/len_latch/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        24.194ns  (logic 0.589ns (2.435%)  route 23.605ns (97.565%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 30.400 - 25.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.383     4.896    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y60         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.379     5.275 r  main_ctrl/len_latch/latched_input_reg[7]/Q
                         net (fo=1, routed)           7.023    12.298    main_ctrl/len_latch/latched_input_reg_n_0_[7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.403 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    12.818    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    12.923 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.167    29.090    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X10Y59         FDRE                                         r  ADRAM_CTRL/counter/max_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.272    30.400    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y59         FDRE                                         r  ADRAM_CTRL/counter/max_reg[0]/C
                         clock pessimism              0.066    30.466    
                         clock uncertainty           -0.035    30.431    
    SLICE_X10Y59         FDRE (Setup_fdre_C_CE)      -0.136    30.295    ADRAM_CTRL/counter/max_reg[0]
  -------------------------------------------------------------------
                         required time                         30.295    
                         arrival time                         -29.090    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 main_ctrl/len_latch/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@25.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        24.194ns  (logic 0.589ns (2.435%)  route 23.605ns (97.565%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 30.400 - 25.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.383     4.896    main_ctrl/len_latch/m_debug_header_OBUF[0]
    SLICE_X11Y60         FDRE                                         r  main_ctrl/len_latch/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.379     5.275 r  main_ctrl/len_latch/latched_input_reg[7]/Q
                         net (fo=1, routed)           7.023    12.298    main_ctrl/len_latch/latched_input_reg_n_0_[7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.403 r  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.415    12.818    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.105    12.923 r  main_ctrl/len_latch/RAM1_i_1__1/O
                         net (fo=13, routed)         16.167    29.090    ADRAM_CTRL/counter/max_reg[0]_0[0]
    SLICE_X10Y59         FDRE                                         r  ADRAM_CTRL/counter/max_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    28.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    28.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    29.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    29.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.272    30.400    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y59         FDRE                                         r  ADRAM_CTRL/counter/max_reg[1]/C
                         clock pessimism              0.066    30.466    
                         clock uncertainty           -0.035    30.431    
    SLICE_X10Y59         FDRE (Setup_fdre_C_CE)      -0.136    30.295    ADRAM_CTRL/counter/max_reg[1]
  -------------------------------------------------------------------
                         required time                         30.295    
                         arrival time                         -29.090    
  -------------------------------------------------------------------
                         slack                                  1.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 PC_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/r_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 0.431ns (2.841%)  route 14.742ns (97.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        14.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.431ns
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.269     4.608    PC_LATCH/m_debug_header_OBUF[0]
    SLICE_X14Y61         FDRE                                         r  PC_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.347     4.955 f  PC_LATCH/latched_input_reg[0]/Q
                         net (fo=12, routed)         14.742    19.697    PC_LATCH/Q[0]
    SLICE_X14Y52         LUT3 (Prop_lut3_I0_O)        0.084    19.781 r  PC_LATCH/r_delay[0]_i_1/O
                         net (fo=1, routed)           0.000    19.781    OPTRAM_CTRL/D[0]
    SLICE_X14Y52         FDRE                                         r  OPTRAM_CTRL/r_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.385    19.431    OPTRAM_CTRL/m_debug_header_OBUF[1]
    SLICE_X14Y52         FDRE                                         r  OPTRAM_CTRL/r_delay_reg[0]/C
                         clock pessimism             -0.174    19.257    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.275    19.532    OPTRAM_CTRL/r_delay_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.532    
                         arrival time                          19.781    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        15.640ns  (logic 0.864ns (5.524%)  route 14.776ns (94.476%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        14.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.428ns
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.265     4.604    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.304     4.908 r  ADDR_LATCH/latched_input_reg[0]/Q
                         net (fo=17, routed)          5.894    10.802    ADDR_LATCH/Q[0]
    SLICE_X9Y61          LUT5 (Prop_lut5_I3_O)        0.101    10.903 f  ADDR_LATCH/RAM1_i_11/O
                         net (fo=10, routed)          2.084    12.987    main_ctrl/s_pc_RAM_addr
    SLICE_X10Y60         LUT5 (Prop_lut5_I1_O)        0.232    13.219 r  main_ctrl/latched_input[7]_i_3/O
                         net (fo=8, routed)           6.798    20.017    main_ctrl/s_OUT_mux_sel[1]
    SLICE_X10Y61         LUT6 (Prop_lut6_I4_O)        0.227    20.244 r  main_ctrl/latched_input[7]_i_1__0/O
                         net (fo=1, routed)           0.000    20.244    OUT_LATCH/D[7]
    SLICE_X10Y61         FDRE                                         r  OUT_LATCH/latched_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y61         FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
                         clock pessimism             -0.174    19.254    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.273    19.527    OUT_LATCH/latched_input_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.527    
                         arrival time                          20.244    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        15.667ns  (logic 0.864ns (5.515%)  route 14.803ns (94.485%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        14.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.428ns
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.265     4.604    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.304     4.908 r  ADDR_LATCH/latched_input_reg[0]/Q
                         net (fo=17, routed)          5.894    10.802    ADDR_LATCH/Q[0]
    SLICE_X9Y61          LUT5 (Prop_lut5_I3_O)        0.101    10.903 f  ADDR_LATCH/RAM1_i_11/O
                         net (fo=10, routed)          2.084    12.987    main_ctrl/s_pc_RAM_addr
    SLICE_X10Y60         LUT5 (Prop_lut5_I1_O)        0.232    13.219 r  main_ctrl/latched_input[7]_i_3/O
                         net (fo=8, routed)           6.825    20.044    main_ctrl/s_OUT_mux_sel[1]
    SLICE_X10Y61         LUT6 (Prop_lut6_I4_O)        0.227    20.271 r  main_ctrl/latched_input[6]_i_1/O
                         net (fo=1, routed)           0.000    20.271    OUT_LATCH/D[6]
    SLICE_X10Y61         FDRE                                         r  OUT_LATCH/latched_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y61         FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
                         clock pessimism             -0.174    19.254    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.273    19.527    OUT_LATCH/latched_input_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.527    
                         arrival time                          20.271    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        15.414ns  (logic 0.472ns (3.062%)  route 14.942ns (96.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        14.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.431ns
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.265     4.604    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.304     4.908 f  ADDR_LATCH/latched_input_reg[0]/Q
                         net (fo=17, routed)          4.817     9.725    ADDR_LATCH/Q[0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.084     9.809 f  ADDR_LATCH/FFT_i_3/O
                         net (fo=4, routed)           0.936    10.746    OPTRAM_CTRL/counter/cnt_reg[10]_1
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.084    10.830 r  OPTRAM_CTRL/counter/cnt[10]_i_1/O
                         net (fo=11, routed)          9.188    20.018    OPTRAM_CTRL/counter/cnt[10]_i_1_n_0
    SLICE_X15Y52         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.385    19.431    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y52         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism             -0.174    19.257    
    SLICE_X15Y52         FDRE (Hold_fdre_C_R)        -0.022    19.235    OPTRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.235    
                         arrival time                          20.018    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        15.414ns  (logic 0.472ns (3.062%)  route 14.942ns (96.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        14.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.431ns
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.265     4.604    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.304     4.908 f  ADDR_LATCH/latched_input_reg[0]/Q
                         net (fo=17, routed)          4.817     9.725    ADDR_LATCH/Q[0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.084     9.809 f  ADDR_LATCH/FFT_i_3/O
                         net (fo=4, routed)           0.936    10.746    OPTRAM_CTRL/counter/cnt_reg[10]_1
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.084    10.830 r  OPTRAM_CTRL/counter/cnt[10]_i_1/O
                         net (fo=11, routed)          9.188    20.018    OPTRAM_CTRL/counter/cnt[10]_i_1_n_0
    SLICE_X15Y52         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.385    19.431    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y52         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism             -0.174    19.257    
    SLICE_X15Y52         FDRE (Hold_fdre_C_R)        -0.022    19.235    OPTRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        -19.235    
                         arrival time                          20.018    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        15.414ns  (logic 0.472ns (3.062%)  route 14.942ns (96.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        14.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.431ns
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.265     4.604    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.304     4.908 f  ADDR_LATCH/latched_input_reg[0]/Q
                         net (fo=17, routed)          4.817     9.725    ADDR_LATCH/Q[0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.084     9.809 f  ADDR_LATCH/FFT_i_3/O
                         net (fo=4, routed)           0.936    10.746    OPTRAM_CTRL/counter/cnt_reg[10]_1
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.084    10.830 r  OPTRAM_CTRL/counter/cnt[10]_i_1/O
                         net (fo=11, routed)          9.188    20.018    OPTRAM_CTRL/counter/cnt[10]_i_1_n_0
    SLICE_X15Y52         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.385    19.431    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y52         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism             -0.174    19.257    
    SLICE_X15Y52         FDRE (Hold_fdre_C_R)        -0.022    19.235    OPTRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        -19.235    
                         arrival time                          20.018    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        15.414ns  (logic 0.472ns (3.062%)  route 14.942ns (96.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        14.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.431ns
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.265     4.604    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.304     4.908 f  ADDR_LATCH/latched_input_reg[0]/Q
                         net (fo=17, routed)          4.817     9.725    ADDR_LATCH/Q[0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.084     9.809 f  ADDR_LATCH/FFT_i_3/O
                         net (fo=4, routed)           0.936    10.746    OPTRAM_CTRL/counter/cnt_reg[10]_1
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.084    10.830 r  OPTRAM_CTRL/counter/cnt[10]_i_1/O
                         net (fo=11, routed)          9.188    20.018    OPTRAM_CTRL/counter/cnt[10]_i_1_n_0
    SLICE_X15Y52         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.385    19.431    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y52         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism             -0.174    19.257    
    SLICE_X15Y52         FDRE (Hold_fdre_C_R)        -0.022    19.235    OPTRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        -19.235    
                         arrival time                          20.018    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        15.414ns  (logic 0.472ns (3.062%)  route 14.942ns (96.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        14.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.431ns
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.265     4.604    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.304     4.908 f  ADDR_LATCH/latched_input_reg[0]/Q
                         net (fo=17, routed)          4.817     9.725    ADDR_LATCH/Q[0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.084     9.809 f  ADDR_LATCH/FFT_i_3/O
                         net (fo=4, routed)           0.936    10.746    OPTRAM_CTRL/counter/cnt_reg[10]_1
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.084    10.830 r  OPTRAM_CTRL/counter/cnt[10]_i_1/O
                         net (fo=11, routed)          9.188    20.018    OPTRAM_CTRL/counter/cnt[10]_i_1_n_0
    SLICE_X15Y52         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.385    19.431    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y52         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism             -0.174    19.257    
    SLICE_X15Y52         FDRE (Hold_fdre_C_R)        -0.022    19.235    OPTRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        -19.235    
                         arrival time                          20.018    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        15.468ns  (logic 0.472ns (3.051%)  route 14.996ns (96.948%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        14.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.431ns
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.265     4.604    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.304     4.908 f  ADDR_LATCH/latched_input_reg[0]/Q
                         net (fo=17, routed)          4.817     9.725    ADDR_LATCH/Q[0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.084     9.809 f  ADDR_LATCH/FFT_i_3/O
                         net (fo=4, routed)           0.936    10.746    OPTRAM_CTRL/counter/cnt_reg[10]_1
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.084    10.830 r  OPTRAM_CTRL/counter/cnt[10]_i_1/O
                         net (fo=11, routed)          9.242    20.072    OPTRAM_CTRL/counter/cnt[10]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.385    19.431    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y51         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism             -0.174    19.257    
    SLICE_X15Y51         FDRE (Hold_fdre_C_R)        -0.022    19.235    OPTRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        -19.235    
                         arrival time                          20.072    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        15.468ns  (logic 0.472ns (3.051%)  route 14.996ns (96.948%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        14.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.431ns
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.265     4.604    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.304     4.908 f  ADDR_LATCH/latched_input_reg[0]/Q
                         net (fo=17, routed)          4.817     9.725    ADDR_LATCH/Q[0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.084     9.809 f  ADDR_LATCH/FFT_i_3/O
                         net (fo=4, routed)           0.936    10.746    OPTRAM_CTRL/counter/cnt_reg[10]_1
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.084    10.830 r  OPTRAM_CTRL/counter/cnt[10]_i_1/O
                         net (fo=11, routed)          9.242    20.072    OPTRAM_CTRL/counter/cnt[10]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.385    19.431    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X15Y51         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism             -0.174    19.257    
    SLICE_X15Y51         FDRE (Hold_fdre_C_R)        -0.022    19.235    OPTRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.235    
                         arrival time                          20.072    
  -------------------------------------------------------------------
                         slack                                  0.837    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  m_fpga_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[12]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.589ns (6.989%)  route 7.838ns (93.011%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 17.105 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.450    12.441    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105    12.546 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.769    13.315    clk_gen/CNT0/m_reset
    SLICE_X12Y66         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.266    17.105    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y66         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.364    
                         clock uncertainty           -0.035    17.329    
    SLICE_X12Y66         FDCE (Recov_fdce_C_CLR)     -0.254    17.075    clk_gen/CNT0/s_CNT2_reg[12]
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[13]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.589ns (6.989%)  route 7.838ns (93.011%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 17.105 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.450    12.441    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105    12.546 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.769    13.315    clk_gen/CNT0/m_reset
    SLICE_X12Y66         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.266    17.105    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y66         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.364    
                         clock uncertainty           -0.035    17.329    
    SLICE_X12Y66         FDCE (Recov_fdce_C_CLR)     -0.254    17.075    clk_gen/CNT0/s_CNT2_reg[13]
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[14]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.589ns (6.989%)  route 7.838ns (93.011%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 17.105 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.450    12.441    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105    12.546 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.769    13.315    clk_gen/CNT0/m_reset
    SLICE_X12Y66         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.266    17.105    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y66         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.364    
                         clock uncertainty           -0.035    17.329    
    SLICE_X12Y66         FDCE (Recov_fdce_C_CLR)     -0.254    17.075    clk_gen/CNT0/s_CNT2_reg[14]
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[15]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.589ns (6.989%)  route 7.838ns (93.011%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 17.105 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.450    12.441    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105    12.546 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.769    13.315    clk_gen/CNT0/m_reset
    SLICE_X12Y66         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.266    17.105    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y66         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.364    
                         clock uncertainty           -0.035    17.329    
    SLICE_X12Y66         FDCE (Recov_fdce_C_CLR)     -0.254    17.075    clk_gen/CNT0/s_CNT2_reg[15]
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[2]/PRE
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        8.373ns  (logic 0.589ns (7.034%)  route 7.784ns (92.966%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 17.107 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.450    12.441    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105    12.546 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.715    13.262    clk_gen/CNT0/m_reset
    SLICE_X12Y63         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.268    17.107    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y63         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.366    
                         clock uncertainty           -0.035    17.331    
    SLICE_X12Y63         FDPE (Recov_fdpe_C_PRE)     -0.288    17.043    clk_gen/CNT0/s_CNT2_reg[2]
  -------------------------------------------------------------------
                         required time                         17.043    
                         arrival time                         -13.262    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[4]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 0.589ns (7.033%)  route 7.786ns (92.968%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 17.106 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.450    12.441    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105    12.546 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.717    13.264    clk_gen/CNT0/m_reset
    SLICE_X12Y64         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.267    17.106    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y64         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.365    
                         clock uncertainty           -0.035    17.330    
    SLICE_X12Y64         FDCE (Recov_fdce_C_CLR)     -0.254    17.076    clk_gen/CNT0/s_CNT2_reg[4]
  -------------------------------------------------------------------
                         required time                         17.076    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[5]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 0.589ns (7.033%)  route 7.786ns (92.968%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 17.106 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.450    12.441    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105    12.546 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.717    13.264    clk_gen/CNT0/m_reset
    SLICE_X12Y64         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.267    17.106    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y64         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.365    
                         clock uncertainty           -0.035    17.330    
    SLICE_X12Y64         FDCE (Recov_fdce_C_CLR)     -0.254    17.076    clk_gen/CNT0/s_CNT2_reg[5]
  -------------------------------------------------------------------
                         required time                         17.076    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[6]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 0.589ns (7.033%)  route 7.786ns (92.968%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 17.106 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.450    12.441    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105    12.546 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.717    13.264    clk_gen/CNT0/m_reset
    SLICE_X12Y64         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.267    17.106    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y64         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.365    
                         clock uncertainty           -0.035    17.330    
    SLICE_X12Y64         FDCE (Recov_fdce_C_CLR)     -0.254    17.076    clk_gen/CNT0/s_CNT2_reg[6]
  -------------------------------------------------------------------
                         required time                         17.076    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[7]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 0.589ns (7.033%)  route 7.786ns (92.968%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 17.106 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.450    12.441    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105    12.546 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.717    13.264    clk_gen/CNT0/m_reset
    SLICE_X12Y64         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.267    17.106    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y64         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.365    
                         clock uncertainty           -0.035    17.330    
    SLICE_X12Y64         FDCE (Recov_fdce_C_CLR)     -0.254    17.076    clk_gen/CNT0/s_CNT2_reg[7]
  -------------------------------------------------------------------
                         required time                         17.076    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[0]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        8.373ns  (logic 0.589ns (7.034%)  route 7.784ns (92.966%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 17.107 - 12.500 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.450    12.441    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105    12.546 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.715    13.262    clk_gen/CNT0/m_reset
    SLICE_X12Y63         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.268    17.107    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y63         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    17.366    
                         clock uncertainty           -0.035    17.331    
    SLICE_X12Y63         FDCE (Recov_fdce_C_CLR)     -0.254    17.077    clk_gen/CNT0/s_CNT2_reg[0]
  -------------------------------------------------------------------
                         required time                         17.077    
                         arrival time                         -13.262    
  -------------------------------------------------------------------
                         slack                                  3.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.377ns  (arrival time - required time)
  Source:                 main_ctrl/rising_d_detector/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[10]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.884ns  (logic 0.254ns (28.745%)  route 0.630ns (71.255%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 14.695 - 12.500 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 26.674 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.567    26.674    main_ctrl/rising_d_detector/m_debug_header_OBUF[0]
    SLICE_X10Y62         FDRE                                         r  main_ctrl/rising_d_detector/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    26.838 f  main_ctrl/rising_d_detector/reg_reg[0]/Q
                         net (fo=6, routed)           0.217    27.054    main_ctrl/rising_d_detector/reg_reg[0]_0
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.045    27.099 f  main_ctrl/rising_d_detector/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.091    27.190    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.045    27.235 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.322    27.557    clk_gen/CNT0/m_reset
    SLICE_X12Y65         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.835    14.695    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y65         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.208    
                         clock uncertainty            0.035    14.243    
    SLICE_X12Y65         FDCE (Remov_fdce_C_CLR)     -0.063    14.180    clk_gen/CNT0/s_CNT2_reg[10]
  -------------------------------------------------------------------
                         required time                        -14.180    
                         arrival time                          27.557    
  -------------------------------------------------------------------
                         slack                                 13.377    

Slack (MET) :             13.377ns  (arrival time - required time)
  Source:                 main_ctrl/rising_d_detector/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[11]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.884ns  (logic 0.254ns (28.745%)  route 0.630ns (71.255%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 14.695 - 12.500 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 26.674 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.567    26.674    main_ctrl/rising_d_detector/m_debug_header_OBUF[0]
    SLICE_X10Y62         FDRE                                         r  main_ctrl/rising_d_detector/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    26.838 f  main_ctrl/rising_d_detector/reg_reg[0]/Q
                         net (fo=6, routed)           0.217    27.054    main_ctrl/rising_d_detector/reg_reg[0]_0
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.045    27.099 f  main_ctrl/rising_d_detector/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.091    27.190    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.045    27.235 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.322    27.557    clk_gen/CNT0/m_reset
    SLICE_X12Y65         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.835    14.695    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y65         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.208    
                         clock uncertainty            0.035    14.243    
    SLICE_X12Y65         FDCE (Remov_fdce_C_CLR)     -0.063    14.180    clk_gen/CNT0/s_CNT2_reg[11]
  -------------------------------------------------------------------
                         required time                        -14.180    
                         arrival time                          27.557    
  -------------------------------------------------------------------
                         slack                                 13.377    

Slack (MET) :             13.377ns  (arrival time - required time)
  Source:                 main_ctrl/rising_d_detector/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[9]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.884ns  (logic 0.254ns (28.745%)  route 0.630ns (71.255%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 14.695 - 12.500 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 26.674 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.567    26.674    main_ctrl/rising_d_detector/m_debug_header_OBUF[0]
    SLICE_X10Y62         FDRE                                         r  main_ctrl/rising_d_detector/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    26.838 f  main_ctrl/rising_d_detector/reg_reg[0]/Q
                         net (fo=6, routed)           0.217    27.054    main_ctrl/rising_d_detector/reg_reg[0]_0
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.045    27.099 f  main_ctrl/rising_d_detector/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.091    27.190    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.045    27.235 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.322    27.557    clk_gen/CNT0/m_reset
    SLICE_X12Y65         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.835    14.695    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y65         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.208    
                         clock uncertainty            0.035    14.243    
    SLICE_X12Y65         FDCE (Remov_fdce_C_CLR)     -0.063    14.180    clk_gen/CNT0/s_CNT2_reg[9]
  -------------------------------------------------------------------
                         required time                        -14.180    
                         arrival time                          27.557    
  -------------------------------------------------------------------
                         slack                                 13.377    

Slack (MET) :             13.381ns  (arrival time - required time)
  Source:                 main_ctrl/rising_d_detector/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[8]/PRE
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.884ns  (logic 0.254ns (28.745%)  route 0.630ns (71.255%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 14.695 - 12.500 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 26.674 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.567    26.674    main_ctrl/rising_d_detector/m_debug_header_OBUF[0]
    SLICE_X10Y62         FDRE                                         r  main_ctrl/rising_d_detector/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    26.838 f  main_ctrl/rising_d_detector/reg_reg[0]/Q
                         net (fo=6, routed)           0.217    27.054    main_ctrl/rising_d_detector/reg_reg[0]_0
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.045    27.099 f  main_ctrl/rising_d_detector/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.091    27.190    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.045    27.235 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.322    27.557    clk_gen/CNT0/m_reset
    SLICE_X12Y65         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.835    14.695    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y65         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.208    
                         clock uncertainty            0.035    14.243    
    SLICE_X12Y65         FDPE (Remov_fdpe_C_PRE)     -0.067    14.176    clk_gen/CNT0/s_CNT2_reg[8]
  -------------------------------------------------------------------
                         required time                        -14.176    
                         arrival time                          27.557    
  -------------------------------------------------------------------
                         slack                                 13.381    

Slack (MET) :             13.423ns  (arrival time - required time)
  Source:                 main_ctrl/rising_d_detector/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[0]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.930ns  (logic 0.254ns (27.306%)  route 0.676ns (72.694%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 14.696 - 12.500 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 26.674 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.567    26.674    main_ctrl/rising_d_detector/m_debug_header_OBUF[0]
    SLICE_X10Y62         FDRE                                         r  main_ctrl/rising_d_detector/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    26.838 f  main_ctrl/rising_d_detector/reg_reg[0]/Q
                         net (fo=6, routed)           0.217    27.054    main_ctrl/rising_d_detector/reg_reg[0]_0
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.045    27.099 f  main_ctrl/rising_d_detector/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.091    27.190    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.045    27.235 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.368    27.604    clk_gen/CNT0/m_reset
    SLICE_X12Y63         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.836    14.696    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y63         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.209    
                         clock uncertainty            0.035    14.244    
    SLICE_X12Y63         FDCE (Remov_fdce_C_CLR)     -0.063    14.181    clk_gen/CNT0/s_CNT2_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.181    
                         arrival time                          27.604    
  -------------------------------------------------------------------
                         slack                                 13.423    

Slack (MET) :             13.423ns  (arrival time - required time)
  Source:                 main_ctrl/rising_d_detector/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[1]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.930ns  (logic 0.254ns (27.306%)  route 0.676ns (72.694%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 14.696 - 12.500 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 26.674 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.567    26.674    main_ctrl/rising_d_detector/m_debug_header_OBUF[0]
    SLICE_X10Y62         FDRE                                         r  main_ctrl/rising_d_detector/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    26.838 f  main_ctrl/rising_d_detector/reg_reg[0]/Q
                         net (fo=6, routed)           0.217    27.054    main_ctrl/rising_d_detector/reg_reg[0]_0
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.045    27.099 f  main_ctrl/rising_d_detector/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.091    27.190    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.045    27.235 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.368    27.604    clk_gen/CNT0/m_reset
    SLICE_X12Y63         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.836    14.696    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y63         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.209    
                         clock uncertainty            0.035    14.244    
    SLICE_X12Y63         FDCE (Remov_fdce_C_CLR)     -0.063    14.181    clk_gen/CNT0/s_CNT2_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.181    
                         arrival time                          27.604    
  -------------------------------------------------------------------
                         slack                                 13.423    

Slack (MET) :             13.423ns  (arrival time - required time)
  Source:                 main_ctrl/rising_d_detector/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[3]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.930ns  (logic 0.254ns (27.306%)  route 0.676ns (72.694%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 14.696 - 12.500 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 26.674 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.567    26.674    main_ctrl/rising_d_detector/m_debug_header_OBUF[0]
    SLICE_X10Y62         FDRE                                         r  main_ctrl/rising_d_detector/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    26.838 f  main_ctrl/rising_d_detector/reg_reg[0]/Q
                         net (fo=6, routed)           0.217    27.054    main_ctrl/rising_d_detector/reg_reg[0]_0
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.045    27.099 f  main_ctrl/rising_d_detector/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.091    27.190    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.045    27.235 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.368    27.604    clk_gen/CNT0/m_reset
    SLICE_X12Y63         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.836    14.696    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y63         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.209    
                         clock uncertainty            0.035    14.244    
    SLICE_X12Y63         FDCE (Remov_fdce_C_CLR)     -0.063    14.181    clk_gen/CNT0/s_CNT2_reg[3]
  -------------------------------------------------------------------
                         required time                        -14.181    
                         arrival time                          27.604    
  -------------------------------------------------------------------
                         slack                                 13.423    

Slack (MET) :             13.427ns  (arrival time - required time)
  Source:                 main_ctrl/rising_d_detector/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[2]/PRE
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.930ns  (logic 0.254ns (27.306%)  route 0.676ns (72.694%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 14.696 - 12.500 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 26.674 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.567    26.674    main_ctrl/rising_d_detector/m_debug_header_OBUF[0]
    SLICE_X10Y62         FDRE                                         r  main_ctrl/rising_d_detector/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    26.838 f  main_ctrl/rising_d_detector/reg_reg[0]/Q
                         net (fo=6, routed)           0.217    27.054    main_ctrl/rising_d_detector/reg_reg[0]_0
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.045    27.099 f  main_ctrl/rising_d_detector/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.091    27.190    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.045    27.235 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.368    27.604    clk_gen/CNT0/m_reset
    SLICE_X12Y63         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.836    14.696    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y63         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.209    
                         clock uncertainty            0.035    14.244    
    SLICE_X12Y63         FDPE (Remov_fdpe_C_PRE)     -0.067    14.177    clk_gen/CNT0/s_CNT2_reg[2]
  -------------------------------------------------------------------
                         required time                        -14.177    
                         arrival time                          27.604    
  -------------------------------------------------------------------
                         slack                                 13.427    

Slack (MET) :             13.443ns  (arrival time - required time)
  Source:                 main_ctrl/rising_d_detector/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[12]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.949ns  (logic 0.254ns (26.773%)  route 0.695ns (73.227%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 14.694 - 12.500 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 26.674 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.567    26.674    main_ctrl/rising_d_detector/m_debug_header_OBUF[0]
    SLICE_X10Y62         FDRE                                         r  main_ctrl/rising_d_detector/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    26.838 f  main_ctrl/rising_d_detector/reg_reg[0]/Q
                         net (fo=6, routed)           0.217    27.054    main_ctrl/rising_d_detector/reg_reg[0]_0
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.045    27.099 f  main_ctrl/rising_d_detector/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.091    27.190    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.045    27.235 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.387    27.622    clk_gen/CNT0/m_reset
    SLICE_X12Y66         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.834    14.694    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y66         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.207    
                         clock uncertainty            0.035    14.242    
    SLICE_X12Y66         FDCE (Remov_fdce_C_CLR)     -0.063    14.179    clk_gen/CNT0/s_CNT2_reg[12]
  -------------------------------------------------------------------
                         required time                        -14.179    
                         arrival time                          27.622    
  -------------------------------------------------------------------
                         slack                                 13.443    

Slack (MET) :             13.443ns  (arrival time - required time)
  Source:                 main_ctrl/rising_d_detector/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[13]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.949ns  (logic 0.254ns (26.773%)  route 0.695ns (73.227%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 14.694 - 12.500 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 26.674 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.567    26.674    main_ctrl/rising_d_detector/m_debug_header_OBUF[0]
    SLICE_X10Y62         FDRE                                         r  main_ctrl/rising_d_detector/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164    26.838 f  main_ctrl/rising_d_detector/reg_reg[0]/Q
                         net (fo=6, routed)           0.217    27.054    main_ctrl/rising_d_detector/reg_reg[0]_0
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.045    27.099 f  main_ctrl/rising_d_detector/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.091    27.190    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.045    27.235 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.387    27.622    clk_gen/CNT0/m_reset
    SLICE_X12Y66         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.834    14.694    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X12Y66         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.207    
                         clock uncertainty            0.035    14.242    
    SLICE_X12Y66         FDCE (Remov_fdce_C_CLR)     -0.063    14.179    clk_gen/CNT0/s_CNT2_reg[13]
  -------------------------------------------------------------------
                         required time                        -14.179    
                         arrival time                          27.622    
  -------------------------------------------------------------------
                         slack                                 13.443    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.839ns (56.330%)  route 3.751ns (43.670%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.263     2.691    m_ren_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.105     2.796 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.488     5.284    m_data_IOBUF[0]_inst/T
    K7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.305     8.590 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.590    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.831ns (57.092%)  route 3.631ns (42.908%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.263     2.691    m_ren_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.105     2.796 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.368     5.164    m_data_IOBUF[2]_inst/T
    M7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.298     8.462 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.462    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 4.832ns (57.912%)  route 3.512ns (42.088%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.263     2.691    m_ren_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.105     2.796 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.249     5.045    m_data_IOBUF[1]_inst/T
    L7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.299     8.344 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.344    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.242ns  (logic 4.849ns (58.834%)  route 3.393ns (41.166%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.263     2.691    m_ren_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.105     2.796 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.130     4.926    m_data_IOBUF[4]_inst/T
    L5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.316     8.242 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.242    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.124ns  (logic 4.850ns (59.699%)  route 3.274ns (40.301%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.263     2.691    m_ren_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.105     2.796 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.011     4.808    m_data_IOBUF[3]_inst/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.317     8.124 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.124    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.996ns  (logic 4.841ns (60.539%)  route 3.155ns (39.461%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.263     2.691    m_ren_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.105     2.796 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.892     4.689    m_data_IOBUF[6]_inst/T
    N6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.307     7.996 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.996    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.871ns  (logic 4.834ns (61.419%)  route 3.037ns (38.581%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.263     2.691    m_ren_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.105     2.796 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.774     4.570    m_data_IOBUF[5]_inst/T
    M6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.301     7.871 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.871    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.837ns  (logic 1.761ns (22.476%)  route 6.075ns (77.524%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.633    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105     5.738 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773     6.511    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105     6.616 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.551     7.167    clk_gen/CNT0/m_cw19_out
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.118     7.285 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.551     7.837    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X13Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.837ns  (logic 1.761ns (22.476%)  route 6.075ns (77.524%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.633    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105     5.738 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773     6.511    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105     6.616 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.551     7.167    clk_gen/CNT0/m_cw19_out
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.118     7.285 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.551     7.837    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X13Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.837ns  (logic 1.761ns (22.476%)  route 6.075ns (77.524%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.633    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105     5.738 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773     6.511    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105     6.616 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.551     7.167    clk_gen/CNT0/m_cw19_out
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.118     7.285 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.551     7.837    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X13Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_L_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_L_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.161%)  route 0.178ns (48.839%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_L_reg/C
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_wr_L_reg/Q
                         net (fo=4, routed)           0.178     0.319    clk_gen/CNT0/s_wr_L
    SLICE_X13Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.364 r  clk_gen/CNT0/s_wr_L_i_1/O
                         net (fo=1, routed)           0.000     0.364    clk_gen/CNT0/s_wr_L_i_1_n_0
    SLICE_X13Y60         FDCE                                         r  clk_gen/CNT0/s_wr_L_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_L_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_wait_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.184ns (50.610%)  route 0.180ns (49.390%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_L_reg/C
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_wr_L_reg/Q
                         net (fo=4, routed)           0.180     0.321    clk_gen/CNT0/s_wr_L
    SLICE_X13Y60         LUT4 (Prop_lut4_I2_O)        0.043     0.364 r  clk_gen/CNT0/s_wr_wait_i_1/O
                         net (fo=1, routed)           0.000     0.364    clk_gen/CNT0/s_wr_wait_i_1_n_0
    SLICE_X13Y60         FDCE                                         r  clk_gen/CNT0/s_wr_wait_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_M_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_M_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.849%)  route 0.229ns (55.151%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_M_reg/C
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_wr_M_reg/Q
                         net (fo=4, routed)           0.229     0.370    clk_gen/CNT0/s_wr_M
    SLICE_X13Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  clk_gen/CNT0/s_wr_M_i_1/O
                         net (fo=1, routed)           0.000     0.415    clk_gen/CNT0/s_wr_M_i_1_n_0
    SLICE_X13Y60         FDCE                                         r  clk_gen/CNT0/s_wr_M_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.226ns (50.429%)  route 0.222ns (49.571%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.098     0.323 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.125     0.448    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X12Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.226ns (50.429%)  route 0.222ns (49.571%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.098     0.323 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.125     0.448    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X12Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.226ns (50.429%)  route 0.222ns (49.571%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.098     0.323 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.125     0.448    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X12Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.226ns (50.429%)  route 0.222ns (49.571%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.098     0.323 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.125     0.448    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X12Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.226ns (50.429%)  route 0.222ns (49.571%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.098     0.323 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.125     0.448    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X12Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.226ns (50.429%)  route 0.222ns (49.571%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.098     0.323 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.125     0.448    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X12Y62         FDPE                                         r  clk_gen/CNT0/s_REG_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.226ns (50.429%)  route 0.222ns (49.571%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.098     0.323 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.125     0.448    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X12Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[9]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  m_fpga_clk
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_clk
                            (clock source 'm_fpga_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_debug_header[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 4.822ns (50.970%)  route 4.638ns (49.030%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        2.657    18.671    m_debug_header_OBUF_BUFG[0]
    E18                  OBUF (Prop_obuf_I_O)         3.289    21.960 f  m_debug_header_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.960    m_debug_header[0]
    E18                                                               f  m_debug_header[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_clk
                            (clock source 'm_fpga_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.975ns  (logic 4.333ns (48.278%)  route 4.642ns (51.722%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        2.661    18.675    m_debug_header_OBUF_BUFG[0]
    AF5                  OBUF (Prop_obuf_I_O)         2.800    21.475 f  m_dac_clk_OBUF_inst/O
                         net (fo=0)                   0.000    21.475    m_dac_clk
    AF5                                                               f  m_dac_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 0.812ns (8.132%)  route 9.174ns (91.868%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 f  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.551    14.205    clk_gen/CNT0/m_cw19_out
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.118    14.323 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.551    14.874    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X13Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 0.812ns (8.132%)  route 9.174ns (91.868%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 f  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.551    14.205    clk_gen/CNT0/m_cw19_out
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.118    14.323 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.551    14.874    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X13Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 0.812ns (8.132%)  route 9.174ns (91.868%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 f  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.551    14.205    clk_gen/CNT0/m_cw19_out
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.118    14.323 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.551    14.874    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X13Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 0.812ns (8.132%)  route 9.174ns (91.868%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 f  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.551    14.205    clk_gen/CNT0/m_cw19_out
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.118    14.323 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.551    14.874    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X13Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 0.812ns (8.132%)  route 9.174ns (91.868%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 f  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.551    14.205    clk_gen/CNT0/m_cw19_out
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.118    14.323 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.551    14.874    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X13Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 0.812ns (8.132%)  route 9.174ns (91.868%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 f  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.551    14.205    clk_gen/CNT0/m_cw19_out
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.118    14.323 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.551    14.874    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X13Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_mode_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.934ns  (logic 0.818ns (8.234%)  route 9.116ns (91.766%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.566    14.220    clk_gen/CNT0/m_cw19_out
    SLICE_X13Y61         LUT3 (Prop_lut3_I1_O)        0.124    14.344 r  clk_gen/CNT0/s_mode_i_1/O
                         net (fo=1, routed)           0.478    14.822    clk_gen/CNT0/s_mode_i_1_n_0
    SLICE_X14Y60         FDCE                                         r  clk_gen/CNT0/s_mode_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.825ns  (logic 0.812ns (8.264%)  route 9.013ns (91.736%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE                                         r  ADDR_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 f  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.551    14.205    clk_gen/CNT0/m_cw19_out
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.118    14.323 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.391    14.714    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X13Y61         FDPE                                         r  clk_gen/CNT0/s_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/s_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.148ns (52.891%)  route 0.132ns (47.109%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    clk_gen/m_debug_header_OBUF[0]
    SLICE_X12Y61         FDRE                                         r  clk_gen/s_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.148     1.823 r  clk_gen/s_data_reg[4]/Q
                         net (fo=3, routed)           0.132     1.955    clk_gen/CNT0/s_REG_reg[7]_0[4]
    SLICE_X12Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.372%)  route 0.135ns (47.628%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    clk_gen/m_debug_header_OBUF[0]
    SLICE_X12Y61         FDRE                                         r  clk_gen/s_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.148     1.823 r  clk_gen/s_data_reg[5]/Q
                         net (fo=3, routed)           0.135     1.957    clk_gen/CNT0/s_REG_reg[7]_0[5]
    SLICE_X13Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.164ns (57.139%)  route 0.123ns (42.861%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    clk_gen/m_debug_header_OBUF[0]
    SLICE_X12Y61         FDRE                                         r  clk_gen/s_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  clk_gen/s_data_reg[2]/Q
                         net (fo=2, routed)           0.123     1.962    clk_gen/CNT0/s_REG_reg[7]_0[2]
    SLICE_X13Y61         FDPE                                         r  clk_gen/CNT0/s_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.164ns (52.319%)  route 0.149ns (47.681%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    clk_gen/m_debug_header_OBUF[0]
    SLICE_X12Y61         FDRE                                         r  clk_gen/s_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  clk_gen/s_data_reg[0]/Q
                         net (fo=2, routed)           0.149     1.988    clk_gen/CNT0/s_REG_reg[7]_0[0]
    SLICE_X12Y62         FDPE                                         r  clk_gen/CNT0/s_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.148ns (46.390%)  route 0.171ns (53.610%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    clk_gen/m_debug_header_OBUF[0]
    SLICE_X12Y61         FDRE                                         r  clk_gen/s_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.148     1.823 r  clk_gen/s_data_reg[7]/Q
                         net (fo=4, routed)           0.171     1.994    clk_gen/CNT0/s_REG_reg[7]_0[7]
    SLICE_X13Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.148ns (45.608%)  route 0.177ns (54.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    clk_gen/m_debug_header_OBUF[0]
    SLICE_X12Y61         FDRE                                         r  clk_gen/s_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.148     1.823 r  clk_gen/s_data_reg[6]/Q
                         net (fo=4, routed)           0.177     1.999    clk_gen/CNT0/s_REG_reg[7]_0[6]
    SLICE_X13Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.148ns (43.605%)  route 0.191ns (56.395%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    clk_gen/m_debug_header_OBUF[0]
    SLICE_X12Y61         FDRE                                         r  clk_gen/s_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.148     1.823 r  clk_gen/s_data_reg[5]/Q
                         net (fo=3, routed)           0.191     2.014    clk_gen/CNT0/s_REG_reg[7]_0[5]
    SLICE_X12Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.164ns (47.092%)  route 0.184ns (52.908%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    clk_gen/m_debug_header_OBUF[0]
    SLICE_X12Y61         FDRE                                         r  clk_gen/s_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  clk_gen/s_data_reg[3]/Q
                         net (fo=2, routed)           0.184     2.023    clk_gen/CNT0/s_REG_reg[7]_0[3]
    SLICE_X13Y61         FDCE                                         r  clk_gen/CNT0/s_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_wr_L_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.246ns (67.427%)  route 0.119ns (32.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    clk_gen/m_debug_header_OBUF[0]
    SLICE_X12Y61         FDRE                                         r  clk_gen/s_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.148     1.823 r  clk_gen/s_data_reg[4]/Q
                         net (fo=3, routed)           0.119     1.942    clk_gen/CNT0/s_REG_reg[7]_0[4]
    SLICE_X13Y60         LUT3 (Prop_lut3_I0_O)        0.098     2.040 r  clk_gen/CNT0/s_wr_L_i_1/O
                         net (fo=1, routed)           0.000     2.040    clk_gen/CNT0/s_wr_L_i_1_n_0
    SLICE_X13Y60         FDCE                                         r  clk_gen/CNT0/s_wr_L_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.164ns (44.072%)  route 0.208ns (55.928%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    clk_gen/m_debug_header_OBUF[0]
    SLICE_X12Y61         FDRE                                         r  clk_gen/s_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  clk_gen/s_data_reg[0]/Q
                         net (fo=2, routed)           0.208     2.047    clk_gen/CNT0/s_REG_reg[7]_0[0]
    SLICE_X13Y62         FDCE                                         r  clk_gen/CNT0/s_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 3.366ns (55.874%)  route 2.658ns (44.127%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   12.500    12.500 f  
    AE8                                               0.000    12.500 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 r  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375    17.388    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379    17.767 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    24.386    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    24.491 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    25.170    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    25.275 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    26.049    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    26.154 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    26.709    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    27.107 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    27.720    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    27.952 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    28.297    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    28.402 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    29.772    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    29.877 f  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.589    30.466    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    30.547 f  s_sys_clk_g/O
                         net (fo=44, routed)          2.658    33.205    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.285    36.490 f  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.490    m_debug_header[1]
    E17                                                               f  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.524ns  (logic 2.863ns (51.822%)  route 2.661ns (48.178%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   12.500    12.500 f  
    AE8                                               0.000    12.500 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 r  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375    17.388    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379    17.767 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    24.386    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    24.491 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    25.170    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    25.275 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    26.049    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    26.154 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    26.709    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    27.107 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    27.720    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    27.952 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    28.297    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    28.402 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    29.772    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    29.877 f  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.589    30.466    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    30.547 f  s_sys_clk_g/O
                         net (fo=44, routed)          2.661    33.208    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         2.782    35.989 f  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    35.989    m_adc_clk
    AF14                                                              f  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.242ns  (logic 3.706ns (44.969%)  route 4.536ns (55.031%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y61         FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_fdre_C_Q)         0.433    19.861 r  OUT_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           4.536    24.397    m_data_IOBUF[0]_inst/I
    K7                   OBUFT (Prop_obuft_I_O)       3.273    27.671 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    27.671    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.151ns  (logic 3.700ns (45.399%)  route 4.450ns (54.601%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.381    19.427    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y61          FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.433    19.860 r  OUT_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           4.450    24.311    m_data_IOBUF[1]_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       3.267    27.578 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    27.578    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.100ns  (logic 3.709ns (45.788%)  route 4.391ns (54.212%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y61         FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_fdre_C_Q)         0.433    19.861 r  OUT_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           4.391    24.252    m_data_IOBUF[6]_inst/I
    N6                   OBUFT (Prop_obuft_I_O)       3.276    27.528 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    27.528    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 3.663ns (45.261%)  route 4.430ns (54.739%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.381    19.427    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y61          FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.379    19.806 r  OUT_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           4.430    24.237    m_data_IOBUF[4]_inst/I
    L5                   OBUFT (Prop_obuft_I_O)       3.284    27.521 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    27.521    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.035ns  (logic 3.645ns (45.364%)  route 4.390ns (54.636%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.381    19.427    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y61          FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.379    19.806 r  OUT_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           4.390    24.196    m_data_IOBUF[2]_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       3.266    27.462 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    27.462    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 3.718ns (46.543%)  route 4.270ns (53.457%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y61         FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_fdre_C_Q)         0.433    19.861 r  OUT_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           4.270    24.132    m_data_IOBUF[3]_inst/I
    K5                   OBUFT (Prop_obuft_I_O)       3.285    27.417 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    27.417    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 3.648ns (46.565%)  route 4.186ns (53.435%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.381    19.427    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y61          FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.379    19.806 r  OUT_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           4.186    23.992    m_data_IOBUF[5]_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       3.269    27.261 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    27.261    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.692ns  (logic 3.711ns (48.250%)  route 3.981ns (51.750%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.375     4.888    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.379     5.267 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           6.619    11.886    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.105    11.991 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.679    12.670    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.775 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.773    13.549    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.105    13.654 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.555    14.209    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.398    14.607 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.613    15.220    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.232    15.452 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.346    15.797    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.105    15.902 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.369    17.272    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    17.377 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    17.966    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.047 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.382    19.428    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y61         FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_fdre_C_Q)         0.433    19.861 r  OUT_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           3.981    23.842    m_data_IOBUF[7]_inst/I
    M4                   OBUFT (Prop_obuft_I_O)       3.278    27.120 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    27.120    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.217ns (59.780%)  route 0.818ns (40.220%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.818     2.640    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         1.191     3.831 r  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.831    m_adc_clk
    AF14                                                              r  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.266ns (60.539%)  route 0.825ns (39.461%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.825     2.647    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         1.240     3.888 r  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.888    m_debug_header[1]
    E17                                                               r  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.147ns  (logic 1.398ns (44.407%)  route 1.750ns (55.593%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.568     2.389    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y61         FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_fdre_C_Q)         0.164     2.553 r  OUT_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           1.750     4.303    m_data_IOBUF[7]_inst/I
    M4                   OBUFT (Prop_obuft_I_O)       1.234     5.537 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.537    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.218ns  (logic 1.365ns (42.421%)  route 1.853ns (57.579%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.568     2.389    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y61          FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     2.530 r  OUT_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           1.853     4.384    m_data_IOBUF[5]_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       1.224     5.608 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.608    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.333ns  (logic 1.404ns (42.136%)  route 1.928ns (57.864%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.568     2.389    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y61         FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_fdre_C_Q)         0.164     2.553 r  OUT_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           1.928     4.482    m_data_IOBUF[3]_inst/I
    K5                   OBUFT (Prop_obuft_I_O)       1.240     5.722 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.722    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.343ns  (logic 1.362ns (40.748%)  route 1.981ns (59.252%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.568     2.389    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y61          FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     2.530 r  OUT_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           1.981     4.512    m_data_IOBUF[2]_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       1.221     5.733 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.733    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.372ns  (logic 1.395ns (41.370%)  route 1.977ns (58.630%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.568     2.389    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y61         FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_fdre_C_Q)         0.164     2.553 r  OUT_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           1.977     4.531    m_data_IOBUF[6]_inst/I
    N6                   OBUFT (Prop_obuft_I_O)       1.231     5.762 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.762    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.406ns  (logic 1.380ns (40.533%)  route 2.025ns (59.467%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.568     2.389    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y61          FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     2.530 r  OUT_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           2.025     4.556    m_data_IOBUF[4]_inst/I
    L5                   OBUFT (Prop_obuft_I_O)       1.239     5.795 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.795    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.420ns  (logic 1.387ns (40.546%)  route 2.033ns (59.454%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.568     2.389    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y61          FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     2.553 r  OUT_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           2.033     4.587    m_data_IOBUF[1]_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       1.223     5.809 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.809    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.457ns  (logic 1.393ns (40.294%)  route 2.064ns (59.706%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     1.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     1.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.822 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.568     2.389    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y61         FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_fdre_C_Q)         0.164     2.553 r  OUT_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           2.064     4.617    m_data_IOBUF[0]_inst/I
    K7                   OBUFT (Prop_obuft_I_O)       1.229     5.846 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.846    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  m_fpga_clk

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.891ns  (logic 1.748ns (22.157%)  route 6.142ns (77.843%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 17.108 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.633    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105     5.738 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745     6.483    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105     6.588 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611     7.199    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105     7.304 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.587     7.891    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.269    17.108    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.891ns  (logic 1.748ns (22.157%)  route 6.142ns (77.843%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 17.108 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.633    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105     5.738 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745     6.483    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105     6.588 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611     7.199    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105     7.304 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.587     7.891    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.269    17.108    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.891ns  (logic 1.748ns (22.157%)  route 6.142ns (77.843%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 17.108 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.633    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105     5.738 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745     6.483    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105     6.588 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611     7.199    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105     7.304 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.587     7.891    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.269    17.108    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.801ns  (logic 1.748ns (22.412%)  route 6.053ns (77.588%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 17.105 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.633    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105     5.738 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745     6.483    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105     6.588 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611     7.199    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105     7.304 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.497     7.801    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.266    17.105    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.801ns  (logic 1.748ns (22.412%)  route 6.053ns (77.588%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 17.105 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.633    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105     5.738 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745     6.483    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105     6.588 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611     7.199    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105     7.304 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.497     7.801    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.266    17.105    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.801ns  (logic 1.748ns (22.412%)  route 6.053ns (77.588%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 17.105 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.633    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105     5.738 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745     6.483    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105     6.588 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611     7.199    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105     7.304 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.497     7.801    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.266    17.105    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.801ns  (logic 1.748ns (22.412%)  route 6.053ns (77.588%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 17.105 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.633    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105     5.738 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745     6.483    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105     6.588 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611     7.199    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105     7.304 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.497     7.801    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.266    17.105    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.783ns  (logic 1.748ns (22.464%)  route 6.035ns (77.536%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 17.107 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.633    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105     5.738 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745     6.483    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105     6.588 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611     7.199    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105     7.304 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.479     7.783    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y63         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.268    17.107    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y63         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[1]/CE
                            (falling edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.783ns  (logic 1.748ns (22.464%)  route 6.035ns (77.536%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 17.107 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.633    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105     5.738 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745     6.483    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105     6.588 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611     7.199    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105     7.304 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.479     7.783    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y63         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.268    17.107    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y63         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[7]/CE
                            (falling edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.783ns  (logic 1.748ns (22.464%)  route 6.035ns (77.536%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 17.107 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.633    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.105     5.738 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.745     6.483    clk_gen/CNT0/s_m_8254_reset
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.105     6.588 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.611     7.199    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.105     7.304 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.479     7.783    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y63         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.268    17.107    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y63         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.754%)  route 0.365ns (66.246%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.365     0.506    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X8Y63          LUT5 (Prop_lut5_I3_O)        0.045     0.551 r  clk_gen/CNT0/s_CNT3_D[0]_i_1/O
                         net (fo=1, routed)           0.000     0.551    clk_gen/CNT0/s_CNT3_D[0]_i_1_n_0
    SLICE_X8Y63          FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.836    14.696    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X8Y63          FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.060%)  route 0.394ns (67.940%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.227     0.368    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.413 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.167     0.580    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.839    14.699    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y61         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.060%)  route 0.394ns (67.940%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.227     0.368    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.413 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.167     0.580    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.839    14.699    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y61         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.060%)  route 0.394ns (67.940%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.227     0.368    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.413 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.167     0.580    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.839    14.699    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y61         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.535%)  route 0.368ns (61.465%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.189     0.330    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X13Y62         LUT5 (Prop_lut5_I3_O)        0.045     0.375 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.179     0.554    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.599 r  clk_gen/CNT0/s_CNT3_U[0]_i_1/O
                         net (fo=1, routed)           0.000     0.599    clk_gen/CNT0/s_CNT3_U[0]_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.839    14.699    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y61         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.472%)  route 0.385ns (62.528%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.189     0.330    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X13Y62         LUT5 (Prop_lut5_I3_O)        0.045     0.375 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.196     0.571    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I2_O)        0.045     0.616 r  clk_gen/CNT0/s_CNT3_U[10]_i_1/O
                         net (fo=1, routed)           0.000     0.616    clk_gen/CNT0/s_CNT3_U[10]_i_1_n_0
    SLICE_X15Y63         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.836    14.696    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y63         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.231ns (36.950%)  route 0.394ns (63.050%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.189     0.330    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X13Y62         LUT5 (Prop_lut5_I3_O)        0.045     0.375 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.205     0.580    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.625 r  clk_gen/CNT0/s_CNT3_D[2]_i_1/O
                         net (fo=1, routed)           0.000     0.625    clk_gen/CNT0/p_3_in[2]
    SLICE_X11Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.837    14.697    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X11Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.290ns (46.292%)  route 0.336ns (53.708%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.189     0.330    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.042     0.372 r  clk_gen/CNT0/s_CNT3_U[14]_i_7/O
                         net (fo=15, routed)          0.147     0.519    clk_gen/CNT0/s_CNT3_U[14]_i_7_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I5_O)        0.107     0.626 r  clk_gen/CNT0/s_CNT3_U[6]_i_1/O
                         net (fo=1, routed)           0.000     0.626    clk_gen/CNT0/s_CNT3_U[6]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.837    14.697    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y62         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[7]/D
                            (falling edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.290ns (46.227%)  route 0.337ns (53.773%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.189     0.330    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.042     0.372 r  clk_gen/CNT0/s_CNT3_U[14]_i_7/O
                         net (fo=15, routed)          0.148     0.520    clk_gen/CNT0/s_CNT3_U[14]_i_7_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I5_O)        0.107     0.627 r  clk_gen/CNT0/s_CNT3_U[7]_i_1/O
                         net (fo=1, routed)           0.000     0.627    clk_gen/CNT0/s_CNT3_U[7]_i_1_n_0
    SLICE_X15Y63         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.836    14.696    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X15Y63         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.560%)  route 0.443ns (70.440%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.227     0.368    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.413 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.216     0.629    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.835    14.695    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X14Y65         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_adc_d[7]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.143ns  (logic 1.437ns (27.933%)  route 3.707ns (72.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE11                                              0.000     0.000 r  m_adc_d[7] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[7]
    AE11                 IBUF (Prop_ibuf_I_O)         1.437     1.437 r  m_adc_d_IBUF[7]_inst/O
                         net (fo=1, routed)           3.707     5.143    AD_LATCH/D[7]
    SLICE_X9Y61          FDRE                                         r  AD_LATCH/latched_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     3.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     3.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     4.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.269     5.397    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y61          FDRE                                         r  AD_LATCH/latched_input_reg[7]/C

Slack:                    inf
  Source:                 m_adc_d[4]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.453ns (28.550%)  route 3.637ns (71.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF12                                              0.000     0.000 r  m_adc_d[4] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[4]
    AF12                 IBUF (Prop_ibuf_I_O)         1.453     1.453 r  m_adc_d_IBUF[4]_inst/O
                         net (fo=1, routed)           3.637     5.091    AD_LATCH/D[4]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     3.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     3.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     4.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.273     5.401    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[4]/C

Slack:                    inf
  Source:                 m_adc_d[0]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.034ns  (logic 1.431ns (28.420%)  route 3.604ns (71.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  m_adc_d[0] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[0]
    AD11                 IBUF (Prop_ibuf_I_O)         1.431     1.431 r  m_adc_d_IBUF[0]_inst/O
                         net (fo=1, routed)           3.604     5.034    AD_LATCH/D[0]
    SLICE_X11Y56         FDRE                                         r  AD_LATCH/latched_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     3.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     3.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     4.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.273     5.401    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y56         FDRE                                         r  AD_LATCH/latched_input_reg[0]/C

Slack:                    inf
  Source:                 m_adc_d[6]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.980ns  (logic 1.435ns (28.803%)  route 3.546ns (71.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  m_adc_d[6] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[6]
    AE10                 IBUF (Prop_ibuf_I_O)         1.435     1.435 r  m_adc_d_IBUF[6]_inst/O
                         net (fo=1, routed)           3.546     4.980    AD_LATCH/D[6]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     3.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     3.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     4.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.273     5.401    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[6]/C

Slack:                    inf
  Source:                 m_adc_d[5]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.951ns  (logic 1.454ns (29.373%)  route 3.497ns (70.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 r  m_adc_d[5] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[5]
    AE12                 IBUF (Prop_ibuf_I_O)         1.454     1.454 r  m_adc_d_IBUF[5]_inst/O
                         net (fo=1, routed)           3.497     4.951    AD_LATCH/D[5]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     3.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     3.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     4.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.273     5.401    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[5]/C

Slack:                    inf
  Source:                 m_adc_d[1]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.796ns  (logic 1.433ns (29.877%)  route 3.363ns (70.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  m_adc_d[1] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[1]
    AC12                 IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_adc_d_IBUF[1]_inst/O
                         net (fo=1, routed)           3.363     4.796    AD_LATCH/D[1]
    SLICE_X11Y56         FDRE                                         r  AD_LATCH/latched_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     3.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     3.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     4.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.273     5.401    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y56         FDRE                                         r  AD_LATCH/latched_input_reg[1]/C

Slack:                    inf
  Source:                 m_adc_d[3]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 1.463ns (35.962%)  route 2.605ns (64.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  m_adc_d[3] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[3]
    AD1                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  m_adc_d_IBUF[3]_inst/O
                         net (fo=1, routed)           2.605     4.068    AD_LATCH/D[3]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     3.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     3.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     4.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.273     5.401    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[3]/C

Slack:                    inf
  Source:                 m_adc_d[2]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 1.462ns (36.149%)  route 2.581ns (63.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE1                                               0.000     0.000 r  m_adc_d[2] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[2]
    AE1                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  m_adc_d_IBUF[2]_inst/O
                         net (fo=1, routed)           2.581     4.043    AD_LATCH/D[2]
    SLICE_X11Y56         FDRE                                         r  AD_LATCH/latched_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     3.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     3.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     4.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.128 r  s_sys_clk_g/O
                         net (fo=44, routed)          1.273     5.401    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y56         FDRE                                         r  AD_LATCH/latched_input_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_adc_d[2]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.298ns (17.778%)  route 1.377ns (82.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE1                                               0.000     0.000 r  m_adc_d[2] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[2]
    AE1                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  m_adc_d_IBUF[2]_inst/O
                         net (fo=1, routed)           1.377     1.675    AD_LATCH/D[2]
    SLICE_X11Y56         FDRE                                         r  AD_LATCH/latched_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.841    10.364    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y56         FDRE                                         r  AD_LATCH/latched_input_reg[2]/C

Slack:                    inf
  Source:                 m_adc_d[3]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.710ns  (logic 0.299ns (17.493%)  route 1.411ns (82.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  m_adc_d[3] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[3]
    AD1                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  m_adc_d_IBUF[3]_inst/O
                         net (fo=1, routed)           1.411     1.710    AD_LATCH/D[3]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.841    10.364    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[3]/C

Slack:                    inf
  Source:                 m_adc_d[1]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.085ns  (logic 0.269ns (12.922%)  route 1.816ns (87.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  m_adc_d[1] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[1]
    AC12                 IBUF (Prop_ibuf_I_O)         0.269     0.269 r  m_adc_d_IBUF[1]_inst/O
                         net (fo=1, routed)           1.816     2.085    AD_LATCH/D[1]
    SLICE_X11Y56         FDRE                                         r  AD_LATCH/latched_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.841    10.364    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y56         FDRE                                         r  AD_LATCH/latched_input_reg[1]/C

Slack:                    inf
  Source:                 m_adc_d[5]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.159ns  (logic 0.291ns (13.460%)  route 1.869ns (86.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 r  m_adc_d[5] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[5]
    AE12                 IBUF (Prop_ibuf_I_O)         0.291     0.291 r  m_adc_d_IBUF[5]_inst/O
                         net (fo=1, routed)           1.869     2.159    AD_LATCH/D[5]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.841    10.364    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[5]/C

Slack:                    inf
  Source:                 m_adc_d[6]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.186ns  (logic 0.271ns (12.402%)  route 1.915ns (87.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  m_adc_d[6] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[6]
    AE10                 IBUF (Prop_ibuf_I_O)         0.271     0.271 r  m_adc_d_IBUF[6]_inst/O
                         net (fo=1, routed)           1.915     2.186    AD_LATCH/D[6]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.841    10.364    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[6]/C

Slack:                    inf
  Source:                 m_adc_d[0]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.196ns  (logic 0.267ns (12.178%)  route 1.929ns (87.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  m_adc_d[0] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[0]
    AD11                 IBUF (Prop_ibuf_I_O)         0.267     0.267 r  m_adc_d_IBUF[0]_inst/O
                         net (fo=1, routed)           1.929     2.196    AD_LATCH/D[0]
    SLICE_X11Y56         FDRE                                         r  AD_LATCH/latched_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.841    10.364    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y56         FDRE                                         r  AD_LATCH/latched_input_reg[0]/C

Slack:                    inf
  Source:                 m_adc_d[4]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.233ns  (logic 0.290ns (12.978%)  route 1.943ns (87.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF12                                              0.000     0.000 r  m_adc_d[4] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[4]
    AF12                 IBUF (Prop_ibuf_I_O)         0.290     0.290 r  m_adc_d_IBUF[4]_inst/O
                         net (fo=1, routed)           1.943     2.233    AD_LATCH/D[4]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.841    10.364    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y56         FDRE                                         r  AD_LATCH/latched_input_reg[4]/C

Slack:                    inf
  Source:                 m_adc_d[7]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.270ns  (logic 0.273ns (12.040%)  route 1.997ns (87.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE11                                              0.000     0.000 r  m_adc_d[7] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[7]
    AE11                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  m_adc_d_IBUF[7]_inst/O
                         net (fo=1, routed)           1.997     2.270    AD_LATCH/D[7]
    SLICE_X9Y61          FDRE                                         r  AD_LATCH/latched_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.833     2.193    ADDR_LATCH/CLK
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.175     2.368 r  ADDR_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           3.859     6.227    ADDR_LATCH/s_address[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.056     6.283 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.363     6.646    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.056     6.702 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.434     7.137    clk_gen/CNT0/s_m_8254_reset
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.056     7.193 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.345     7.538    clk_gen/CNT0/s_wr
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.184     7.722 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.315     8.037    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X13Y62         LUT4 (Prop_lut4_I2_O)        0.122     8.159 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.166     8.325    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.056     8.381 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.759     9.140    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     9.196 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     9.495    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     9.524 r  s_sys_clk_g/O
                         net (fo=44, routed)          0.839    10.362    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y61          FDRE                                         r  AD_LATCH/latched_input_reg[7]/C





