// Seed: 592584014
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_6, id_7, id_8;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  id_9(
      id_8
  ); id_10 :
  assert property (@(posedge 1) 1) id_5 <= 1;
  assign id_8 = id_7;
endmodule
