#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug 24 14:32:03 2020
# Process ID: 18036
# Current directory: C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18452 C:\Users\lalat\Documents\IC\Simulador_FPGA_UERJ-master\reuniao-2408\reuniao-2408.xpr
# Log file: C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/vivado.log
# Journal file: C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd}
launch_simulation
source design_sen_wrapper.tcl
add_wave {{/design_sen_wrapper/design_sen_i/sen_0/ap_clk}} 
current_wave_config {Untitled 1}
add_wave {{/design_sen_wrapper/design_sen_i/sen_0/Entrada}} 
current_wave_config {Untitled 1}
add_wave {{/design_sen_wrapper/design_sen_i/sen_0/ap_return}} 
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
export_ip_user_files -of_objects  [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v
file delete -force C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v
delete_bd_objs [get_bd_nets sim_clk_gen_0_clk] [get_bd_nets xlconstant_0_dout] [get_bd_nets xlconstant_1_dout] [get_bd_cells sen_0]
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.tmp c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/component.xml
ipx::current_core c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:sen:1.0 sen_0
endgroup
set_property location {2.5 620 97} [get_bd_cells sen_0]
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins sen_0/ap_clk]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins sen_0/ap_start]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins sen_0/Entrada]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {64}] [get_bd_cells xlconstant_1]
endgroup
make_wrapper -files [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -top
import_files -force -norecurse C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v
close_sim
generate_target Simulation [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd]
export_ip_user_files -of_objects [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -directory C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files -ipstatic_source_dir C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/modelsim} {questa=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/questa} {riviera=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/riviera} {activehdl=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source design_sen_wrapper.tcl
add_wave {{/design_sen_wrapper/design_sen_i/sen_0/ap_clk}} 
current_wave_config {Untitled 2}
add_wave {{/design_sen_wrapper/design_sen_i/sen_0/Entrada}} 
current_wave_config {Untitled 2}
add_wave {{/design_sen_wrapper/design_sen_i/sen_0/ap_return}} 
run 1000 ns
current_wave_config {Untitled 2}
add_wave {{/design_sen_wrapper/design_sen_i/xlconstant_1}} 
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout} -radix hex {1000000 0ns}
run 1000 ns
restart
run 1000 ns
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout} -radix hex {1000000 0ns}
run 1000 ns
run 1000 ns
run 1000 ns
restart
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout} -radix hex {10000000000 0ns}
run 1000 ns
run 1000 ns
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout} -radix hex {10000000000000000000000 0ns}
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout} -radix hex {100000000000000000 0ns}
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout} -radix hex {0 0ns}
run 1000 ns
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout[62]} -radix bin {1 0ns}
run 1000 ns
run 1000 ns
run 1000 ns
set_property location {1 131 282} [get_bd_cells xlconstant_1]
export_ip_user_files -of_objects  [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/imports/hdl/design_sen_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/imports/hdl/design_sen_wrapper.v
file delete -force C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/imports/hdl/design_sen_wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -no_script -reset -force -quiet
remove_files  C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd
file delete -force C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen
create_bd_design "design_sen"
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS
ipx::edit_ip_in_project -upgrade true -name seno_ip -directory C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.tmp c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/component.xml
ipx::current_core c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:sen:1.0 sen_0
endgroup
set_property location {1 230 12} [get_bd_cells sen_0]
set_property location {1 251 -1} [get_bd_cells sen_0]
set_property location {1 171 -9} [get_bd_cells sen_0]
set_property location {1 181 -9} [get_bd_cells sen_0]
set_property location {1 236 -13} [get_bd_cells sen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 87 35} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins sen_0/Entrada]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins sen_0/ap_start]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins sen_0/ap_clk]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {64} CONFIG.CONST_VAL {60}] [get_bd_cells xlconstant_0]
endgroup
make_wrapper -files [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -top
import_files -force -norecurse C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v
close_sim
generate_target Simulation [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd]
export_ip_user_files -of_objects [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -directory C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files -ipstatic_source_dir C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/modelsim} {questa=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/questa} {riviera=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/riviera} {activehdl=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_bd_design {C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd}
launch_simulation
