icon,text,relevance,language,author,reviewer,valid,human_authored,human_reviewed,prompt_id,gpt_run_id,execution_id,gpt_model,when_authored,when_reviewed,count
logic-gate-nor,AND gate,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,NOR gate,high,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,binary,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,2
logic-gate-nor,boolean logic,high,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,circuit,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,digital,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,digital circuit,high,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,electronics,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,2
logic-gate-nor,input,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,2
logic-gate-nor,logic gate,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,2
logic-gate-nor,output,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,2
logic-gate-nor,signal,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,arrow,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,circuitry,medium,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,component,medium,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,computation,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,2
logic-gate-nor,computing,medium,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,connectivity,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,data flow,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,diagram,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,electrical,medium,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,engineering,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,2
logic-gate-nor,flow,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,information,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,integrated circuit,medium,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,inversion,medium,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,negation,medium,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,processing,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,schematic,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,2
logic-gate-nor,semiconductor,medium,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,switching,medium,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,symbol,medium,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,symbolic,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,system,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,technology,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,2
logic-gate-nor,transmission,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,abstract,low,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,circuit design,low,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,diagrammatic representation,low,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,hardware,low,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,logical function,low,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,mathematical model,low,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,mechanical,low,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
logic-gate-nor,microelectronics,low,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,microprocessor,low,en,acbart@vt.edu,,,False,False,starter-v2-128,batch_req_0ldytSKjNUoEmSilxxBNzUp7,0,gpt-4o-2024-08-06,2024-08-18T22:29:07.375382,,1
logic-gate-nor,power,low,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_7hfztvMy3aVuMhTMM7JrHczC,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.679514,,1
