
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001041                       # Number of seconds simulated
sim_ticks                                  1040989500                       # Number of ticks simulated
final_tick                                 1040989500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 106032                       # Simulator instruction rate (inst/s)
host_op_rate                                   198949                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              134694022                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707852                       # Number of bytes of host memory used
host_seconds                                     7.73                       # Real time elapsed on the host
sim_insts                                      819475                       # Number of instructions simulated
sim_ops                                       1537583                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          108672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           36672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              145344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       108672                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         108672                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1698                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              573                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2271                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          104392984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           35228021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              139621005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     104392984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         104392984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         104392984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          35228021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             139621005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1698.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       573.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4613                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2271                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2271                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  145344                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   145344                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 63                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                315                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 87                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                118                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               114                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               121                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                22                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                64                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1040896500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2271                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1616                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      543                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       95                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          530                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     268.679245                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    171.562227                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    273.775298                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           192     36.23%     36.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          139     26.23%     62.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           69     13.02%     75.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           29      5.47%     80.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           32      6.04%     86.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           21      3.96%     90.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           12      2.26%     93.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      1.32%     94.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           29      5.47%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           530                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       108672                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        36672                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 104392983.790902793407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 35228021.031912431121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1698                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          573                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     63233000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     29608000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37239.69                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     51671.90                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      50259750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 92841000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11355000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      22131.11                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 40881.11                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        139.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     139.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.09                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.09                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.20                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1729                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.13                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      458342.80                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.13                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2334780                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1214400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9846060                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              23536440                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2077920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        133074480                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         49483200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         142364220                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               400809900                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             385.027803                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             983855000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3876500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15600000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     563272500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    128865250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       37496750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    291878500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1535100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    796950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6368880                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              19081890                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2833920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        137608830                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         72464160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         130247820                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               412733070                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             396.481492                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             991705000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5699000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       17680000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     501281750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    188705000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       25855750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    301768000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  305272                       # Number of BP lookups
system.cpu.branchPred.condPredicted            305272                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             43516                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               164475                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  110493                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              18788                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          164475                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              61142                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           103333                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        20708                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      309565                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      233230                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1433                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           278                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      265815                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           414                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1040989500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2081980                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             155230                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1549324                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      305272                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             171635                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1807306                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   88740                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  246                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2754                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    265525                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1685                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2010000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.518131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.809281                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   407291     20.26%     20.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   153975      7.66%     27.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1448734     72.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2010000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.146626                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.744159                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   279938                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                236517                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1346770                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                102405                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  44370                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2678083                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                150238                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  44370                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   451149                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   65254                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1741                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1273350                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                174136                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2522257                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 74950                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    88                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  67202                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    136                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  63888                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1276                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2323123                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               6016816                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4387848                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              5186                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1402356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   920767                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 35                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    151018                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               437162                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              278464                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             60879                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            21682                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2370492                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 831                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1845095                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             88803                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          833739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1451043                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            815                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2010000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.917958                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.756832                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              664875     33.08%     33.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              845155     42.05%     75.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              499970     24.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2010000                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  576019     80.39%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    225      0.03%     80.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  97498     13.61%     94.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 42719      5.96%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10339      0.56%      0.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1258362     68.20%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1769      0.10%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    78      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  859      0.05%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  311      0.02%     68.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 291      0.02%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               332639     18.03%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              238151     12.91%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1541      0.08%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            737      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1845095                       # Type of FU issued
system.cpu.iq.rate                           0.886221                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      716504                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.388329                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6497598                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3198804                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1733543                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7899                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               7050                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3207                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2547227                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4033                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           112337                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       173580                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          868                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          805                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        57760                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           228                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  44370                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   32422                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6689                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2371323                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             39535                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                437162                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               278464                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                302                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    467                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5733                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            805                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          19678                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        26442                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                46120                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1754791                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                309426                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             90304                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       542616                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   154768                       # Number of branches executed
system.cpu.iew.exec_stores                     233190                       # Number of stores executed
system.cpu.iew.exec_rate                     0.842847                       # Inst execution rate
system.cpu.iew.wb_sent                        1741166                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1736750                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1193955                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2105463                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.834182                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.567075                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          758079                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             43715                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1939216                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.792889                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.886368                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1004178     51.78%     51.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       332493     17.15%     68.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       602545     31.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1939216                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               819475                       # Number of instructions committed
system.cpu.commit.committedOps                1537583                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         484286                       # Number of memory references committed
system.cpu.commit.loads                        263582                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     145863                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2820                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1523290                       # Number of committed integer instructions.
system.cpu.commit.function_calls                51163                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4969      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1045227     67.98%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1697      0.11%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.05%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.02%     68.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.02%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          262774     17.09%     85.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         220048     14.31%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          808      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          656      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1537583                       # Class of committed instruction
system.cpu.commit.bw_lim_events                602545                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3632333                       # The number of ROB reads
system.cpu.rob.rob_writes                     4662215                       # The number of ROB writes
system.cpu.timesIdled                             843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           71980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      819475                       # Number of Instructions Simulated
system.cpu.committedOps                       1537583                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.540627                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.540627                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.393604                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.393604                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3044414                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1323375                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3635                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2253                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    298370                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   266723                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  819135                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.990317                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              409688                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12500                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.775040                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.990317                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999395                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999395                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3342676                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3342676                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       179843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          179843                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       217325                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         217325                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       397168                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           397168                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       397168                       # number of overall hits
system.cpu.dcache.overall_hits::total          397168                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15703                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3401                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        19104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19104                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        19104                       # number of overall misses
system.cpu.dcache.overall_misses::total         19104                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    214785500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    214785500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     76451999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     76451999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    291237499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    291237499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    291237499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    291237499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       195546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       195546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       416272                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       416272                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       416272                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       416272                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.080303                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.080303                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015408                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015408                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045893                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045893                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045893                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045893                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13677.991467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13677.991467                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22479.270509                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22479.270509                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15244.843959                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15244.843959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15244.843959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15244.843959                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2192                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               210                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.438095                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11691                       # number of writebacks
system.cpu.dcache.writebacks::total             11691                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6377                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          207                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          207                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6584                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6584                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9326                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3194                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        12520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12520                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    128549500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    128549500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71169499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71169499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    199718999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    199718999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    199718999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    199718999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030076                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030076                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13783.990993                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13783.990993                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22282.247652                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22282.247652                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15951.996725                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15951.996725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15951.996725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15951.996725                       # average overall mshr miss latency
system.cpu.dcache.replacements                  12484                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.254530                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              264943                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2661                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             99.565201                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.254530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965341                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965341                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2126853                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2126853                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       262282                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          262282                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       262282                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           262282                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       262282                       # number of overall hits
system.cpu.icache.overall_hits::total          262282                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3242                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3242                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3242                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3242                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3242                       # number of overall misses
system.cpu.icache.overall_misses::total          3242                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    193146000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    193146000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    193146000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    193146000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    193146000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    193146000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       265524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       265524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       265524                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       265524                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       265524                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       265524                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012210                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012210                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012210                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012210                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012210                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59576.187539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59576.187539                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59576.187539                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59576.187539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59576.187539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59576.187539                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          335                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           83                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           83                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          580                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          580                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          580                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          580                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          580                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          580                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2662                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2662                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2662                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2662                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2662                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2662                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159016500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159016500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159016500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159016500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159016500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159016500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010025                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59735.725019                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59735.725019                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59735.725019                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59735.725019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59735.725019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59735.725019                       # average overall mshr miss latency
system.cpu.icache.replacements                   2115                       # number of replacements
system.l2bus.snoop_filter.tot_requests          29781                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        14622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          407                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               11978                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         11691                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2919                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                20                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               15                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3183                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3183                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          11979                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7427                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        37470                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   44897                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       169600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1546048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1715648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                71                       # Total snoops (count)
system.l2bus.snoopTraffic                        2880                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              15193                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.028303                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.165841                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    14763     97.17%     97.17% # Request fanout histogram
system.l2bus.snoop_fanout::1                      430      2.83%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                15193                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             38272500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6671462                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            31258498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1893.550937                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26807                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2271                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                11.804051                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1400.161304                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   493.389633                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.341836                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.120456                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.462293                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2260                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1460                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          676                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.551758                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               216735                       # Number of tag accesses
system.l2cache.tags.data_accesses              216735                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        11691                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11691                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2817                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2817                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          952                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         9076                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        10028                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             952                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           11893                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               12845                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            952                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          11893                       # number of overall hits
system.l2cache.overall_hits::total              12845                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          358                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            358                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1699                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          215                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1914                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1699                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           573                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2272                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1699                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          573                       # number of overall misses
system.l2cache.overall_misses::total             2272                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     37674000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     37674000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    145102500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     19552500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    164655000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    145102500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     57226500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    202329000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    145102500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     57226500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    202329000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        11691                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11691                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3175                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3175                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2651                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         9291                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        11942                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2651                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12466                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           15117                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2651                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12466                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          15117                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.112756                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.112756                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.640890                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.023141                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.160275                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.640890                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.045965                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.150294                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.640890                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.045965                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.150294                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 105234.636872                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 105234.636872                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85404.649794                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 90941.860465                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86026.645768                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85404.649794                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 99871.727749                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 89053.257042                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85404.649794                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 99871.727749                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 89053.257042                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          358                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          358                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1699                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          215                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1914                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1699                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          573                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2272                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1699                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          573                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2272                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     36958000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     36958000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    141706500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     19122500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    160829000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    141706500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     56080500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    197787000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    141706500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     56080500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    197787000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.112756                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.112756                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.640890                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.023141                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.160275                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.640890                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.045965                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.150294                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.640890                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.045965                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.150294                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 103234.636872                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 103234.636872                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83405.826957                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88941.860465                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84027.690700                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83405.826957                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 97871.727749                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 87054.137324                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83405.826957                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 97871.727749                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 87054.137324                       # average overall mshr miss latency
system.l2cache.replacements                        11                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2282                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1913                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                11                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                358                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               358                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1913                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4553                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       145344                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2271                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2271    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2271                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1141000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5677500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1895.338933                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2271                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2271                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1401.936546                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   493.402387                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.042784                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.015057                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.057841                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2271                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1461                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          686                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.069305                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                38607                       # Number of tag accesses
system.l3cache.tags.data_accesses               38607                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          358                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            358                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1698                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          215                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1913                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1698                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           573                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2271                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1698                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          573                       # number of overall misses
system.l3cache.overall_misses::total             2271                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     33736000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     33736000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    126424500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     17187500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    143612000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    126424500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     50923500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    177348000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    126424500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     50923500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    177348000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          358                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          358                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1698                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          215                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1913                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1698                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          573                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2271                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1698                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          573                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2271                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 94234.636872                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 94234.636872                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74454.946996                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 79941.860465                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75071.615264                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74454.946996                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 88871.727749                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 78092.470277                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74454.946996                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 88871.727749                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 78092.470277                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          358                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          358                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1698                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          215                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1913                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1698                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          573                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2271                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1698                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          573                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2271                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     33020000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     33020000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    123028500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16757500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    139786000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    123028500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     49777500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    172806000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    123028500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     49777500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    172806000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 92234.636872                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 92234.636872                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72454.946996                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77941.860465                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73071.615264                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72454.946996                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 86871.727749                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 76092.470277                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72454.946996                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 86871.727749                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 76092.470277                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2271                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1040989500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1913                       # Transaction distribution
system.membus.trans_dist::ReadExReq               358                       # Transaction distribution
system.membus.trans_dist::ReadExResp              358                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1913                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       145344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       145344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  145344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2271                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2271    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2271                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1135500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6157500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
