Info: Starting: Create testbench Qsys system
Info: E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS.ipx
Info: ip-generate --project-directory=E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl --output-directory=E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl --report-file=sopcinfo:E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl\DE1_SoC_QSYS.sopcinfo --report-file=html:E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl\DE1_SoC_QSYS\testbench\DE1_SoC_QSYS.html --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl\DE1_SoC_QSYS.qsys --remove-qsys-generate-warning
Progress: Loading rtl/DE1_SoC_QSYS.qsys
Progress: Reading input file
Progress: Adding audio [audio2fifo 1.0]
Progress: Parameterizing module audio
Progress: Adding audio_sel [altera_avalon_pio 14.1]
Progress: Parameterizing module audio_sel
Progress: Adding clk_25_in [altera_clock_bridge 14.1]
Progress: Parameterizing module clk_25_in
Progress: Adding clk_50 [clock_source 14.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_qsys 14.1]
Progress: Parameterizing module cpu
Progress: Adding dds_increment [altera_avalon_pio 14.1]
Progress: Parameterizing module dds_increment
Progress: Adding div_freq [altera_avalon_pio 14.1]
Progress: Parameterizing module div_freq
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 14.1]
Progress: Parameterizing module key
Progress: Adding keyboard_keys [altera_avalon_pio 14.1]
Progress: Parameterizing module keyboard_keys
Progress: Adding lfsr_clk_interrupt_gen [altera_avalon_pio 14.1]
Progress: Parameterizing module lfsr_clk_interrupt_gen
Progress: Adding lfsr_val [altera_avalon_pio 14.1]
Progress: Parameterizing module lfsr_val
Progress: Adding modulation_selector [altera_avalon_pio 14.1]
Progress: Parameterizing module modulation_selector
Progress: Adding mouse_pos [altera_avalon_pio 14.1]
Progress: Parameterizing module mouse_pos
Progress: Adding pll [altera_pll 14.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 14.1]
Progress: Parameterizing module sdram
Progress: Adding signal_selector [altera_avalon_pio 14.1]
Progress: Parameterizing module signal_selector
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 14.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 14.1]
Progress: Parameterizing module timer
Progress: Adding vga [vga_interface 1.0]
Progress: Parameterizing module vga
Progress: Adding vga_clk_bridge_out [altera_clock_bridge 14.1]
Progress: Parameterizing module vga_clk_bridge_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE1_SoC_QSYS.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.lfsr_clk_interrupt_gen: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.lfsr_val: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings
Info: ip-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/14.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\altera\14.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\altera\14.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\altera\14.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\altera\14.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,00 seconds
Info: C:/altera/14.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,00 seconds
Info: E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl\DE1_SoC_QSYS\testbench\DE1_SoC_QSYS.ipx
Progress: Loading rtl/audio2fifo.qsys
Progress: Loading rtl/DE1_SoC_QSYS.qsys
Progress: Loading rtl/vga_interface.qsys
Info: E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/* matched 85 files in 0,01 seconds
Info: E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/ip/**/* matched 0 files in 0,00 seconds
Info: E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/*/* matched 806 files in 0,01 seconds
Info: E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl\DE1_SoC_QSYS\testbench\DE1_SoC_QSYS.ipx described 0 plugins, 3 paths, in 0,03 seconds
Info: E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/* matched 4 files in 0,03 seconds
Info: E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/*/* matched 0 files in 0,00 seconds
Info: C:/Users/Ebi/.altera.quartus/ip/14.1/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\altera\14.1\ip\altera\altera_components.ipx
Info: C:\altera\14.1\ip\altera\altera_components.ipx described 1350 plugins, 0 paths, in 0,04 seconds
Info: C:/altera/14.1/ip/**/* matched 129 files in 0,04 seconds
Info: Reading index C:\altera\14.1\quartus\sopc_builder\builtin.ipx
Info: C:\altera\14.1\quartus\sopc_builder\builtin.ipx described 81 plugins, 0 paths, in 0,00 seconds
Info: C:/altera/14.1/quartus/sopc_builder/**/* matched 8 files in 0,00 seconds
Info: Reading index C:\altera\14.1\quartus\common\librarian\factories\index.ipx
Info: C:\altera\14.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0,00 seconds
Info: C:/altera/14.1/quartus/common/librarian/factories/**/* matched 4 files in 0,01 seconds
Info: C:/altera/14.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:\altera\14.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 9 paths, in 0,08 seconds
Info: C:/altera/14.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,08 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/altera/14.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: DE1_SoC_QSYS
Info: TB_Gen: System design is: DE1_SoC_QSYS
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property audio2fifo_0_data_divfrec EXPORT_OF
Info: get_instance_property audio CLASS_NAME
Info: get_instance_assignment audio testbench.partner.map.data_divfrec
Info: get_interface_property audio2fifo_0_empty EXPORT_OF
Info: get_instance_property audio CLASS_NAME
Info: get_instance_assignment audio testbench.partner.map.empty
Info: get_interface_property audio2fifo_0_fifo_full EXPORT_OF
Info: get_instance_property audio CLASS_NAME
Info: get_instance_assignment audio testbench.partner.map.fifo_full
Info: get_interface_property audio2fifo_0_fifo_used EXPORT_OF
Info: get_instance_property audio CLASS_NAME
Info: get_instance_assignment audio testbench.partner.map.fifo_used
Info: get_interface_property audio2fifo_0_out_data_audio EXPORT_OF
Info: get_instance_property audio CLASS_NAME
Info: get_instance_assignment audio testbench.partner.map.out_data_audio
Info: get_interface_property audio2fifo_0_out_pause EXPORT_OF
Info: get_instance_property audio CLASS_NAME
Info: get_instance_assignment audio testbench.partner.map.out_pause
Info: get_interface_property audio2fifo_0_out_stop EXPORT_OF
Info: get_instance_property audio CLASS_NAME
Info: get_instance_assignment audio testbench.partner.map.out_stop
Info: get_interface_property audio2fifo_0_wrclk EXPORT_OF
Info: get_instance_property audio CLASS_NAME
Info: get_instance_assignment audio testbench.partner.map.wrclk
Info: get_interface_property audio2fifo_0_wrreq EXPORT_OF
Info: get_instance_property audio CLASS_NAME
Info: get_instance_assignment audio testbench.partner.map.wrreq
Info: get_interface_property audio_sel EXPORT_OF
Info: get_instance_property audio_sel CLASS_NAME
Info: get_instance_assignment audio_sel testbench.partner.map.external_connection
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_50 CLASS_NAME
Info: get_instance_assignment clk_50 testbench.partner.map.clk_in
Info: get_interface_property clk_25_out EXPORT_OF
Info: get_instance_property clk_25_in CLASS_NAME
Info: get_instance_assignment clk_25_in testbench.partner.map.out_clk
Info: get_interface_property clk_sdram EXPORT_OF
Info: get_instance_property pll CLASS_NAME
Info: get_instance_assignment pll testbench.partner.map.outclk1
Info: get_interface_property div_freq EXPORT_OF
Info: get_instance_property div_freq CLASS_NAME
Info: get_instance_assignment div_freq testbench.partner.map.external_connection
Info: get_interface_property key_external_connection EXPORT_OF
Info: get_instance_property key CLASS_NAME
Info: get_instance_assignment key testbench.partner.map.external_connection
Info: get_interface_property keyboard_keys EXPORT_OF
Info: get_instance_property keyboard_keys CLASS_NAME
Info: get_instance_assignment keyboard_keys testbench.partner.map.external_connection
Info: get_interface_property modulation_selector EXPORT_OF
Info: get_instance_property modulation_selector CLASS_NAME
Info: get_instance_assignment modulation_selector testbench.partner.map.external_connection
Info: get_interface_property mouse_pos EXPORT_OF
Info: get_instance_property mouse_pos CLASS_NAME
Info: get_instance_assignment mouse_pos testbench.partner.map.external_connection
Info: get_interface_property pll_locked EXPORT_OF
Info: get_instance_property pll CLASS_NAME
Info: get_instance_assignment pll testbench.partner.map.locked
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_50 CLASS_NAME
Info: get_instance_assignment clk_50 testbench.partner.map.clk_in_reset
Info: get_interface_property sdram_wire EXPORT_OF
Info: get_instance_property sdram CLASS_NAME
Info: get_instance_assignment sdram testbench.partner.map.wire
Info: get_instance_assignment sdram testbench.partner.map.wire
Info: get_instance_assignment sdram testbench.partner.map.wire
Info: get_instance_assignment sdram testbench.partner.my_partner.class
Info: get_instance_assignment sdram testbench.partner.my_partner.version
Info: get_instance_assignments sdram
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.CAS_LATENCY
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.CONTR_NAME
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.SDRAM_BANK_WIDTH
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.SDRAM_COL_WIDTH
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.SDRAM_DATA_WIDTH
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.SDRAM_NUM_CHIPSELECTS
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.SDRAM_ROW_WIDTH
Info: send_message Info TB_Gen: Interface 'sdram_wire' partner_name: 'sdram_my_partner'
Info: TB_Gen: Interface 'sdram_wire' partner_name: 'sdram_my_partner'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' sdram_wire.partner_intf: 'conduit'
Info: TB_Gen: Interface 'sdram_my_partner' sdram_wire.partner_intf: 'conduit'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_class: 'altera_sdram_partner_module'
Info: TB_Gen: Interface 'sdram_my_partner' partner_class: 'altera_sdram_partner_module'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_version: ''
Info: TB_Gen: Interface 'sdram_my_partner' partner_version: ''
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.CAS_LATENCY: '3'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.CAS_LATENCY: '3'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.CONTR_NAME: 'DE1_SoC_QSYS_sdram'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.CONTR_NAME: 'DE1_SoC_QSYS_sdram'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_COL_WIDTH: '10'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_COL_WIDTH: '10'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_DATA_WIDTH: '16'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_DATA_WIDTH: '16'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_ROW_WIDTH: '13'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_ROW_WIDTH: '13'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: TB_Gen: Interface 'sdram_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: get_instance_assignments sdram
Info: get_instance_interfaces sdram
Info: get_instance_interfaces sdram
Info: get_interface_property audio2fifo_0_data_divfrec EXPORT_OF
Info: get_interface_property audio2fifo_0_empty EXPORT_OF
Info: get_interface_property audio2fifo_0_fifo_full EXPORT_OF
Info: get_interface_property audio2fifo_0_fifo_used EXPORT_OF
Info: get_interface_property audio2fifo_0_out_data_audio EXPORT_OF
Info: get_interface_property audio2fifo_0_out_pause EXPORT_OF
Info: get_interface_property audio2fifo_0_out_stop EXPORT_OF
Info: get_interface_property audio2fifo_0_wrclk EXPORT_OF
Info: get_interface_property audio2fifo_0_wrreq EXPORT_OF
Info: get_interface_property audio_sel EXPORT_OF
Info: get_interface_property clk EXPORT_OF
Info: get_interface_property clk_25_out EXPORT_OF
Info: get_interface_property clk_sdram EXPORT_OF
Info: get_interface_property div_freq EXPORT_OF
Info: get_interface_property key_external_connection EXPORT_OF
Info: get_interface_property keyboard_keys EXPORT_OF
Info: get_interface_property modulation_selector EXPORT_OF
Info: get_interface_property mouse_pos EXPORT_OF
Info: get_interface_property pll_locked EXPORT_OF
Info: get_interface_property reset EXPORT_OF
Info: get_interface_property sdram_wire EXPORT_OF
Info: get_interface_property signal_selector EXPORT_OF
Info: get_interface_property vga_alt_vip_itc_0_clocked_video EXPORT_OF
Info: get_interface_property vga_vga_clk EXPORT_OF
Info: get_interface_property lfsr_clk_interrupt_gen_external_connection EXPORT_OF
Info: get_interface_property lfsr_val_external_connection EXPORT_OF
Info: get_interface_property dds_increment_external_connection EXPORT_OF
Info: get_instance_assignment sdram testbench.partner.map.clk
Info: get_instance_assignment sdram testbench.partner.map.clk
Info: get_instance_assignment sdram testbench.partner.map.clk
Info: get_instance_interface_property sdram clk CLASS_NAME
Info: get_instance_interface_parameter_value sdram clk clockRate
Info: get_instance_interface_property sdram clk CLASS_NAME
Info: get_interface_property audio2fifo_0_data_divfrec EXPORT_OF
Info: get_interface_property audio2fifo_0_empty EXPORT_OF
Info: get_interface_property audio2fifo_0_fifo_full EXPORT_OF
Info: get_interface_property audio2fifo_0_fifo_used EXPORT_OF
Info: get_interface_property audio2fifo_0_out_data_audio EXPORT_OF
Info: get_interface_property audio2fifo_0_out_pause EXPORT_OF
Info: get_interface_property audio2fifo_0_out_stop EXPORT_OF
Info: get_interface_property audio2fifo_0_wrclk EXPORT_OF
Info: get_interface_property audio2fifo_0_wrreq EXPORT_OF
Info: get_interface_property audio_sel EXPORT_OF
Info: get_interface_property clk EXPORT_OF
Info: get_interface_property clk_25_out EXPORT_OF
Info: get_interface_property clk_sdram EXPORT_OF
Info: get_interface_property div_freq EXPORT_OF
Info: get_interface_property key_external_connection EXPORT_OF
Info: get_interface_property keyboard_keys EXPORT_OF
Info: get_interface_property modulation_selector EXPORT_OF
Info: get_interface_property mouse_pos EXPORT_OF
Info: get_interface_property pll_locked EXPORT_OF
Info: get_interface_property reset EXPORT_OF
Info: get_interface_property sdram_wire EXPORT_OF
Info: get_interface_property signal_selector EXPORT_OF
Info: get_interface_property vga_alt_vip_itc_0_clocked_video EXPORT_OF
Info: get_interface_property vga_vga_clk EXPORT_OF
Info: get_interface_property lfsr_clk_interrupt_gen_external_connection EXPORT_OF
Info: get_interface_property lfsr_val_external_connection EXPORT_OF
Info: get_interface_property dds_increment_external_connection EXPORT_OF
Info: get_instance_property pll CLASS_NAME
Info: get_interface_property audio2fifo_0_data_divfrec EXPORT_OF
Info: get_interface_property audio2fifo_0_empty EXPORT_OF
Info: get_interface_property audio2fifo_0_fifo_full EXPORT_OF
Info: get_interface_property audio2fifo_0_fifo_used EXPORT_OF
Info: get_interface_property audio2fifo_0_out_data_audio EXPORT_OF
Info: get_interface_property audio2fifo_0_out_pause EXPORT_OF
Info: get_interface_property audio2fifo_0_out_stop EXPORT_OF
Info: get_interface_property audio2fifo_0_wrclk EXPORT_OF
Info: get_interface_property audio2fifo_0_wrreq EXPORT_OF
Info: get_interface_property audio_sel EXPORT_OF
Info: get_interface_property clk EXPORT_OF
Info: get_interface_property clk_25_out EXPORT_OF
Info: get_interface_property clk_sdram EXPORT_OF
Info: get_interface_property div_freq EXPORT_OF
Info: get_interface_property key_external_connection EXPORT_OF
Info: get_interface_property keyboard_keys EXPORT_OF
Info: get_interface_property modulation_selector EXPORT_OF
Info: get_interface_property mouse_pos EXPORT_OF
Info: get_interface_property pll_locked EXPORT_OF
Info: get_interface_property reset EXPORT_OF
Info: get_interface_property sdram_wire EXPORT_OF
Info: get_interface_property signal_selector EXPORT_OF
Info: get_interface_property vga_alt_vip_itc_0_clocked_video EXPORT_OF
Info: get_interface_property vga_vga_clk EXPORT_OF
Info: get_interface_property lfsr_clk_interrupt_gen_external_connection EXPORT_OF
Info: get_interface_property lfsr_val_external_connection EXPORT_OF
Info: get_interface_property dds_increment_external_connection EXPORT_OF
Info: get_instance_property sdram CLASS_NAME
Info: get_instance_property audio CLASS_NAME
Info: get_instance_property vga CLASS_NAME
Info: get_instance_interface_parameter_value pll outclk0 clockRate
Info: send_message Info TB_Gen: Implicit assignment 'sdram_my_partner' partner_implicit_name: 'sdram_my_partner'
Info: TB_Gen: Implicit assignment 'sdram_my_partner' partner_implicit_name: 'sdram_my_partner'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_my_partner' partner_implicit_clks: 'clk'
Info: TB_Gen: Implicit assignment 'sdram_my_partner' partner_implicit_clks: 'clk'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_my_partner' clk.partner_implicit_clk_rate: '142857142.0'
Info: TB_Gen: Implicit assignment 'sdram_my_partner' clk.partner_implicit_clk_rate: '142857142.0'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_my_partner' clk.partner_implicit_clk_export: ''
Info: TB_Gen: Implicit assignment 'sdram_my_partner' clk.partner_implicit_clk_export: ''
Info: get_instance_property sdram CLASS_NAME
Info: get_interface_property signal_selector EXPORT_OF
Info: get_instance_property signal_selector CLASS_NAME
Info: get_instance_assignment signal_selector testbench.partner.map.external_connection
Info: get_interface_property vga_alt_vip_itc_0_clocked_video EXPORT_OF
Info: get_instance_property vga CLASS_NAME
Info: get_instance_assignment vga testbench.partner.map.alt_vip_itc_0_clocked_video
Info: get_interface_property vga_vga_clk EXPORT_OF
Info: get_instance_property vga_clk_bridge_out CLASS_NAME
Info: get_instance_assignment vga_clk_bridge_out testbench.partner.map.out_clk
Info: get_interface_property lfsr_clk_interrupt_gen_external_connection EXPORT_OF
Info: get_instance_property lfsr_clk_interrupt_gen CLASS_NAME
Info: get_instance_assignment lfsr_clk_interrupt_gen testbench.partner.map.external_connection
Info: get_interface_property lfsr_val_external_connection EXPORT_OF
Info: get_instance_property lfsr_val CLASS_NAME
Info: get_instance_assignment lfsr_val testbench.partner.map.external_connection
Info: get_interface_property dds_increment_external_connection EXPORT_OF
Info: get_instance_property dds_increment CLASS_NAME
Info: get_instance_assignment dds_increment testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : DE1_SoC_QSYS_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : DE1_SoC_QSYS_tb with all standard BFMs
Info: create_system DE1_SoC_QSYS_tb
Info: add_instance DE1_SoC_QSYS_inst DE1_SoC_QSYS 
Info: set_use_testbench_naming_pattern true DE1_SoC_QSYS
Info: get_instance_interfaces DE1_SoC_QSYS_inst
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_data_divfrec CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_empty CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_full CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_used CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_out_data_audio CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_out_pause CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_out_stop CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_wrclk CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_wrreq CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio_sel CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst clk CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst clk_25_out CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst clk_sdram CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst dds_increment_external_connection CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst div_freq CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst key_external_connection CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst keyboard_keys CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst lfsr_clk_interrupt_gen_external_connection CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst lfsr_val_external_connection CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst modulation_selector CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst mouse_pos CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst pll_locked CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst reset CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst sdram_wire CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst signal_selector CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst vga_vga_clk CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property DE1_SoC_QSYS_inst clk CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property DE1_SoC_QSYS_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst clk clockRate
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property DE1_SoC_QSYS_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst clk CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_clk_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_clk_bfm clk CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_clk_bfm.clk DE1_SoC_QSYS_inst.clk
Info: get_instance_interface_property DE1_SoC_QSYS_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property DE1_SoC_QSYS_inst reset CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property DE1_SoC_QSYS_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports DE1_SoC_QSYS_inst reset
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property DE1_SoC_QSYS_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_reset_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property DE1_SoC_QSYS_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst reset associatedClock
Info: get_instance_interfaces DE1_SoC_QSYS_inst_clk_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: DE1_SoC_QSYS_inst_reset_bfm is not associated to any clock; connecting DE1_SoC_QSYS_inst_reset_bfm to 'DE1_SoC_QSYS_inst_clk_bfm.clk'
Warning: TB_Gen: DE1_SoC_QSYS_inst_reset_bfm is not associated to any clock; connecting DE1_SoC_QSYS_inst_reset_bfm to 'DE1_SoC_QSYS_inst_clk_bfm.clk'
Info: add_connection DE1_SoC_QSYS_inst_clk_bfm.clk DE1_SoC_QSYS_inst_reset_bfm.clk
Info: get_instance_interface_property DE1_SoC_QSYS_inst reset CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_reset_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst_reset_bfm clk CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_reset_bfm.reset DE1_SoC_QSYS_inst.reset
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_data_divfrec CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: audio2fifo_0_data_divfrec
Info: TB_Gen: conduit_end found: audio2fifo_0_data_divfrec
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_data_divfrec CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_data_divfrec associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_data_divfrec associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst audio2fifo_0_data_divfrec
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_data_divfrec audio2fifo_0_data_divfrec_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_data_divfrec audio2fifo_0_data_divfrec_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_data_divfrec audio2fifo_0_data_divfrec_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_data_divfrec CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm.conduit DE1_SoC_QSYS_inst.audio2fifo_0_data_divfrec
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_empty CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: audio2fifo_0_empty
Info: TB_Gen: conduit_end found: audio2fifo_0_empty
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_empty CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_empty associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_empty associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst audio2fifo_0_empty
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_empty audio2fifo_0_empty_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_empty audio2fifo_0_empty_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_empty audio2fifo_0_empty_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_empty CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm.conduit DE1_SoC_QSYS_inst.audio2fifo_0_empty
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_full CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: audio2fifo_0_fifo_full
Info: TB_Gen: conduit_end found: audio2fifo_0_fifo_full
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_full CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_fifo_full associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_fifo_full associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst audio2fifo_0_fifo_full
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_full audio2fifo_0_fifo_full_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_full audio2fifo_0_fifo_full_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_full audio2fifo_0_fifo_full_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_full CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm.conduit DE1_SoC_QSYS_inst.audio2fifo_0_fifo_full
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_used CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: audio2fifo_0_fifo_used
Info: TB_Gen: conduit_end found: audio2fifo_0_fifo_used
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_used CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_fifo_used associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_fifo_used associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst audio2fifo_0_fifo_used
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_used audio2fifo_0_fifo_used_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_used audio2fifo_0_fifo_used_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_used audio2fifo_0_fifo_used_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm SIGNAL_WIDTHS 12
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_fifo_used CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm.conduit DE1_SoC_QSYS_inst.audio2fifo_0_fifo_used
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_out_data_audio CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: audio2fifo_0_out_data_audio
Info: TB_Gen: conduit_end found: audio2fifo_0_out_data_audio
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_out_data_audio CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_out_data_audio associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_out_data_audio associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst audio2fifo_0_out_data_audio
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_out_data_audio audio2fifo_0_out_data_audio_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_out_data_audio audio2fifo_0_out_data_audio_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_out_data_audio audio2fifo_0_out_data_audio_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_out_data_audio CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm.conduit DE1_SoC_QSYS_inst.audio2fifo_0_out_data_audio
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_out_pause CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: audio2fifo_0_out_pause
Info: TB_Gen: conduit_end found: audio2fifo_0_out_pause
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_out_pause CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_out_pause associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_out_pause associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst audio2fifo_0_out_pause
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_out_pause audio2fifo_0_out_pause_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_out_pause audio2fifo_0_out_pause_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_out_pause audio2fifo_0_out_pause_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_out_pause CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm.conduit DE1_SoC_QSYS_inst.audio2fifo_0_out_pause
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_out_stop CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: audio2fifo_0_out_stop
Info: TB_Gen: conduit_end found: audio2fifo_0_out_stop
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_out_stop CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_out_stop associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_out_stop associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst audio2fifo_0_out_stop
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_out_stop audio2fifo_0_out_stop_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_out_stop audio2fifo_0_out_stop_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_out_stop audio2fifo_0_out_stop_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_out_stop CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm.conduit DE1_SoC_QSYS_inst.audio2fifo_0_out_stop
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_wrclk CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: audio2fifo_0_wrclk
Info: TB_Gen: conduit_end found: audio2fifo_0_wrclk
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_wrclk CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_wrclk associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_wrclk associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst audio2fifo_0_wrclk
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_wrclk audio2fifo_0_wrclk_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_wrclk audio2fifo_0_wrclk_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_wrclk audio2fifo_0_wrclk_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_wrclk CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm.conduit DE1_SoC_QSYS_inst.audio2fifo_0_wrclk
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_wrreq CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: audio2fifo_0_wrreq
Info: TB_Gen: conduit_end found: audio2fifo_0_wrreq
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_wrreq CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_wrreq associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio2fifo_0_wrreq associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst audio2fifo_0_wrreq
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_wrreq audio2fifo_0_wrreq_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_wrreq audio2fifo_0_wrreq_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio2fifo_0_wrreq audio2fifo_0_wrreq_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio2fifo_0_wrreq CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm.conduit DE1_SoC_QSYS_inst.audio2fifo_0_wrreq
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio_sel CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: audio_sel
Info: TB_Gen: conduit_end found: audio_sel
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio_sel CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_audio_sel_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_audio_sel_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio_sel associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst audio_sel associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst audio_sel
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio_sel audio_sel_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio_sel audio_sel_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst audio_sel audio_sel_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio_sel_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio_sel_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio_sel_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio_sel_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_audio_sel_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property DE1_SoC_QSYS_inst_audio_sel_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst audio_sel CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_audio_sel_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_audio_sel_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_audio_sel_bfm.conduit DE1_SoC_QSYS_inst.audio_sel
Info: get_instance_interface_property DE1_SoC_QSYS_inst dds_increment_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: dds_increment_external_connection
Info: TB_Gen: conduit_end found: dds_increment_external_connection
Info: get_instance_interface_property DE1_SoC_QSYS_inst dds_increment_external_connection CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst dds_increment_external_connection associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst dds_increment_external_connection associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst dds_increment_external_connection
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst dds_increment_external_connection dds_increment_external_connection_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst dds_increment_external_connection dds_increment_external_connection_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst dds_increment_external_connection dds_increment_external_connection_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst dds_increment_external_connection CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm.conduit DE1_SoC_QSYS_inst.dds_increment_external_connection
Info: get_instance_interface_property DE1_SoC_QSYS_inst div_freq CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: div_freq
Info: TB_Gen: conduit_end found: div_freq
Info: get_instance_interface_property DE1_SoC_QSYS_inst div_freq CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_div_freq_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_div_freq_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst div_freq associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst div_freq associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst div_freq
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst div_freq div_freq_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst div_freq div_freq_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst div_freq div_freq_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_div_freq_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_div_freq_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_div_freq_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_div_freq_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_div_freq_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property DE1_SoC_QSYS_inst_div_freq_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst div_freq CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_div_freq_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_div_freq_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_div_freq_bfm.conduit DE1_SoC_QSYS_inst.div_freq
Info: get_instance_interface_property DE1_SoC_QSYS_inst key_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: key_external_connection
Info: TB_Gen: conduit_end found: key_external_connection
Info: get_instance_interface_property DE1_SoC_QSYS_inst key_external_connection CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_key_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_key_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst key_external_connection associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst key_external_connection associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst key_external_connection
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst key_external_connection key_external_connection_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst key_external_connection key_external_connection_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst key_external_connection key_external_connection_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_key_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_key_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_key_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_key_external_connection_bfm SIGNAL_WIDTHS 4
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_key_external_connection_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property DE1_SoC_QSYS_inst_key_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst key_external_connection CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_key_external_connection_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_key_external_connection_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_key_external_connection_bfm.conduit DE1_SoC_QSYS_inst.key_external_connection
Info: get_instance_interface_property DE1_SoC_QSYS_inst keyboard_keys CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: keyboard_keys
Info: TB_Gen: conduit_end found: keyboard_keys
Info: get_instance_interface_property DE1_SoC_QSYS_inst keyboard_keys CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_keyboard_keys_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_keyboard_keys_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst keyboard_keys associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst keyboard_keys associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst keyboard_keys
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst keyboard_keys keyboard_keys_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst keyboard_keys keyboard_keys_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst keyboard_keys keyboard_keys_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_keyboard_keys_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_keyboard_keys_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_keyboard_keys_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_keyboard_keys_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_keyboard_keys_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property DE1_SoC_QSYS_inst_keyboard_keys_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst keyboard_keys CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_keyboard_keys_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_keyboard_keys_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_keyboard_keys_bfm.conduit DE1_SoC_QSYS_inst.keyboard_keys
Info: get_instance_interface_property DE1_SoC_QSYS_inst lfsr_clk_interrupt_gen_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: lfsr_clk_interrupt_gen_external_connection
Info: TB_Gen: conduit_end found: lfsr_clk_interrupt_gen_external_connection
Info: get_instance_interface_property DE1_SoC_QSYS_inst lfsr_clk_interrupt_gen_external_connection CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst lfsr_clk_interrupt_gen_external_connection associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst lfsr_clk_interrupt_gen_external_connection associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst lfsr_clk_interrupt_gen_external_connection
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst lfsr_clk_interrupt_gen_external_connection lfsr_clk_interrupt_gen_external_connection_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst lfsr_clk_interrupt_gen_external_connection lfsr_clk_interrupt_gen_external_connection_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst lfsr_clk_interrupt_gen_external_connection lfsr_clk_interrupt_gen_external_connection_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst lfsr_clk_interrupt_gen_external_connection CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm.conduit DE1_SoC_QSYS_inst.lfsr_clk_interrupt_gen_external_connection
Info: get_instance_interface_property DE1_SoC_QSYS_inst lfsr_val_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: lfsr_val_external_connection
Info: TB_Gen: conduit_end found: lfsr_val_external_connection
Info: get_instance_interface_property DE1_SoC_QSYS_inst lfsr_val_external_connection CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst lfsr_val_external_connection associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst lfsr_val_external_connection associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst lfsr_val_external_connection
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst lfsr_val_external_connection lfsr_val_external_connection_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst lfsr_val_external_connection lfsr_val_external_connection_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst lfsr_val_external_connection lfsr_val_external_connection_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst lfsr_val_external_connection CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm.conduit DE1_SoC_QSYS_inst.lfsr_val_external_connection
Info: get_instance_interface_property DE1_SoC_QSYS_inst modulation_selector CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: modulation_selector
Info: TB_Gen: conduit_end found: modulation_selector
Info: get_instance_interface_property DE1_SoC_QSYS_inst modulation_selector CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_modulation_selector_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_modulation_selector_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst modulation_selector associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst modulation_selector associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst modulation_selector
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst modulation_selector modulation_selector_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst modulation_selector modulation_selector_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst modulation_selector modulation_selector_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_modulation_selector_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_modulation_selector_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_modulation_selector_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_modulation_selector_bfm SIGNAL_WIDTHS 4
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_modulation_selector_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property DE1_SoC_QSYS_inst_modulation_selector_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst modulation_selector CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_modulation_selector_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_modulation_selector_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_modulation_selector_bfm.conduit DE1_SoC_QSYS_inst.modulation_selector
Info: get_instance_interface_property DE1_SoC_QSYS_inst mouse_pos CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: mouse_pos
Info: TB_Gen: conduit_end found: mouse_pos
Info: get_instance_interface_property DE1_SoC_QSYS_inst mouse_pos CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_mouse_pos_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_mouse_pos_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst mouse_pos associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst mouse_pos associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst mouse_pos
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst mouse_pos mouse_pos_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst mouse_pos mouse_pos_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst mouse_pos mouse_pos_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_mouse_pos_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_mouse_pos_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_mouse_pos_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_mouse_pos_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_mouse_pos_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property DE1_SoC_QSYS_inst_mouse_pos_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst mouse_pos CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_mouse_pos_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_mouse_pos_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_mouse_pos_bfm.conduit DE1_SoC_QSYS_inst.mouse_pos
Info: get_instance_interface_property DE1_SoC_QSYS_inst pll_locked CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pll_locked
Info: TB_Gen: conduit_end found: pll_locked
Info: get_instance_interface_property DE1_SoC_QSYS_inst pll_locked CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_pll_locked_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_pll_locked_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst pll_locked associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst pll_locked associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst pll_locked
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst pll_locked pll_locked_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst pll_locked pll_locked_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst pll_locked pll_locked_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_pll_locked_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_pll_locked_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_pll_locked_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_pll_locked_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_pll_locked_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property DE1_SoC_QSYS_inst_pll_locked_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst pll_locked CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_pll_locked_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_pll_locked_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_pll_locked_bfm.conduit DE1_SoC_QSYS_inst.pll_locked
Info: get_instance_interface_property DE1_SoC_QSYS_inst signal_selector CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: signal_selector
Info: TB_Gen: conduit_end found: signal_selector
Info: get_instance_interface_property DE1_SoC_QSYS_inst signal_selector CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_signal_selector_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_signal_selector_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst signal_selector associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst signal_selector associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst signal_selector
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst signal_selector signal_selector_export ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst signal_selector signal_selector_export WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst signal_selector signal_selector_export DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_signal_selector_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_signal_selector_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_signal_selector_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_signal_selector_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_signal_selector_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property DE1_SoC_QSYS_inst_signal_selector_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst signal_selector CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_signal_selector_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_signal_selector_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_signal_selector_bfm.conduit DE1_SoC_QSYS_inst.signal_selector
Info: get_instance_interface_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: vga_alt_vip_itc_0_clocked_video
Info: TB_Gen: conduit_end found: vga_alt_vip_itc_0_clocked_video
Info: get_instance_interface_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video CLASS_NAME
Info: add_instance DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm altera_conduit_bfm 
Info: get_instance_property DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm CLASS_NAME
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video associatedClock
Info: get_instance_interface_parameter_value DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video associatedReset
Info: get_instance_interface_ports DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_clk ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_clk WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_clk DIRECTION
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_data ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_data WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_data DIRECTION
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_underflow ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_underflow WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_underflow DIRECTION
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_datavalid ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_datavalid WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_datavalid DIRECTION
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_v_sync ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_v_sync WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_v_sync DIRECTION
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_h_sync ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_h_sync WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_h_sync DIRECTION
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_f ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_f WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_f DIRECTION
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_h ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_h WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_h DIRECTION
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_v ROLE
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_v WIDTH
Info: get_instance_interface_port_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video vga_alt_vip_itc_0_clocked_video_vid_v DIRECTION
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm ENABLE_RESET 0
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm SIGNAL_ROLES vid_clk vid_data underflow vid_datavalid vid_v_sync vid_h_sync vid_f vid_h vid_v
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm SIGNAL_WIDTHS 1 24 1 1 1 1 1 1 1
Info: set_instance_parameter_value DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm SIGNAL_DIRECTIONS output input input input input input input input input
Info: get_instance_property DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst vga_alt_vip_itc_0_clocked_video CLASS_NAME
Info: get_instance_interfaces DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm
Info: get_instance_interface_property DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm conduit CLASS_NAME
Info: add_connection DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm.conduit DE1_SoC_QSYS_inst.vga_alt_vip_itc_0_clocked_video
Info: get_instance_interface_property DE1_SoC_QSYS_inst sdram_wire CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: sdram_wire
Info: TB_Gen: conduit_end (for partner module) found: sdram_wire
Info: add_instance sdram_my_partner altera_sdram_partner_module 
Info: set_instance_parameter_value sdram_my_partner CAS_LATENCY 3
Info: set_instance_parameter_value sdram_my_partner CONTR_NAME DE1_SoC_QSYS_sdram
Info: set_instance_parameter_value sdram_my_partner SDRAM_BANK_WIDTH 2
Info: set_instance_parameter_value sdram_my_partner SDRAM_COL_WIDTH 10
Info: set_instance_parameter_value sdram_my_partner SDRAM_DATA_WIDTH 16
Info: set_instance_parameter_value sdram_my_partner SDRAM_NUM_CHIPSELECTS 1
Info: set_instance_parameter_value sdram_my_partner SDRAM_ROW_WIDTH 13
Info: get_instance_interface_property DE1_SoC_QSYS_inst sdram_wire CLASS_NAME
Info: get_instance_interface_property sdram_my_partner conduit CLASS_NAME
Info: get_instance_interface_property DE1_SoC_QSYS_inst sdram_wire CLASS_NAME
Info: get_instance_interface_property sdram_my_partner conduit CLASS_NAME
Info: add_connection sdram_my_partner.conduit DE1_SoC_QSYS_inst.sdram_wire
Info: get_instance_interface_property sdram_my_partner clk CLASS_NAME
Info: get_instance_interface_property sdram_my_partner clk CLASS_NAME
Info: add_instance sdram_my_partner_clk_bfm altera_avalon_clock_source 
Info: set_instance_parameter_value sdram_my_partner_clk_bfm CLOCK_RATE 142857142.0
Info: set_instance_parameter_value sdram_my_partner_clk_bfm CLOCK_UNIT 1
Info: get_instance_interface_property sdram_my_partner clk CLASS_NAME
Info: get_instance_interfaces sdram_my_partner_clk_bfm
Info: get_instance_interface_property sdram_my_partner_clk_bfm clk CLASS_NAME
Info: add_connection sdram_my_partner_clk_bfm.clk sdram_my_partner.clk
Info: send_message Info TB_Gen: Saving testbench system: DE1_SoC_QSYS_tb.qsys
Info: TB_Gen: Saving testbench system: DE1_SoC_QSYS_tb.qsys
Info: save_system DE1_SoC_QSYS_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb.qsys
Info: Done
Info: ip-generate --project-directory=E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl\DE1_SoC_QSYS\testbench --output-directory=E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl\DE1_SoC_QSYS\testbench\DE1_SoC_QSYS_tb\simulation --file-set=SIM_VERILOG --report-file=html:E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl\DE1_SoC_QSYS\testbench\DE1_SoC_QSYS_tb.html --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl\DE1_SoC_QSYS\testbench\DE1_SoC_QSYS_tb.qsys --remove-qsys-generate-warning --report-file=csv:E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl\DE1_SoC_QSYS_tb.csv --report-file=spd:E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl\DE1_SoC_QSYS_tb.spd
Progress: Loading testbench/DE1_SoC_QSYS_tb.qsys
Progress: Reading input file
Progress: Adding DE1_SoC_QSYS_inst [DE1_SoC_QSYS 1.0]
Progress: Parameterizing module DE1_SoC_QSYS_inst
Progress: Adding DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm
Progress: Adding DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm
Progress: Adding DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm
Progress: Adding DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm
Progress: Adding DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm
Progress: Adding DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm
Progress: Adding DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm
Progress: Adding DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm
Progress: Adding DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm
Progress: Adding DE1_SoC_QSYS_inst_audio_sel_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_audio_sel_bfm
Progress: Adding DE1_SoC_QSYS_inst_clk_bfm [altera_avalon_clock_source 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_clk_bfm
Progress: Adding DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm
Progress: Adding DE1_SoC_QSYS_inst_div_freq_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_div_freq_bfm
Progress: Adding DE1_SoC_QSYS_inst_key_external_connection_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_key_external_connection_bfm
Progress: Adding DE1_SoC_QSYS_inst_keyboard_keys_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_keyboard_keys_bfm
Progress: Adding DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm
Progress: Adding DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm
Progress: Adding DE1_SoC_QSYS_inst_modulation_selector_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_modulation_selector_bfm
Progress: Adding DE1_SoC_QSYS_inst_mouse_pos_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_mouse_pos_bfm
Progress: Adding DE1_SoC_QSYS_inst_pll_locked_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_pll_locked_bfm
Progress: Adding DE1_SoC_QSYS_inst_reset_bfm [altera_avalon_reset_source 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_reset_bfm
Progress: Adding DE1_SoC_QSYS_inst_signal_selector_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_signal_selector_bfm
Progress: Adding DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm [altera_conduit_bfm 14.1]
Progress: Parameterizing module DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm
Progress: Adding sdram_my_partner [altera_sdram_partner_module 11.0]
Progress: Parameterizing module sdram_my_partner
Progress: Adding sdram_my_partner_clk_bfm [altera_avalon_clock_source 14.1]
Progress: Parameterizing module sdram_my_partner_clk_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.lfsr_clk_interrupt_gen: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.lfsr_val: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/14.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.vga.vga_clk: Able to implement PLL with user settings
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_clk_bfm: Elaborate: altera_clock_source
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_clk_bfm:            $Revision: #1 $
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_clk_bfm:            $Date: 2014/10/06 $
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_reset_bfm: Elaborate: altera_reset_source
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_reset_bfm:            $Revision: #1 $
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_reset_bfm:            $Date: 2014/10/06 $
Info: DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_reset_bfm: Reset is negatively asserted.
Info: DE1_SoC_QSYS_tb.sdram_my_partner_clk_bfm: Elaborate: altera_clock_source
Info: DE1_SoC_QSYS_tb.sdram_my_partner_clk_bfm:            $Revision: #1 $
Info: DE1_SoC_QSYS_tb.sdram_my_partner_clk_bfm:            $Date: 2014/10/06 $
Info: DE1_SoC_QSYS_tb: Generating DE1_SoC_QSYS_tb "DE1_SoC_QSYS_tb" for SIM_VERILOG
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0
Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0
Info: Inserting clock-crossing logic between cmd_demux.src22 and cmd_mux_022.sink0
Info: Inserting clock-crossing logic between cmd_demux.src23 and cmd_mux_023.sink0
Info: Inserting clock-crossing logic between cmd_demux.src24 and cmd_mux_024.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_010.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15
Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16
Info: Inserting clock-crossing logic between rsp_demux_022.src0 and rsp_mux.sink22
Info: Inserting clock-crossing logic between rsp_demux_023.src0 and rsp_mux.sink23
Info: Inserting clock-crossing logic between rsp_demux_024.src0 and rsp_mux.sink24
Info: DE1_SoC_QSYS_inst: "DE1_SoC_QSYS_tb" instantiated DE1_SoC_QSYS "DE1_SoC_QSYS_inst"
Info: DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm: "DE1_SoC_QSYS_tb" instantiated altera_conduit_bfm "DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm"
Info: DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm: "DE1_SoC_QSYS_tb" instantiated altera_conduit_bfm "DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv
Info: DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm: "DE1_SoC_QSYS_tb" instantiated altera_conduit_bfm "DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv
Info: DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm: "DE1_SoC_QSYS_tb" instantiated altera_conduit_bfm "DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv
Info: DE1_SoC_QSYS_inst_clk_bfm: "DE1_SoC_QSYS_tb" instantiated altera_avalon_clock_source "DE1_SoC_QSYS_inst_clk_bfm"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv
Info: DE1_SoC_QSYS_inst_key_external_connection_bfm: "DE1_SoC_QSYS_tb" instantiated altera_conduit_bfm "DE1_SoC_QSYS_inst_key_external_connection_bfm"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv
Info: DE1_SoC_QSYS_inst_keyboard_keys_bfm: "DE1_SoC_QSYS_tb" instantiated altera_conduit_bfm "DE1_SoC_QSYS_inst_keyboard_keys_bfm"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv
Info: DE1_SoC_QSYS_inst_modulation_selector_bfm: "DE1_SoC_QSYS_tb" instantiated altera_conduit_bfm "DE1_SoC_QSYS_inst_modulation_selector_bfm"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv
Info: DE1_SoC_QSYS_inst_reset_bfm: "DE1_SoC_QSYS_tb" instantiated altera_avalon_reset_source "DE1_SoC_QSYS_inst_reset_bfm"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv
Info: DE1_SoC_QSYS_inst_signal_selector_bfm: "DE1_SoC_QSYS_tb" instantiated altera_conduit_bfm "DE1_SoC_QSYS_inst_signal_selector_bfm"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv
Info: DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm: "DE1_SoC_QSYS_tb" instantiated altera_conduit_bfm "DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv
Info: sdram_my_partner: Starting RTL generation for partner module 'altera_sdram_partner_module'
Info: sdram_my_partner:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module/ -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_sdram_partner_module -- C:/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module//em_altera_sodimm.pl --output_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0067_sopcgen/ --quartus_dir=C:/altera/14.1/quartus --language=verilog --sdram_data_width=16 --sdram_bank_width=2 --sdram_col_width=10 --sdram_row_width=13 --sdram_num_chipselects=1 --module_name=altera_sdram_partner_module --cas_latency=3]
Info: sdram_my_partner: # 2021.04.04 17:55:48 (*) Starting SDRAM Simulation Partner Module generation
Info: sdram_my_partner: Done RTL generation for module 'altera_sdram_partner_module'
Info: sdram_my_partner: "DE1_SoC_QSYS_tb" instantiated altera_sdram_partner_module "sdram_my_partner"
Info: audio: "DE1_SoC_QSYS_inst" instantiated audio2fifo "audio"
Info: audio_sel: Starting RTL generation for module 'DE1_SoC_QSYS_audio_sel'
Info: audio_sel:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_sel --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0068_audio_sel_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0068_audio_sel_gen//DE1_SoC_QSYS_audio_sel_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0068_audio_sel_gen/  ]
Info: audio_sel: Done RTL generation for module 'DE1_SoC_QSYS_audio_sel'
Info: audio_sel: "DE1_SoC_QSYS_inst" instantiated altera_avalon_pio "audio_sel"
Info: cpu: Starting RTL generation for module 'DE1_SoC_QSYS_cpu'
Info: cpu:   Generation command is [exec C:/altera/14.1/quartus/bin64/eperlcmd.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE1_SoC_QSYS_cpu --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0069_cpu_gen/ --quartus_bindir=C:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0069_cpu_gen//DE1_SoC_QSYS_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0069_cpu_gen/  ]
Info: cpu: # 2021.04.04 17:55:49 (*) Starting Nios II generation
Info: cpu: # 2021.04.04 17:55:49 (*)   Checking for plaintext license.
Info: cpu: # 2021.04.04 17:55:50 (*)   Couldn't query license setup in Quartus directory C:/altera/14.1/quartus/bin64
Info: cpu: # 2021.04.04 17:55:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.04.04 17:55:50 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.04.04 17:55:50 (*)   Plaintext license not found.
Info: cpu: # 2021.04.04 17:55:50 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.04.04 17:55:51 (*)   Couldn't query license setup in Quartus directory C:/altera/14.1/quartus/bin64
Info: cpu: # 2021.04.04 17:55:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.04.04 17:55:51 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.04.04 17:55:51 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2021.04.04 17:55:51 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.04.04 17:55:51 (*)   Creating all objects for CPU
Info: cpu: # 2021.04.04 17:55:51 (*)     Testbench
Info: cpu: # 2021.04.04 17:55:51 (*)     Instruction decoding
Info: cpu: # 2021.04.04 17:55:51 (*)       Instruction fields
Info: cpu: # 2021.04.04 17:55:51 (*)       Instruction decodes
Info: cpu: # 2021.04.04 17:55:51 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.04.04 17:55:51 (*)       Instruction controls
Info: cpu: # 2021.04.04 17:55:51 (*)     Pipeline frontend
Info: cpu: # 2021.04.04 17:55:52 (*)     Pipeline backend
Info: cpu: # 2021.04.04 17:55:53 (*)   Creating 'C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0069_cpu_gen//DE1_SoC_QSYS_cpu_nios2_waves.do'
Info: cpu: # 2021.04.04 17:55:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.04.04 17:55:55 (*)   Creating encrypted RTL
Info: cpu: # 2021.04.04 17:55:56 (*)   Creating IP functional simulation model
Info: cpu: # 2021.04.04 17:56:09 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE1_SoC_QSYS_cpu'
Info: cpu: "DE1_SoC_QSYS_inst" instantiated altera_nios2_qsys "cpu"
Info: dds_increment: Starting RTL generation for module 'DE1_SoC_QSYS_dds_increment'
Info: dds_increment:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_dds_increment --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0070_dds_increment_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0070_dds_increment_gen//DE1_SoC_QSYS_dds_increment_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0070_dds_increment_gen/  ]
Info: dds_increment: Done RTL generation for module 'DE1_SoC_QSYS_dds_increment'
Info: dds_increment: "DE1_SoC_QSYS_inst" instantiated altera_avalon_pio "dds_increment"
Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0071_jtag_uart_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0071_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0071_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: jtag_uart: "DE1_SoC_QSYS_inst" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE1_SoC_QSYS_key'
Info: key:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0072_key_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0072_key_gen//DE1_SoC_QSYS_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0072_key_gen/  ]
Info: key: Done RTL generation for module 'DE1_SoC_QSYS_key'
Info: key: "DE1_SoC_QSYS_inst" instantiated altera_avalon_pio "key"
Info: keyboard_keys: Starting RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'
Info: keyboard_keys:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_keyboard_keys --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0073_keyboard_keys_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0073_keyboard_keys_gen//DE1_SoC_QSYS_keyboard_keys_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0073_keyboard_keys_gen/  ]
Info: keyboard_keys: Done RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'
Info: keyboard_keys: "DE1_SoC_QSYS_inst" instantiated altera_avalon_pio "keyboard_keys"
Info: lfsr_clk_interrupt_gen: Starting RTL generation for module 'DE1_SoC_QSYS_lfsr_clk_interrupt_gen'
Info: lfsr_clk_interrupt_gen:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_lfsr_clk_interrupt_gen --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0074_lfsr_clk_interrupt_gen_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0074_lfsr_clk_interrupt_gen_gen//DE1_SoC_QSYS_lfsr_clk_interrupt_gen_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0074_lfsr_clk_interrupt_gen_gen/  ]
Info: lfsr_clk_interrupt_gen: Done RTL generation for module 'DE1_SoC_QSYS_lfsr_clk_interrupt_gen'
Info: lfsr_clk_interrupt_gen: "DE1_SoC_QSYS_inst" instantiated altera_avalon_pio "lfsr_clk_interrupt_gen"
Info: lfsr_val: Starting RTL generation for module 'DE1_SoC_QSYS_lfsr_val'
Info: lfsr_val:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_lfsr_val --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0075_lfsr_val_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0075_lfsr_val_gen//DE1_SoC_QSYS_lfsr_val_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0075_lfsr_val_gen/  ]
Info: lfsr_val: Done RTL generation for module 'DE1_SoC_QSYS_lfsr_val'
Info: lfsr_val: "DE1_SoC_QSYS_inst" instantiated altera_avalon_pio "lfsr_val"
Info: modulation_selector: Starting RTL generation for module 'DE1_SoC_QSYS_modulation_selector'
Info: modulation_selector:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_modulation_selector --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0076_modulation_selector_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0076_modulation_selector_gen//DE1_SoC_QSYS_modulation_selector_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0076_modulation_selector_gen/  ]
Info: modulation_selector: Done RTL generation for module 'DE1_SoC_QSYS_modulation_selector'
Info: modulation_selector: "DE1_SoC_QSYS_inst" instantiated altera_avalon_pio "modulation_selector"
Info: mouse_pos: Starting RTL generation for module 'DE1_SoC_QSYS_mouse_pos'
Info: mouse_pos:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_mouse_pos --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0077_mouse_pos_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0077_mouse_pos_gen//DE1_SoC_QSYS_mouse_pos_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0077_mouse_pos_gen/  ]
Info: mouse_pos: Done RTL generation for module 'DE1_SoC_QSYS_mouse_pos'
Info: mouse_pos: "DE1_SoC_QSYS_inst" instantiated altera_avalon_pio "mouse_pos"
Info: pll: Generating simgen model
Info: pll: Info: ******************************************************************* Info: Running Quartus II 64-Bit Shell     Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition     Info: Copyright (C) 1991-2014 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus II License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Sun Apr 04 17:56:12 2021 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus II 64-Bit Analysis & Synthesis     Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition     Info: Copyright (C) 1991-2014 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus II License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Sun Apr 04 17:56:13 2021 Info: Command: quartus_map DE1_SoC_QSYS_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys_pll.v     Info (12023): Found entity 1: DE1_SoC_QSYS_pll Info (12127): Elaborating entity "DE1_SoC_QSYS_pll" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter:     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "operation_mode" = "normal"     Info (12134): Parameter "number_of_clocks" = "3"     Info (12134): Parameter "output_clock_frequency0" = "142.857142 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "142.857142 MHz"     Info (12134): Parameter "phase_shift1" = "-3750 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4788 megabytes     Info: Processing ended: Sun Apr 04 17:56:21 2021     Info: Elapsed time: 00:00:08     Info: Total CPU time (on all processors): 00:00:02 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus II 64-Bit Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4347 megabytes     Info: Processing ended: Sun Apr 04 17:56:21 2021     Info: Elapsed time: 00:00:09     Info: Total CPU time (on all processors): 00:00:04
Info: pll: Simgen was successful
Info: pll: "DE1_SoC_QSYS_inst" instantiated altera_pll "pll"
Info: sdram: Starting RTL generation for module 'DE1_SoC_QSYS_sdram'
Info: sdram:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE1_SoC_QSYS_sdram --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0079_sdram_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0079_sdram_gen//DE1_SoC_QSYS_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0079_sdram_gen/  ]
Info: sdram: Done RTL generation for module 'DE1_SoC_QSYS_sdram'
Info: sdram: "DE1_SoC_QSYS_inst" instantiated altera_avalon_new_sdram_controller "sdram"
Info: signal_selector: Starting RTL generation for module 'DE1_SoC_QSYS_signal_selector'
Info: signal_selector:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_signal_selector --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0080_signal_selector_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0080_signal_selector_gen//DE1_SoC_QSYS_signal_selector_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0080_signal_selector_gen/  ]
Info: signal_selector: Done RTL generation for module 'DE1_SoC_QSYS_signal_selector'
Info: signal_selector: "DE1_SoC_QSYS_inst" instantiated altera_avalon_pio "signal_selector"
Info: sysid_qsys: Generating Verilog simulation model
Info: sysid_qsys: Generated simulation model DE1_SoC_QSYS_sysid_qsys.vo
Info: sysid_qsys: "DE1_SoC_QSYS_inst" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer'
Info: timer:   Generation command is [exec C:/altera/14.1/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64//perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0084_timer_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0084_timer_gen//DE1_SoC_QSYS_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0084_timer_gen/  ]
Info: timer: Done RTL generation for module 'DE1_SoC_QSYS_timer'
Info: timer: "DE1_SoC_QSYS_inst" instantiated altera_avalon_timer "timer"
Info: vga: "DE1_SoC_QSYS_inst" instantiated vga_interface "vga"
Info: mm_interconnect_0: "DE1_SoC_QSYS_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "DE1_SoC_QSYS_inst" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE1_SoC_QSYS_inst" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE1_SoC_QSYS_inst" instantiated altera_reset_controller "rst_controller"
Info: DATA_FREGEN: Starting RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'
Info: DATA_FREGEN:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_DATA_FREGEN --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0088_DATA_FREGEN_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0088_DATA_FREGEN_gen//DE1_SoC_QSYS_audio_DATA_FREGEN_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0088_DATA_FREGEN_gen/  ]
Info: DATA_FREGEN: Done RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'
Info: DATA_FREGEN: "audio" instantiated altera_avalon_pio "DATA_FREGEN"
Info: EMPTY: Starting RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'
Info: EMPTY:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_EMPTY --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0089_EMPTY_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0089_EMPTY_gen//DE1_SoC_QSYS_audio_EMPTY_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0089_EMPTY_gen/  ]
Info: EMPTY: Done RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'
Info: EMPTY: "audio" instantiated altera_avalon_pio "EMPTY"
Info: OUT_PAUSE: Starting RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'
Info: OUT_PAUSE:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_OUT_PAUSE --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0090_OUT_PAUSE_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0090_OUT_PAUSE_gen//DE1_SoC_QSYS_audio_OUT_PAUSE_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0090_OUT_PAUSE_gen/  ]
Info: OUT_PAUSE: Done RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'
Info: OUT_PAUSE: "audio" instantiated altera_avalon_pio "OUT_PAUSE"
Info: fifo_used: Starting RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'
Info: fifo_used:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_fifo_used --dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0091_fifo_used_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0091_fifo_used_gen//DE1_SoC_QSYS_audio_fifo_used_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Ebi/AppData/Local/Temp/alt8722_7930612011488131564.dir/0091_fifo_used_gen/  ]
Info: fifo_used: Done RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'
Info: fifo_used: "audio" instantiated altera_avalon_pio "fifo_used"
Info: alt_vip_itc_0: "vga" instantiated alt_vip_itc "alt_vip_itc_0"
Info: alt_vip_vfr_0: Generating Verilog simulation model
Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "alt_vipvfr131_prc_read_master"
Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for "master_clock"
Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for "master_reset"
Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range
Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range
Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range
Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object "wdata_fifo_wrusedw" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object "wdata_fifo_full" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object "wdata_fifo_almost_full" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object "wdata_fifo_empty" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object "wdata_fifo_almost_empty" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object "wdata_fifo_wrreq" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object "wdata_fifo_data" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object "wdata_fifo_rdreq" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object "wdata_fifo_q" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object "wdata_fifo_empty_next" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object "rdata_fifo_full" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object "rdata_fifo_almost_full" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object "rdata_fifo_rdusedw" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object "rdata_fifo_almost_empty" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object "cmd_fifo_wrusedw" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object "cmd_fifo_almost_full" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object "cmd_fifo_rdusedw" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object "cmd_fifo_almost_empty" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "writing" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "reading" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object "wdata_en" assigned a value but never read
Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal "byte_enable_next" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range
Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range
Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range
Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable "byte_enable", which holds its previous value in one or more paths through the process
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object "ram_fifo_empty" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object "logic_fifo_full" assigned a value but never read
Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range
Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read
Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range
Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range
Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range
Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range
Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct
Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)
Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct
Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)
Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable "control_data", which holds its previous value in one or more paths through the always construct
Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)
Warning: Net "control_header_state[8..7]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'
Warning: Net "control_header_state[5..4]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'
Warning: Net "control_header_state[2..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'
Warning: Net "control_header_data[8..7]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'
Warning: Net "control_header_data[5..4]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'
Warning: Net "control_header_data[2..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'
Info: alt_vip_vfr_0: Generated simulation model DE1_SoC_QSYS_vga_alt_vip_vfr_0.vo
Info: alt_vip_vfr_0: "vga" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: vga_clk: Generating simgen model
Info: vga_clk: Info: ******************************************************************* Info: Running Quartus II 64-Bit Shell     Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition     Info: Copyright (C) 1991-2014 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus II License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Sun Apr 04 17:57:08 2021 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus II 64-Bit Analysis & Synthesis     Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition     Info: Copyright (C) 1991-2014 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus II License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Sun Apr 04 17:57:09 2021 Info: Command: quartus_map DE1_SoC_QSYS_vga_vga_clk.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys_vga_vga_clk.v     Info (12023): Found entity 1: DE1_SoC_QSYS_vga_vga_clk Info (12127): Elaborating entity "DE1_SoC_QSYS_vga_vga_clk" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter:     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "1"     Info (12134): Parameter "output_clock_frequency0" = "40.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "0 MHz"     Info (12134): Parameter "phase_shift1" = "0 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4791 megabytes     Info: Processing ended: Sun Apr 04 17:57:17 2021     Info: Elapsed time: 00:00:08     Info: Total CPU time (on all processors): 00:00:03 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus II 64-Bit Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4347 megabytes     Info: Processing ended: Sun Apr 04 17:57:17 2021     Info: Elapsed time: 00:00:09     Info: Total CPU time (on all processors): 00:00:05
Info: vga_clk: Simgen was successful
Info: vga_clk: "vga" instantiated altera_pll "vga_clk"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_010: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_010"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_010: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_010"
Info: rsp_demux_015: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_015"
Info: rsp_demux_016: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_016"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: limiter_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: DE1_SoC_QSYS_tb: Done "DE1_SoC_QSYS_tb" with 71 modules, 127 files
Info: ip-generate succeeded.
Info: sim-script-gen --spd=E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl\DE1_SoC_QSYS_tb.spd --output-directory=E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=E:\Courses\CPEN311\Ebi\Labs\lab5_cpen311\rtl\DE1_SoC_QSYS_tb.spd --output-directory=E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	71 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
