--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY 
   FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO        TIMEGRP "RAMS" TS_USER_CLK * 
   4; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! CPU/alu/N15                       SLICE_X99Y76.C    SLICE_X99Y76.C1  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"         
MAXDELAY = 0.71 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.709ns.
--------------------------------------------------------------------------------
Slack:                  0.001ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Report:    0.709ns delay meets   0.710ns timing constraint by 0.001ns
From                              To                                Delay(ns)
SLICE_X0Y131.DQ                   IODELAY_X0Y274.DATAIN                 0.709  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"         
MAXDELAY = 0.71 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.181ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.710ns timing constraint by 0.181ns
From                              To                                Delay(ns)
SLICE_X0Y130.DQ                   IODELAY_X0Y260.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"         
MAXDELAY = 0.71 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------
Slack:                  0.007ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Report:    0.703ns delay meets   0.710ns timing constraint by 0.007ns
From                              To                                Delay(ns)
SLICE_X0Y128.DQ                   IODELAY_X0Y244.DATAIN                 0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"         
MAXDELAY = 0.71 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.181ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.529ns delay meets   0.710ns timing constraint by 0.181ns
From                              To                                Delay(ns)
SLICE_X0Y51.DQ                    IODELAY_X0Y102.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"         
MAXDELAY = 0.71 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.181ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.529ns delay meets   0.710ns timing constraint by 0.181ns
From                              To                                Delay(ns)
SLICE_X0Y50.DQ                    IODELAY_X0Y100.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"         
MAXDELAY = 0.71 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.709ns.
--------------------------------------------------------------------------------
Slack:                  0.001ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Report:    0.709ns delay meets   0.710ns timing constraint by 0.001ns
From                              To                                Delay(ns)
SLICE_X0Y31.DQ                    IODELAY_X0Y75.DATAIN                  0.709  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"         
MAXDELAY = 0.71 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.181ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.529ns delay meets   0.710ns timing constraint by 0.181ns
From                              To                                Delay(ns)
SLICE_X0Y29.DQ                    IODELAY_X0Y58.DATAIN                  0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"         
MAXDELAY = 0.71 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.690ns.
--------------------------------------------------------------------------------
Slack:                  0.020ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Report:    0.690ns delay meets   0.710ns timing constraint by 0.020ns
From                              To                                Delay(ns)
SLICE_X0Y48.DQ                    IODELAY_X0Y87.DATAIN                  0.690  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.SR                      0.803  
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.SR                      0.803  
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.838  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.SR                       0.803  
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.835  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.SR                       0.803  
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT1
  Logical resource: user_clk_pll/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT2
  Logical resource: user_clk_pll/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: clk0
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT3
  Logical resource: user_clk_pll/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: clk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_USER_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 384 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.124ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_4 (SLICE_X9Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    34.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.633ns (Levels of Logic = 1)
  Clock Path Skew:      -0.283ns (3.415 - 3.698)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X6Y60.D5       net (fanout=32)       2.153   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X6Y60.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<32>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/rd_data_rise1
    SLICE_X9Y90.AX       net (fanout=2)        1.944   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<32>
    SLICE_X9Y90.CLK      Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_4
    -------------------------------------------------  ---------------------------
    Total                                      4.633ns (0.536ns logic, 4.097ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_38 (SLICE_X6Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    35.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_38 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.479ns (Levels of Logic = 1)
  Clock Path Skew:      -0.215ns (3.483 - 3.698)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X7Y62.A1       net (fanout=32)       2.762   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X7Y62.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<38>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/rd_data_fall1
    SLICE_X6Y78.AX       net (fanout=2)        1.181   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<38>
    SLICE_X6Y78.CLK      Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_38
    -------------------------------------------------  ---------------------------
    Total                                      4.479ns (0.536ns logic, 3.943ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4 (SLICE_X8Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    35.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 1)
  Clock Path Skew:      -0.283ns (3.415 - 3.698)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X8Y66.D1       net (fanout=32)       2.383   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X8Y66.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<33>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/rd_data_fall1
    SLICE_X8Y90.AX       net (fanout=2)        1.175   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<33>
    SLICE_X8Y90.CLK      Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (0.532ns logic, 3.558ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_35 (SLICE_X7Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    35.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_35 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.377ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (1.343 - 1.436)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X6Y62.A1       net (fanout=32)       2.799   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X6Y62.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<35>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/rd_data_rise1
    SLICE_X7Y73.DX       net (fanout=2)        1.032   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<35>
    SLICE_X7Y73.CLK      Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<35>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_35
    -------------------------------------------------  ---------------------------
    Total                                      4.377ns (0.546ns logic, 3.831ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_15 (SLICE_X9Y51.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    35.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.373ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.631 - 0.668)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X8Y35.A2       net (fanout=32)       2.465   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X8Y35.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/rd_data_fall1
    SLICE_X9Y51.DX       net (fanout=2)        1.362   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<15>
    SLICE_X9Y51.CLK      Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_15
    -------------------------------------------------  ---------------------------
    Total                                      4.373ns (0.546ns logic, 3.827ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (SLICE_X9Y103.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    35.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.367ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (1.426 - 1.436)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X7Y121.A4      net (fanout=32)       2.259   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X7Y121.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X9Y103.DX      net (fanout=2)        1.562   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X9Y103.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      4.367ns (0.546ns logic, 3.821ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_34 (SLICE_X6Y74.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    35.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_34 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.296ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (1.372 - 1.436)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X6Y59.A1       net (fanout=32)       2.438   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X6Y59.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<34>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/rd_data_fall1
    SLICE_X6Y74.CX       net (fanout=2)        1.310   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<34>
    SLICE_X6Y74.CLK      Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<35>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_34
    -------------------------------------------------  ---------------------------
    Total                                      4.296ns (0.548ns logic, 3.748ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_38 (SLICE_X4Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    35.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_38 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (1.340 - 1.436)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X7Y62.A1       net (fanout=32)       2.762   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X7Y62.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<38>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/rd_data_fall1
    SLICE_X4Y72.CX       net (fanout=2)        0.956   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<38>
    SLICE_X4Y72.CLK      Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_38
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (0.539ns logic, 3.718ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_36 (SLICE_X4Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    35.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_36 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.224ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (1.340 - 1.436)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X6Y58.A1       net (fanout=32)       2.614   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X6Y58.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_3_or0000
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/rd_data_fall1
    SLICE_X4Y72.AX       net (fanout=2)        1.078   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<36>
    SLICE_X4Y72.CLK      Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_36
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (0.532ns logic, 3.692ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4 (SLICE_X8Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    35.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 1)
  Clock Path Skew:      -0.283ns (3.415 - 3.698)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X6Y60.C6       net (fanout=32)       1.882   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X6Y60.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<32>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/rd_data_fall1
    SLICE_X8Y89.AX       net (fanout=2)        1.455   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<32>
    SLICE_X8Y89.CLK      Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (0.532ns logic, 3.337ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_USER_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4 (SLICE_X9Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.275ns (3.779 - 3.504)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X9Y48.A6       net (fanout=32)       0.629   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<0>
    SLICE_X9Y48.CLK      Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_4_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.217ns logic, 0.629ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5 (SLICE_X9Y48.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.275ns (3.779 - 3.504)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X9Y48.B6       net (fanout=32)       0.631   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<0>
    SLICE_X9Y48.CLK      Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_5_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.218ns logic, 0.631ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8 (SLICE_X13Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.275ns (3.779 - 3.504)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X13Y43.A6      net (fanout=32)       0.656   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X13Y43.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_8_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.217ns logic, 0.656ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9 (SLICE_X13Y43.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.876ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.275ns (3.779 - 3.504)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X13Y43.B6      net (fanout=32)       0.658   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X13Y43.CLK     Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_9_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9
    -------------------------------------------------  ---------------------------
    Total                                      0.876ns (0.218ns logic, 0.658ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0 (SLICE_X11Y47.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.913ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.279ns (3.783 - 3.504)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X11Y47.A4      net (fanout=32)       0.696   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<0>
    SLICE_X11Y47.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_0_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.217ns logic, 0.696ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1 (SLICE_X11Y47.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.915ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.279ns (3.783 - 3.504)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X11Y47.B4      net (fanout=32)       0.697   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<0>
    SLICE_X11Y47.CLK     Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_1_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1
    -------------------------------------------------  ---------------------------
    Total                                      0.915ns (0.218ns logic, 0.697ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31 (SLICE_X11Y51.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.948ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.273ns (3.777 - 3.504)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X11Y51.D5      net (fanout=32)       0.729   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
    SLICE_X11Y51.CLK     Tah         (-Th)     0.195   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_31_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.219ns logic, 0.729ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_25 (SLICE_X10Y50.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.005ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.292ns (3.796 - 3.504)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X10Y50.B5      net (fanout=32)       0.787   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
    SLICE_X10Y50.CLK     Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_25_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_25
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.218ns logic, 0.787ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_10 (SLICE_X11Y41.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.059ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.299ns (3.803 - 3.504)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X11Y41.C6      net (fanout=32)       0.840   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X11Y41.CLK     Tah         (-Th)     0.195   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_10_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_10
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.219ns logic, 0.840ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_6 (SLICE_X10Y45.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.316ns (3.820 - 3.504)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X10Y45.C4      net (fanout=32)       0.876   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<0>
    SLICE_X10Y45.CLK     Tah         (-Th)     0.195   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_6_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_6
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.219ns logic, 0.876ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_USER_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.527ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_51 (SLICE_X9Y111.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    36.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_51 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (1.409 - 1.406)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y85.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X9Y111.D1      net (fanout=16)       2.952   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X9Y111.CLK     Tas                   0.028   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_51_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_51
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (0.499ns logic, 2.952ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_50 (SLICE_X9Y111.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    36.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_50 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (1.409 - 1.406)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y85.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X9Y111.C1      net (fanout=16)       2.949   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X9Y111.CLK     Tas                   0.029   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_50_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_50
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (0.500ns logic, 2.949ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62 (SLICE_X13Y120.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    36.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.486 - 1.406)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y85.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X13Y120.C1     net (fanout=16)       2.898   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X13Y120.CLK    Tas                   0.029   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_62_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (0.500ns logic, 2.898ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_49 (SLICE_X7Y112.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    36.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_49 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.235ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (1.431 - 1.406)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y85.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X7Y112.B1      net (fanout=16)       2.737   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X7Y112.CLK     Tas                   0.027   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_49_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_49
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (0.498ns logic, 2.737ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48 (SLICE_X7Y112.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    36.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (1.431 - 1.406)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y85.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X7Y112.A3      net (fanout=16)       2.640   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X7Y112.CLK     Tas                   0.026   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_48_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.497ns logic, 2.640ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_52 (SLICE_X9Y116.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    36.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_52 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.429 - 1.406)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y85.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X9Y116.A4      net (fanout=16)       2.605   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X9Y116.CLK     Tas                   0.026   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<55>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_52_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_52
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (0.497ns logic, 2.605ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54 (SLICE_X6Y113.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    36.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.068ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (1.460 - 1.406)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y85.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X6Y113.C1      net (fanout=16)       2.568   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X6Y113.CLK     Tas                   0.029   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<55>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_54_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (0.500ns logic, 2.568ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_53 (SLICE_X9Y116.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    36.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_53 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.006ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.429 - 1.406)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y85.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X9Y116.B3      net (fanout=16)       2.508   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X9Y116.CLK     Tas                   0.027   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<55>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_53_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_53
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (0.498ns logic, 2.508ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60 (SLICE_X13Y120.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    36.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.050ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.486 - 1.406)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y85.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X13Y120.A1     net (fanout=16)       2.553   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X13Y120.CLK    Tas                   0.026   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_60_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (0.497ns logic, 2.553ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50 (SLICE_X7Y112.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    37.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.927ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (1.431 - 1.406)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y85.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X7Y112.C5      net (fanout=16)       2.427   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X7Y112.CLK     Tas                   0.029   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_50_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50
    -------------------------------------------------  ---------------------------
    Total                                      2.927ns (0.500ns logic, 2.427ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_USER_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0 (SLICE_X11Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.718ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.088ns (0.684 - 0.596)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    SLICE_X11Y47.A6      net (fanout=16)       0.482   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<0>
    SLICE_X11Y47.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_0_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0
    -------------------------------------------------  ---------------------------
    Total                                      0.718ns (0.236ns logic, 0.482ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5 (SLICE_X9Y48.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.084ns (0.680 - 0.596)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    SLICE_X9Y48.B5       net (fanout=16)       0.561   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<0>
    SLICE_X9Y48.CLK      Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_5_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.237ns logic, 0.561ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4 (SLICE_X10Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.125ns (0.721 - 0.596)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    SLICE_X10Y45.A6      net (fanout=16)       0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<0>
    SLICE_X10Y45.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_4_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.236ns logic, 0.646ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5 (SLICE_X10Y45.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.889ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.125ns (0.721 - 0.596)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    SLICE_X10Y45.B6      net (fanout=16)       0.652   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<0>
    SLICE_X10Y45.CLK     Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_5_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (0.237ns logic, 0.652ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27 (SLICE_X10Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.916ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.101ns (0.697 - 0.596)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X10Y50.D6      net (fanout=16)       0.678   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X10Y50.CLK     Tah         (-Th)     0.195   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_27_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27
    -------------------------------------------------  ---------------------------
    Total                                      0.916ns (0.238ns logic, 0.678ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_12 (SLICE_X9Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.089ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.236ns (1.611 - 1.375)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux
    SLICE_X9Y37.A6       net (fanout=16)       0.853   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<1>
    SLICE_X9Y37.CLK      Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_12_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_12
    -------------------------------------------------  ---------------------------
    Total                                      1.089ns (0.236ns logic, 0.853ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9 (SLICE_X13Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.084ns (0.680 - 0.596)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux
    SLICE_X13Y43.B5      net (fanout=16)       0.703   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<1>
    SLICE_X13Y43.CLK     Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_9_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.237ns logic, 0.703ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_13 (SLICE_X9Y37.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.093ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.236ns (1.611 - 1.375)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux
    SLICE_X9Y37.B6       net (fanout=16)       0.856   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<1>
    SLICE_X9Y37.CLK      Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_13_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_13
    -------------------------------------------------  ---------------------------
    Total                                      1.093ns (0.237ns logic, 0.856ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8 (SLICE_X13Y43.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.084ns (0.680 - 0.596)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux
    SLICE_X13Y43.A5      net (fanout=16)       0.705   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<1>
    SLICE_X13Y43.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_8_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.236ns logic, 0.705ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7 (SLICE_X9Y48.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.889ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.084ns (0.680 - 0.596)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    SLICE_X9Y48.D5       net (fanout=16)       0.735   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<0>
    SLICE_X9Y48.CLK      Tah         (-Th)     0.195   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_7_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.238ns logic, 0.735ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_USER_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 295 paths analyzed, 295 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.114ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_107 (SLICE_X4Y90.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    33.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_107 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.272ns (3.436 - 3.708)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y62.A6       net (fanout=155)      2.252   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y62.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X4Y90.SR       net (fanout=16)       2.291   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X4Y90.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<107>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_107
    -------------------------------------------------  ---------------------------
    Total                                      5.634ns (1.091ns logic, 4.543ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_106 (SLICE_X4Y90.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    33.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_106 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.631ns (Levels of Logic = 1)
  Clock Path Skew:      -0.272ns (3.436 - 3.708)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y62.A6       net (fanout=155)      2.252   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y62.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X4Y90.SR       net (fanout=16)       2.291   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X4Y90.CLK      Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<107>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_106
    -------------------------------------------------  ---------------------------
    Total                                      5.631ns (1.088ns logic, 4.543ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_105 (SLICE_X4Y90.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    33.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_105 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.628ns (Levels of Logic = 1)
  Clock Path Skew:      -0.272ns (3.436 - 3.708)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y62.A6       net (fanout=155)      2.252   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y62.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X4Y90.SR       net (fanout=16)       2.291   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X4Y90.CLK      Tsrck                 0.541   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<107>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_105
    -------------------------------------------------  ---------------------------
    Total                                      5.628ns (1.085ns logic, 4.543ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122 (SLICE_X2Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    33.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.615ns (Levels of Logic = 1)
  Clock Path Skew:      -0.227ns (3.481 - 3.708)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y62.A6       net (fanout=155)      2.252   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y62.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X2Y87.SR       net (fanout=16)       2.272   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X2Y87.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<123>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122
    -------------------------------------------------  ---------------------------
    Total                                      5.615ns (1.091ns logic, 4.524ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123 (SLICE_X2Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    33.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.615ns (Levels of Logic = 1)
  Clock Path Skew:      -0.227ns (3.481 - 3.708)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y62.A6       net (fanout=155)      2.252   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y62.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X2Y87.SR       net (fanout=16)       2.272   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X2Y87.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<123>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123
    -------------------------------------------------  ---------------------------
    Total                                      5.615ns (1.091ns logic, 4.524ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121 (SLICE_X2Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    33.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.227ns (3.481 - 3.708)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y62.A6       net (fanout=155)      2.252   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y62.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X2Y87.SR       net (fanout=16)       2.272   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X2Y87.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<123>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121
    -------------------------------------------------  ---------------------------
    Total                                      5.613ns (1.089ns logic, 4.524ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126 (SLICE_X3Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    34.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.478ns (Levels of Logic = 1)
  Clock Path Skew:      -0.238ns (3.470 - 3.708)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y62.A6       net (fanout=155)      2.252   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y62.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X3Y95.SR       net (fanout=16)       2.135   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X3Y95.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<127>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126
    -------------------------------------------------  ---------------------------
    Total                                      5.478ns (1.091ns logic, 4.387ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127 (SLICE_X3Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    34.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.478ns (Levels of Logic = 1)
  Clock Path Skew:      -0.238ns (3.470 - 3.708)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y62.A6       net (fanout=155)      2.252   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y62.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X3Y95.SR       net (fanout=16)       2.135   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X3Y95.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<127>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127
    -------------------------------------------------  ---------------------------
    Total                                      5.478ns (1.091ns logic, 4.387ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125 (SLICE_X3Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    34.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.476ns (Levels of Logic = 1)
  Clock Path Skew:      -0.238ns (3.470 - 3.708)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y62.A6       net (fanout=155)      2.252   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y62.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X3Y95.SR       net (fanout=16)       2.135   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X3Y95.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<127>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125
    -------------------------------------------------  ---------------------------
    Total                                      5.476ns (1.089ns logic, 4.387ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_119 (SLICE_X0Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    34.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_119 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (3.459 - 3.708)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y62.A6       net (fanout=155)      2.252   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y62.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X0Y95.SR       net (fanout=16)       2.099   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X0Y95.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<119>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_119
    -------------------------------------------------  ---------------------------
    Total                                      5.442ns (1.091ns logic, 4.351ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_USER_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_54 (SLICE_X4Y95.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.870ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.270ns (3.719 - 3.449)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at -3.750ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X4Y95.B5       net (fanout=155)      0.678   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X4Y95.CLK      Tah         (-Th)     0.222   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<55>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<54>11
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_54
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.192ns logic, 0.678ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53 (SLICE_X4Y95.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.876ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.270ns (3.719 - 3.449)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at -3.750ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X4Y95.A5       net (fanout=155)      0.681   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X4Y95.CLK      Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<55>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<53>11
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53
    -------------------------------------------------  ---------------------------
    Total                                      0.876ns (0.195ns logic, 0.681ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_57 (SLICE_X2Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_57 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.309ns (3.758 - 3.449)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at -3.750ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X2Y95.A6       net (fanout=155)      0.782   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X2Y95.CLK      Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<57>11
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_57
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.217ns logic, 0.782ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58 (SLICE_X2Y95.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.006ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.309ns (3.758 - 3.449)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at -3.750ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X2Y95.B6       net (fanout=155)      0.788   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X2Y95.CLK      Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<58>11
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58
    -------------------------------------------------  ---------------------------
    Total                                      1.006ns (0.218ns logic, 0.788ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111 (SLICE_X4Y92.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.258ns (3.707 - 3.449)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at -3.750ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X4Y92.C6       net (fanout=155)      0.760   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X4Y92.CLK      Tah         (-Th)     0.217   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<111>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<111>11
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.197ns logic, 0.760ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125 (SLICE_X3Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.988ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.282ns (3.731 - 3.449)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at -3.750ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y95.A6       net (fanout=155)      0.771   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y95.CLK      Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<127>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<125>11
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125
    -------------------------------------------------  ---------------------------
    Total                                      0.988ns (0.217ns logic, 0.771ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126 (SLICE_X3Y95.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.992ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.282ns (3.731 - 3.449)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at -3.750ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y95.B6       net (fanout=155)      0.774   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y95.CLK      Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<127>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<126>11
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126
    -------------------------------------------------  ---------------------------
    Total                                      0.992ns (0.218ns logic, 0.774ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117 (SLICE_X0Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.987ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.270ns (3.719 - 3.449)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at -3.750ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X0Y95.A6       net (fanout=155)      0.792   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X0Y95.CLK      Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<119>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<117>11
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117
    -------------------------------------------------  ---------------------------
    Total                                      0.987ns (0.195ns logic, 0.792ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_118 (SLICE_X0Y95.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_118 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.991ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.270ns (3.719 - 3.449)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at -3.750ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X0Y95.B6       net (fanout=155)      0.799   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X0Y95.CLK      Tah         (-Th)     0.222   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<119>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<118>11
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_118
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.192ns logic, 0.799ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42 (SLICE_X2Y94.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.305ns (3.754 - 3.449)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at -3.750ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X2Y94.B5       net (fanout=155)      0.833   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X2Y94.CLK      Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<42>11
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.218ns logic, 0.833ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" TS_USER_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_USER_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.332ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y89.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    37.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.825ns (Levels of Logic = 1)
  Clock Path Skew:      -0.299ns (3.403 - 3.702)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y79.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly
    SLICE_X12Y89.A2      net (fanout=1)        1.347   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<25>
    SLICE_X12Y89.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (0.478ns logic, 1.347ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y89.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    37.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.299ns (3.403 - 3.702)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y79.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly
    SLICE_X12Y89.A3      net (fanout=1)        1.156   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<26>
    SLICE_X12Y89.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.478ns logic, 1.156ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y89.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    37.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.557ns (Levels of Logic = 1)
  Clock Path Skew:      -0.299ns (3.403 - 3.702)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y79.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly
    SLICE_X12Y89.A4      net (fanout=1)        1.079   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
    SLICE_X12Y89.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.557ns (0.478ns logic, 1.079ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y75.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.425ns (Levels of Logic = 1)
  Clock Path Skew:      -0.293ns (3.426 - 3.719)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y75.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly
    SLICE_X12Y75.A2      net (fanout=1)        0.968   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<20>
    SLICE_X12Y75.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (0.457ns logic, 0.968ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X20Y74.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.404ns (Levels of Logic = 1)
  Clock Path Skew:      -0.303ns (3.401 - 3.704)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y74.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly
    SLICE_X20Y74.A2      net (fanout=1)        0.947   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<0>
    SLICE_X20Y74.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (0.457ns logic, 0.947ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y90.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.400ns (Levels of Logic = 1)
  Clock Path Skew:      -0.283ns (3.403 - 3.686)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y89.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly
    SLICE_X12Y90.A2      net (fanout=1)        0.943   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<30>
    SLICE_X12Y90.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.400ns (0.457ns logic, 0.943ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y74.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.379ns (Levels of Logic = 1)
  Clock Path Skew:      -0.275ns (3.423 - 3.698)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly
    SLICE_X12Y74.A2      net (fanout=1)        0.922   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
    SLICE_X12Y74.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (0.457ns logic, 0.922ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y77.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.279ns (Levels of Logic = 1)
  Clock Path Skew:      -0.303ns (3.430 - 3.733)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y78.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly
    SLICE_X12Y77.A4      net (fanout=1)        0.822   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
    SLICE_X12Y77.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.457ns logic, 0.822ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y77.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Clock Path Skew:      -0.303ns (3.430 - 3.733)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y78.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly
    SLICE_X12Y77.A2      net (fanout=1)        0.793   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<5>
    SLICE_X12Y77.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.457ns logic, 0.793ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y75.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 1)
  Clock Path Skew:      -0.293ns (3.426 - 3.719)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y75.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly
    SLICE_X12Y75.A3      net (fanout=1)        0.786   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<21>
    SLICE_X12Y75.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.457ns logic, 0.786ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"         TS_USER_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y77.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.243ns (3.688 - 3.445)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y77.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly
    SLICE_X12Y77.A6      net (fanout=1)        0.276   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<9>
    SLICE_X12Y77.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.195ns logic, 0.276ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y74.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.250ns (3.680 - 3.430)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y74.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly
    SLICE_X12Y74.A4      net (fanout=1)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<17>
    SLICE_X12Y74.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.195ns logic, 0.343ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y77.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.248ns (3.688 - 3.440)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly
    SLICE_X12Y77.B4      net (fanout=1)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<12>
    SLICE_X12Y77.CLK     Tah         (-Th)     0.222   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.192ns logic, 0.346ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y89.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.256ns (3.659 - 3.403)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y89.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly
    SLICE_X12Y89.B5      net (fanout=1)        0.360   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<38>
    SLICE_X12Y89.CLK     Tah         (-Th)     0.222   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.192ns logic, 0.360ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y90.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.252ns (3.659 - 3.407)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y89.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly
    SLICE_X12Y90.A5      net (fanout=1)        0.354   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<33>
    SLICE_X12Y90.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.195ns logic, 0.354ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y77.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.248ns (3.688 - 3.440)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly
    SLICE_X12Y77.B5      net (fanout=1)        0.355   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<13>
    SLICE_X12Y77.CLK     Tah         (-Th)     0.222   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.192ns logic, 0.355ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y74.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.563ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.250ns (3.680 - 3.430)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y74.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly
    SLICE_X12Y74.A5      net (fanout=1)        0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<18>
    SLICE_X12Y74.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.195ns logic, 0.368ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y77.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.243ns (3.688 - 3.445)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y77.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly
    SLICE_X12Y77.A5      net (fanout=1)        0.363   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<8>
    SLICE_X12Y77.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.195ns logic, 0.363ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y89.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.230ns (3.659 - 3.429)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y89.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly
    SLICE_X12Y89.A5      net (fanout=1)        0.361   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<28>
    SLICE_X12Y89.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.195ns logic, 0.361ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y75.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.224ns (3.683 - 3.459)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y75.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly
    SLICE_X12Y75.A5      net (fanout=1)        0.367   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
    SLICE_X12Y75.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.195ns logic, 0.367ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_USER_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.876ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.424ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (3.273 - 3.517)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X44Y66.A2      net (fanout=1)        0.946   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<0>
    SLICE_X44Y66.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.478ns logic, 0.946ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.176ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (3.273 - 3.517)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X44Y66.A4      net (fanout=1)        0.698   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X44Y66.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.176ns (0.478ns logic, 0.698ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.096ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (3.273 - 3.517)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X44Y66.A3      net (fanout=1)        0.618   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X44Y66.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.478ns logic, 0.618ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          40.000ns
  Data Path Delay:      0.870ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (3.273 - 3.517)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X44Y66.A5      net (fanout=1)        0.392   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X44Y66.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.478ns logic, 0.392ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          40.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 1)
  Clock Path Skew:      -0.248ns (3.273 - 3.521)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y66.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X44Y66.A6      net (fanout=1)        0.291   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X44Y66.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.457ns logic, 0.291ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"         TS_USER_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.244ns (3.519 - 3.275)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y66.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X44Y66.A6      net (fanout=1)        0.268   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X44Y66.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.248ns (3.519 - 3.271)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X44Y66.A5      net (fanout=1)        0.361   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X44Y66.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.214ns logic, 0.361ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.248ns (3.519 - 3.271)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X44Y66.A3      net (fanout=1)        0.568   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X44Y66.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.214ns logic, 0.568ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.248ns (3.519 - 3.271)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X44Y66.A4      net (fanout=1)        0.642   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X44Y66.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.214ns logic, 0.642ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.248ns (3.519 - 3.271)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X44Y66.A2      net (fanout=1)        0.871   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<0>
    SLICE_X44Y66.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.214ns logic, 0.871ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_USER_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.889ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.425ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (3.413 - 3.669)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y56.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X32Y56.A2      net (fanout=1)        0.968   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<0>
    SLICE_X32Y56.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (0.457ns logic, 0.968ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (3.413 - 3.669)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y56.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X32Y56.A4      net (fanout=1)        0.694   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X32Y56.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.457ns logic, 0.694ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.060ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (3.413 - 3.669)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y56.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X32Y56.A3      net (fanout=1)        0.603   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<1>
    SLICE_X32Y56.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.457ns logic, 0.603ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.018ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (3.413 - 3.669)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y56.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X32Y56.A5      net (fanout=1)        0.561   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X32Y56.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.018ns (0.457ns logic, 0.561ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          40.000ns
  Data Path Delay:      0.915ns (Levels of Logic = 1)
  Clock Path Skew:      -0.245ns (3.413 - 3.658)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y55.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X32Y56.A6      net (fanout=1)        0.458   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X32Y56.CLK     Tas                   0.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.915ns (0.457ns logic, 0.458ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_USER_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.266ns (3.669 - 3.403)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y55.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X32Y56.A6      net (fanout=1)        0.421   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X32Y56.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.195ns logic, 0.421ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.256ns (3.669 - 3.413)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y56.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X32Y56.A5      net (fanout=1)        0.516   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X32Y56.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.195ns logic, 0.516ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.750ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.256ns (3.669 - 3.413)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y56.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X32Y56.A3      net (fanout=1)        0.555   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<1>
    SLICE_X32Y56.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.750ns (0.195ns logic, 0.555ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.256ns (3.669 - 3.413)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y56.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X32Y56.A4      net (fanout=1)        0.638   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X32Y56.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.195ns logic, 0.638ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.256ns (3.669 - 3.413)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y56.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X32Y56.A2      net (fanout=1)        0.890   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<0>
    SLICE_X32Y56.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.195ns logic, 0.890ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.870ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.870ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.709   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.870ns (2.161ns logic, 0.709ns route)
                                                         (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.870ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.709   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.870ns (2.161ns logic, 0.709ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.703   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (2.161ns logic, 0.703ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.851ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.690   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (2.161ns logic, 0.690ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (2.161ns logic, 0.529ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (2.276ns logic, 0.487ns route)
                                                       (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.911ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.635   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (2.276ns logic, 0.635ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.647   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.923ns (2.276ns logic, 0.647ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.929ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.653   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.929ns (2.276ns logic, 0.653ns route)
                                                         (77.7% logic, 22.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.929ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.653   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.929ns (2.276ns logic, 0.653ns route)
                                                       (77.7% logic, 22.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         2.4 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.022ns.
 Maximum delay is   2.035ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.978   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (1.098ns logic, 0.978ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.052ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.978   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (1.074ns logic, 0.978ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (1.098ns logic, 0.969ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.074ns logic, 0.969ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (1.098ns logic, 0.969ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.074ns logic, 0.969ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y111.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.945ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y111.CE1    net (fanout=8)        0.847   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y111.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.098ns logic, 0.847ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y111.CE1    net (fanout=8)        0.847   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y111.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.074ns logic, 0.847ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y112.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.949ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (1.098ns logic, 0.851ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.074ns logic, 0.851ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.887ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.789   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (1.098ns logic, 0.789ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.863ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.789   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (1.074ns logic, 0.789ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.887ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.789   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (1.098ns logic, 0.789ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.863ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.789   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (1.074ns logic, 0.789ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.784ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.686   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (1.098ns logic, 0.686ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.760ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.686   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (1.074ns logic, 0.686ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y251.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.783   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.098ns logic, 0.783ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.857ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.783   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (1.074ns logic, 0.783ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.098ns logic, 0.772ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.074ns logic, 0.772ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         2.4 ns;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.913ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.198   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.737ns logic, 0.198ns route)
                                                       (78.8% logic, 21.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.961ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.198   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (0.763ns logic, 0.198ns route)
                                                       (79.4% logic, 20.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.737ns logic, 0.205ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.763ns logic, 0.205ns route)
                                                       (78.8% logic, 21.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.737ns logic, 0.342ns route)
                                                       (68.3% logic, 31.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.763ns logic, 0.342ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.737ns logic, 0.336ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.763ns logic, 0.336ns route)
                                                       (69.4% logic, 30.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.737ns logic, 0.314ns route)
                                                       (70.1% logic, 29.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.763ns logic, 0.314ns route)
                                                       (70.8% logic, 29.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.075ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.737ns logic, 0.338ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.101ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.101ns (0.763ns logic, 0.338ns route)
                                                       (69.3% logic, 30.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y277.CE1    net (fanout=8)        0.320   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y277.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.737ns logic, 0.320ns route)
                                                       (69.7% logic, 30.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y277.CE1    net (fanout=8)        0.320   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y277.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.763ns logic, 0.320ns route)
                                                       (70.5% logic, 29.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 648718084 paths analyzed, 11651 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.900ns.
--------------------------------------------------------------------------------

Paths for end point CPU/pip1/out_rd1_11 (SLICE_X92Y38.D2), 508104 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip1/out_inst_2 (FF)
  Destination:          CPU/pip1/out_rd1_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.769ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (1.478 - 1.510)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip1/out_inst_2 to CPU/pip1/out_rd1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y58.CQ      Tcko                  0.450   CPU/pip1/out_inst<3>
                                                       CPU/pip1/out_inst_2
    SLICE_X95Y63.D1      net (fanout=4)        1.284   CPU/pip1/out_inst<2>
    SLICE_X95Y63.D       Tilo                  0.094   CPU/pip2/out2_take_branch
                                                       CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A1      net (fanout=1)        0.850   CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A       Tilo                  0.094   N979
                                                       CPU/fwdUnit/r_rs2forward_and0000121
    SLICE_X98Y64.C2      net (fanout=5)        0.805   CPU/fwdUnit/r_rs2forward_and0000
    SLICE_X98Y64.C       Tilo                  0.094   CPU/input2<25>
                                                       CPU/fwdUnit/r_rs2forward1
    SLICE_X92Y65.A4      net (fanout=72)       1.003   CPU/rs2forward
    SLICE_X92Y65.A       Tilo                  0.094   CPU/alu/ALUop<3>1197
                                                       CPU/input2<10>1
    SLICE_X103Y75.C3     net (fanout=7)        2.882   CPU/input2<10>
    SLICE_X103Y75.C      Tilo                  0.094   CPU/myreaderforuart/UARTOut<18>
                                                       CPU/alu/Out_or000181_SW0_SW0
    SLICE_X99Y75.C2      net (fanout=2)        1.184   N1162
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X92Y38.D2      net (fanout=73)       2.014   CPU/pip1_reset
    SLICE_X92Y38.CLK     Tas                   0.010   CPU/pip1/out_rd1<11>
                                                       CPU/pip1/out_rd1_mux0000<20>1
                                                       CPU/pip1/out_rd1_11
    -------------------------------------------------  ---------------------------
    Total                                     19.769ns (1.870ns logic, 17.899ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip2/OUT_PC_2 (FF)
  Destination:          CPU/pip1/out_rd1_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.711ns (Levels of Logic = 14)
  Clock Path Skew:      -0.035ns (1.478 - 1.513)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip2/OUT_PC_2 to CPU/pip1/out_rd1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y57.CQ      Tcko                  0.450   CPU/pip2/OUT_PC<3>
                                                       CPU/pip2/OUT_PC_2
    SLICE_X88Y52.A3      net (fanout=1)        0.955   CPU/pip2/OUT_PC<2>
    SLICE_X88Y52.COUT    Topcya                0.499   CPU/Madd_r_wd_addsub0000_cy<5>
                                                       CPU/Madd_r_wd_addsub0000_lut<2>_INV_0
                                                       CPU/Madd_r_wd_addsub0000_cy<5>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/Madd_r_wd_addsub0000_cy<5>
    SLICE_X88Y53.COUT    Tbyp                  0.104   CPU/Madd_r_wd_addsub0000_cy<9>
                                                       CPU/Madd_r_wd_addsub0000_cy<9>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/Madd_r_wd_addsub0000_cy<9>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/Madd_r_wd_addsub0000_cy<13>
                                                       CPU/Madd_r_wd_addsub0000_cy<13>
    SLICE_X86Y59.A2      net (fanout=1)        0.976   CPU/r_wd_addsub0000<10>
    SLICE_X86Y59.A       Tilo                  0.094   CPU/rs2_dmem<10>
                                                       CPU/r_wd<10>1
    SLICE_X92Y65.A3      net (fanout=38)       1.264   CPU/r_wd<10>
    SLICE_X92Y65.A       Tilo                  0.094   CPU/alu/ALUop<3>1197
                                                       CPU/input2<10>1
    SLICE_X103Y75.C3     net (fanout=7)        2.882   CPU/input2<10>
    SLICE_X103Y75.C      Tilo                  0.094   CPU/myreaderforuart/UARTOut<18>
                                                       CPU/alu/Out_or000181_SW0_SW0
    SLICE_X99Y75.C2      net (fanout=2)        1.184   N1162
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X92Y38.D2      net (fanout=73)       2.014   CPU/pip1_reset
    SLICE_X92Y38.CLK     Tas                   0.010   CPU/pip1/out_rd1<11>
                                                       CPU/pip1/out_rd1_mux0000<20>1
                                                       CPU/pip1/out_rd1_11
    -------------------------------------------------  ---------------------------
    Total                                     19.711ns (2.559ns logic, 17.152ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip1/out_inst_2 (FF)
  Destination:          CPU/pip1/out_rd1_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.677ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (1.478 - 1.510)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip1/out_inst_2 to CPU/pip1/out_rd1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y58.CQ      Tcko                  0.450   CPU/pip1/out_inst<3>
                                                       CPU/pip1/out_inst_2
    SLICE_X95Y63.D1      net (fanout=4)        1.284   CPU/pip1/out_inst<2>
    SLICE_X95Y63.D       Tilo                  0.094   CPU/pip2/out2_take_branch
                                                       CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A1      net (fanout=1)        0.850   CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A       Tilo                  0.094   N979
                                                       CPU/fwdUnit/r_rs2forward_and0000121
    SLICE_X98Y64.C2      net (fanout=5)        0.805   CPU/fwdUnit/r_rs2forward_and0000
    SLICE_X98Y64.C       Tilo                  0.094   CPU/input2<25>
                                                       CPU/fwdUnit/r_rs2forward1
    SLICE_X91Y68.C4      net (fanout=72)       1.058   CPU/rs2forward
    SLICE_X91Y68.C       Tilo                  0.094   CPU/alu/ALUop<3>219
                                                       CPU/input2<11>1
    SLICE_X100Y75.B2     net (fanout=7)        2.788   CPU/input2<11>
    SLICE_X100Y75.B      Tilo                  0.094   CPU/alu/Out_or000155
                                                       CPU/alu/Out_or000111
    SLICE_X99Y75.C1      net (fanout=2)        1.131   CPU/alu/Out_or000111
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X92Y38.D2      net (fanout=73)       2.014   CPU/pip1_reset
    SLICE_X92Y38.CLK     Tas                   0.010   CPU/pip1/out_rd1<11>
                                                       CPU/pip1/out_rd1_mux0000<20>1
                                                       CPU/pip1/out_rd1_11
    -------------------------------------------------  ---------------------------
    Total                                     19.677ns (1.870ns logic, 17.807ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pip1/out_rd1_24 (SLICE_X98Y43.A1), 508104 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip1/out_inst_2 (FF)
  Destination:          CPU/pip1/out_rd1_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.779ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.657 - 0.673)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip1/out_inst_2 to CPU/pip1/out_rd1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y58.CQ      Tcko                  0.450   CPU/pip1/out_inst<3>
                                                       CPU/pip1/out_inst_2
    SLICE_X95Y63.D1      net (fanout=4)        1.284   CPU/pip1/out_inst<2>
    SLICE_X95Y63.D       Tilo                  0.094   CPU/pip2/out2_take_branch
                                                       CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A1      net (fanout=1)        0.850   CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A       Tilo                  0.094   N979
                                                       CPU/fwdUnit/r_rs2forward_and0000121
    SLICE_X98Y64.C2      net (fanout=5)        0.805   CPU/fwdUnit/r_rs2forward_and0000
    SLICE_X98Y64.C       Tilo                  0.094   CPU/input2<25>
                                                       CPU/fwdUnit/r_rs2forward1
    SLICE_X92Y65.A4      net (fanout=72)       1.003   CPU/rs2forward
    SLICE_X92Y65.A       Tilo                  0.094   CPU/alu/ALUop<3>1197
                                                       CPU/input2<10>1
    SLICE_X103Y75.C3     net (fanout=7)        2.882   CPU/input2<10>
    SLICE_X103Y75.C      Tilo                  0.094   CPU/myreaderforuart/UARTOut<18>
                                                       CPU/alu/Out_or000181_SW0_SW0
    SLICE_X99Y75.C2      net (fanout=2)        1.184   N1162
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X98Y43.A1      net (fanout=73)       2.008   CPU/pip1_reset
    SLICE_X98Y43.CLK     Tas                   0.026   CPU/pip1/out_rd1<27>
                                                       CPU/pip1/out_rd1_mux0000<7>1
                                                       CPU/pip1/out_rd1_24
    -------------------------------------------------  ---------------------------
    Total                                     19.779ns (1.886ns logic, 17.893ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip2/OUT_PC_2 (FF)
  Destination:          CPU/pip1/out_rd1_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.721ns (Levels of Logic = 14)
  Clock Path Skew:      -0.019ns (0.657 - 0.676)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip2/OUT_PC_2 to CPU/pip1/out_rd1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y57.CQ      Tcko                  0.450   CPU/pip2/OUT_PC<3>
                                                       CPU/pip2/OUT_PC_2
    SLICE_X88Y52.A3      net (fanout=1)        0.955   CPU/pip2/OUT_PC<2>
    SLICE_X88Y52.COUT    Topcya                0.499   CPU/Madd_r_wd_addsub0000_cy<5>
                                                       CPU/Madd_r_wd_addsub0000_lut<2>_INV_0
                                                       CPU/Madd_r_wd_addsub0000_cy<5>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/Madd_r_wd_addsub0000_cy<5>
    SLICE_X88Y53.COUT    Tbyp                  0.104   CPU/Madd_r_wd_addsub0000_cy<9>
                                                       CPU/Madd_r_wd_addsub0000_cy<9>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/Madd_r_wd_addsub0000_cy<9>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/Madd_r_wd_addsub0000_cy<13>
                                                       CPU/Madd_r_wd_addsub0000_cy<13>
    SLICE_X86Y59.A2      net (fanout=1)        0.976   CPU/r_wd_addsub0000<10>
    SLICE_X86Y59.A       Tilo                  0.094   CPU/rs2_dmem<10>
                                                       CPU/r_wd<10>1
    SLICE_X92Y65.A3      net (fanout=38)       1.264   CPU/r_wd<10>
    SLICE_X92Y65.A       Tilo                  0.094   CPU/alu/ALUop<3>1197
                                                       CPU/input2<10>1
    SLICE_X103Y75.C3     net (fanout=7)        2.882   CPU/input2<10>
    SLICE_X103Y75.C      Tilo                  0.094   CPU/myreaderforuart/UARTOut<18>
                                                       CPU/alu/Out_or000181_SW0_SW0
    SLICE_X99Y75.C2      net (fanout=2)        1.184   N1162
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X98Y43.A1      net (fanout=73)       2.008   CPU/pip1_reset
    SLICE_X98Y43.CLK     Tas                   0.026   CPU/pip1/out_rd1<27>
                                                       CPU/pip1/out_rd1_mux0000<7>1
                                                       CPU/pip1/out_rd1_24
    -------------------------------------------------  ---------------------------
    Total                                     19.721ns (2.575ns logic, 17.146ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip1/out_inst_2 (FF)
  Destination:          CPU/pip1/out_rd1_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.687ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.657 - 0.673)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip1/out_inst_2 to CPU/pip1/out_rd1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y58.CQ      Tcko                  0.450   CPU/pip1/out_inst<3>
                                                       CPU/pip1/out_inst_2
    SLICE_X95Y63.D1      net (fanout=4)        1.284   CPU/pip1/out_inst<2>
    SLICE_X95Y63.D       Tilo                  0.094   CPU/pip2/out2_take_branch
                                                       CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A1      net (fanout=1)        0.850   CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A       Tilo                  0.094   N979
                                                       CPU/fwdUnit/r_rs2forward_and0000121
    SLICE_X98Y64.C2      net (fanout=5)        0.805   CPU/fwdUnit/r_rs2forward_and0000
    SLICE_X98Y64.C       Tilo                  0.094   CPU/input2<25>
                                                       CPU/fwdUnit/r_rs2forward1
    SLICE_X91Y68.C4      net (fanout=72)       1.058   CPU/rs2forward
    SLICE_X91Y68.C       Tilo                  0.094   CPU/alu/ALUop<3>219
                                                       CPU/input2<11>1
    SLICE_X100Y75.B2     net (fanout=7)        2.788   CPU/input2<11>
    SLICE_X100Y75.B      Tilo                  0.094   CPU/alu/Out_or000155
                                                       CPU/alu/Out_or000111
    SLICE_X99Y75.C1      net (fanout=2)        1.131   CPU/alu/Out_or000111
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X98Y43.A1      net (fanout=73)       2.008   CPU/pip1_reset
    SLICE_X98Y43.CLK     Tas                   0.026   CPU/pip1/out_rd1<27>
                                                       CPU/pip1/out_rd1_mux0000<7>1
                                                       CPU/pip1/out_rd1_24
    -------------------------------------------------  ---------------------------
    Total                                     19.687ns (1.886ns logic, 17.801ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pip1/out_rd1_25 (SLICE_X98Y43.B1), 508104 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip1/out_inst_2 (FF)
  Destination:          CPU/pip1/out_rd1_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.774ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.657 - 0.673)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip1/out_inst_2 to CPU/pip1/out_rd1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y58.CQ      Tcko                  0.450   CPU/pip1/out_inst<3>
                                                       CPU/pip1/out_inst_2
    SLICE_X95Y63.D1      net (fanout=4)        1.284   CPU/pip1/out_inst<2>
    SLICE_X95Y63.D       Tilo                  0.094   CPU/pip2/out2_take_branch
                                                       CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A1      net (fanout=1)        0.850   CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A       Tilo                  0.094   N979
                                                       CPU/fwdUnit/r_rs2forward_and0000121
    SLICE_X98Y64.C2      net (fanout=5)        0.805   CPU/fwdUnit/r_rs2forward_and0000
    SLICE_X98Y64.C       Tilo                  0.094   CPU/input2<25>
                                                       CPU/fwdUnit/r_rs2forward1
    SLICE_X92Y65.A4      net (fanout=72)       1.003   CPU/rs2forward
    SLICE_X92Y65.A       Tilo                  0.094   CPU/alu/ALUop<3>1197
                                                       CPU/input2<10>1
    SLICE_X103Y75.C3     net (fanout=7)        2.882   CPU/input2<10>
    SLICE_X103Y75.C      Tilo                  0.094   CPU/myreaderforuart/UARTOut<18>
                                                       CPU/alu/Out_or000181_SW0_SW0
    SLICE_X99Y75.C2      net (fanout=2)        1.184   N1162
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X98Y43.B1      net (fanout=73)       2.002   CPU/pip1_reset
    SLICE_X98Y43.CLK     Tas                   0.027   CPU/pip1/out_rd1<27>
                                                       CPU/pip1/out_rd1_mux0000<6>1
                                                       CPU/pip1/out_rd1_25
    -------------------------------------------------  ---------------------------
    Total                                     19.774ns (1.887ns logic, 17.887ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip2/OUT_PC_2 (FF)
  Destination:          CPU/pip1/out_rd1_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.716ns (Levels of Logic = 14)
  Clock Path Skew:      -0.019ns (0.657 - 0.676)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip2/OUT_PC_2 to CPU/pip1/out_rd1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y57.CQ      Tcko                  0.450   CPU/pip2/OUT_PC<3>
                                                       CPU/pip2/OUT_PC_2
    SLICE_X88Y52.A3      net (fanout=1)        0.955   CPU/pip2/OUT_PC<2>
    SLICE_X88Y52.COUT    Topcya                0.499   CPU/Madd_r_wd_addsub0000_cy<5>
                                                       CPU/Madd_r_wd_addsub0000_lut<2>_INV_0
                                                       CPU/Madd_r_wd_addsub0000_cy<5>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/Madd_r_wd_addsub0000_cy<5>
    SLICE_X88Y53.COUT    Tbyp                  0.104   CPU/Madd_r_wd_addsub0000_cy<9>
                                                       CPU/Madd_r_wd_addsub0000_cy<9>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/Madd_r_wd_addsub0000_cy<9>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/Madd_r_wd_addsub0000_cy<13>
                                                       CPU/Madd_r_wd_addsub0000_cy<13>
    SLICE_X86Y59.A2      net (fanout=1)        0.976   CPU/r_wd_addsub0000<10>
    SLICE_X86Y59.A       Tilo                  0.094   CPU/rs2_dmem<10>
                                                       CPU/r_wd<10>1
    SLICE_X92Y65.A3      net (fanout=38)       1.264   CPU/r_wd<10>
    SLICE_X92Y65.A       Tilo                  0.094   CPU/alu/ALUop<3>1197
                                                       CPU/input2<10>1
    SLICE_X103Y75.C3     net (fanout=7)        2.882   CPU/input2<10>
    SLICE_X103Y75.C      Tilo                  0.094   CPU/myreaderforuart/UARTOut<18>
                                                       CPU/alu/Out_or000181_SW0_SW0
    SLICE_X99Y75.C2      net (fanout=2)        1.184   N1162
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X98Y43.B1      net (fanout=73)       2.002   CPU/pip1_reset
    SLICE_X98Y43.CLK     Tas                   0.027   CPU/pip1/out_rd1<27>
                                                       CPU/pip1/out_rd1_mux0000<6>1
                                                       CPU/pip1/out_rd1_25
    -------------------------------------------------  ---------------------------
    Total                                     19.716ns (2.576ns logic, 17.140ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip1/out_inst_2 (FF)
  Destination:          CPU/pip1/out_rd1_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.682ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.657 - 0.673)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip1/out_inst_2 to CPU/pip1/out_rd1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y58.CQ      Tcko                  0.450   CPU/pip1/out_inst<3>
                                                       CPU/pip1/out_inst_2
    SLICE_X95Y63.D1      net (fanout=4)        1.284   CPU/pip1/out_inst<2>
    SLICE_X95Y63.D       Tilo                  0.094   CPU/pip2/out2_take_branch
                                                       CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A1      net (fanout=1)        0.850   CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A       Tilo                  0.094   N979
                                                       CPU/fwdUnit/r_rs2forward_and0000121
    SLICE_X98Y64.C2      net (fanout=5)        0.805   CPU/fwdUnit/r_rs2forward_and0000
    SLICE_X98Y64.C       Tilo                  0.094   CPU/input2<25>
                                                       CPU/fwdUnit/r_rs2forward1
    SLICE_X91Y68.C4      net (fanout=72)       1.058   CPU/rs2forward
    SLICE_X91Y68.C       Tilo                  0.094   CPU/alu/ALUop<3>219
                                                       CPU/input2<11>1
    SLICE_X100Y75.B2     net (fanout=7)        2.788   CPU/input2<11>
    SLICE_X100Y75.B      Tilo                  0.094   CPU/alu/Out_or000155
                                                       CPU/alu/Out_or000111
    SLICE_X99Y75.C1      net (fanout=2)        1.131   CPU/alu/Out_or000111
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X98Y43.B1      net (fanout=73)       2.002   CPU/pip1_reset
    SLICE_X98Y43.CLK     Tas                   0.027   CPU/pip1/out_rd1<27>
                                                       CPU/pip1/out_rd1_mux0000<6>1
                                                       CPU/pip1/out_rd1_25
    -------------------------------------------------  ---------------------------
    Total                                     19.682ns (1.887ns logic, 17.795ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pip1/out_rd1_10 (SLICE_X92Y38.C2), 508104 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip1/out_inst_2 (FF)
  Destination:          CPU/pip1/out_rd1_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.757ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (1.478 - 1.510)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip1/out_inst_2 to CPU/pip1/out_rd1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y58.CQ      Tcko                  0.450   CPU/pip1/out_inst<3>
                                                       CPU/pip1/out_inst_2
    SLICE_X95Y63.D1      net (fanout=4)        1.284   CPU/pip1/out_inst<2>
    SLICE_X95Y63.D       Tilo                  0.094   CPU/pip2/out2_take_branch
                                                       CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A1      net (fanout=1)        0.850   CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A       Tilo                  0.094   N979
                                                       CPU/fwdUnit/r_rs2forward_and0000121
    SLICE_X98Y64.C2      net (fanout=5)        0.805   CPU/fwdUnit/r_rs2forward_and0000
    SLICE_X98Y64.C       Tilo                  0.094   CPU/input2<25>
                                                       CPU/fwdUnit/r_rs2forward1
    SLICE_X92Y65.A4      net (fanout=72)       1.003   CPU/rs2forward
    SLICE_X92Y65.A       Tilo                  0.094   CPU/alu/ALUop<3>1197
                                                       CPU/input2<10>1
    SLICE_X103Y75.C3     net (fanout=7)        2.882   CPU/input2<10>
    SLICE_X103Y75.C      Tilo                  0.094   CPU/myreaderforuart/UARTOut<18>
                                                       CPU/alu/Out_or000181_SW0_SW0
    SLICE_X99Y75.C2      net (fanout=2)        1.184   N1162
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X92Y38.C2      net (fanout=73)       2.003   CPU/pip1_reset
    SLICE_X92Y38.CLK     Tas                   0.009   CPU/pip1/out_rd1<11>
                                                       CPU/pip1/out_rd1_mux0000<21>1
                                                       CPU/pip1/out_rd1_10
    -------------------------------------------------  ---------------------------
    Total                                     19.757ns (1.869ns logic, 17.888ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip2/OUT_PC_2 (FF)
  Destination:          CPU/pip1/out_rd1_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.699ns (Levels of Logic = 14)
  Clock Path Skew:      -0.035ns (1.478 - 1.513)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip2/OUT_PC_2 to CPU/pip1/out_rd1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y57.CQ      Tcko                  0.450   CPU/pip2/OUT_PC<3>
                                                       CPU/pip2/OUT_PC_2
    SLICE_X88Y52.A3      net (fanout=1)        0.955   CPU/pip2/OUT_PC<2>
    SLICE_X88Y52.COUT    Topcya                0.499   CPU/Madd_r_wd_addsub0000_cy<5>
                                                       CPU/Madd_r_wd_addsub0000_lut<2>_INV_0
                                                       CPU/Madd_r_wd_addsub0000_cy<5>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/Madd_r_wd_addsub0000_cy<5>
    SLICE_X88Y53.COUT    Tbyp                  0.104   CPU/Madd_r_wd_addsub0000_cy<9>
                                                       CPU/Madd_r_wd_addsub0000_cy<9>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/Madd_r_wd_addsub0000_cy<9>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/Madd_r_wd_addsub0000_cy<13>
                                                       CPU/Madd_r_wd_addsub0000_cy<13>
    SLICE_X86Y59.A2      net (fanout=1)        0.976   CPU/r_wd_addsub0000<10>
    SLICE_X86Y59.A       Tilo                  0.094   CPU/rs2_dmem<10>
                                                       CPU/r_wd<10>1
    SLICE_X92Y65.A3      net (fanout=38)       1.264   CPU/r_wd<10>
    SLICE_X92Y65.A       Tilo                  0.094   CPU/alu/ALUop<3>1197
                                                       CPU/input2<10>1
    SLICE_X103Y75.C3     net (fanout=7)        2.882   CPU/input2<10>
    SLICE_X103Y75.C      Tilo                  0.094   CPU/myreaderforuart/UARTOut<18>
                                                       CPU/alu/Out_or000181_SW0_SW0
    SLICE_X99Y75.C2      net (fanout=2)        1.184   N1162
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X92Y38.C2      net (fanout=73)       2.003   CPU/pip1_reset
    SLICE_X92Y38.CLK     Tas                   0.009   CPU/pip1/out_rd1<11>
                                                       CPU/pip1/out_rd1_mux0000<21>1
                                                       CPU/pip1/out_rd1_10
    -------------------------------------------------  ---------------------------
    Total                                     19.699ns (2.558ns logic, 17.141ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip1/out_inst_2 (FF)
  Destination:          CPU/pip1/out_rd1_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.665ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (1.478 - 1.510)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip1/out_inst_2 to CPU/pip1/out_rd1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y58.CQ      Tcko                  0.450   CPU/pip1/out_inst<3>
                                                       CPU/pip1/out_inst_2
    SLICE_X95Y63.D1      net (fanout=4)        1.284   CPU/pip1/out_inst<2>
    SLICE_X95Y63.D       Tilo                  0.094   CPU/pip2/out2_take_branch
                                                       CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A1      net (fanout=1)        0.850   CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A       Tilo                  0.094   N979
                                                       CPU/fwdUnit/r_rs2forward_and0000121
    SLICE_X98Y64.C2      net (fanout=5)        0.805   CPU/fwdUnit/r_rs2forward_and0000
    SLICE_X98Y64.C       Tilo                  0.094   CPU/input2<25>
                                                       CPU/fwdUnit/r_rs2forward1
    SLICE_X91Y68.C4      net (fanout=72)       1.058   CPU/rs2forward
    SLICE_X91Y68.C       Tilo                  0.094   CPU/alu/ALUop<3>219
                                                       CPU/input2<11>1
    SLICE_X100Y75.B2     net (fanout=7)        2.788   CPU/input2<11>
    SLICE_X100Y75.B      Tilo                  0.094   CPU/alu/Out_or000155
                                                       CPU/alu/Out_or000111
    SLICE_X99Y75.C1      net (fanout=2)        1.131   CPU/alu/Out_or000111
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X92Y38.C2      net (fanout=73)       2.003   CPU/pip1_reset
    SLICE_X92Y38.CLK     Tas                   0.009   CPU/pip1/out_rd1<11>
                                                       CPU/pip1/out_rd1_mux0000<21>1
                                                       CPU/pip1/out_rd1_10
    -------------------------------------------------  ---------------------------
    Total                                     19.665ns (1.869ns logic, 17.796ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pip1/out_rd1_28 (SLICE_X87Y62.A2), 508104 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip1/out_inst_2 (FF)
  Destination:          CPU/pip1/out_rd1_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.544ns (Levels of Logic = 13)
  Clock Path Skew:      -0.239ns (1.271 - 1.510)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip1/out_inst_2 to CPU/pip1/out_rd1_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y58.CQ      Tcko                  0.450   CPU/pip1/out_inst<3>
                                                       CPU/pip1/out_inst_2
    SLICE_X95Y63.D1      net (fanout=4)        1.284   CPU/pip1/out_inst<2>
    SLICE_X95Y63.D       Tilo                  0.094   CPU/pip2/out2_take_branch
                                                       CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A1      net (fanout=1)        0.850   CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A       Tilo                  0.094   N979
                                                       CPU/fwdUnit/r_rs2forward_and0000121
    SLICE_X98Y64.C2      net (fanout=5)        0.805   CPU/fwdUnit/r_rs2forward_and0000
    SLICE_X98Y64.C       Tilo                  0.094   CPU/input2<25>
                                                       CPU/fwdUnit/r_rs2forward1
    SLICE_X92Y65.A4      net (fanout=72)       1.003   CPU/rs2forward
    SLICE_X92Y65.A       Tilo                  0.094   CPU/alu/ALUop<3>1197
                                                       CPU/input2<10>1
    SLICE_X103Y75.C3     net (fanout=7)        2.882   CPU/input2<10>
    SLICE_X103Y75.C      Tilo                  0.094   CPU/myreaderforuart/UARTOut<18>
                                                       CPU/alu/Out_or000181_SW0_SW0
    SLICE_X99Y75.C2      net (fanout=2)        1.184   N1162
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X87Y62.A2      net (fanout=73)       1.773   CPU/pip1_reset
    SLICE_X87Y62.CLK     Tas                   0.026   CPU/pip1/out_rd1<31>
                                                       CPU/pip1/out_rd1_mux0000<3>1
                                                       CPU/pip1/out_rd1_28
    -------------------------------------------------  ---------------------------
    Total                                     19.544ns (1.886ns logic, 17.658ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip2/OUT_PC_2 (FF)
  Destination:          CPU/pip1/out_rd1_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.486ns (Levels of Logic = 14)
  Clock Path Skew:      -0.242ns (1.271 - 1.513)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip2/OUT_PC_2 to CPU/pip1/out_rd1_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y57.CQ      Tcko                  0.450   CPU/pip2/OUT_PC<3>
                                                       CPU/pip2/OUT_PC_2
    SLICE_X88Y52.A3      net (fanout=1)        0.955   CPU/pip2/OUT_PC<2>
    SLICE_X88Y52.COUT    Topcya                0.499   CPU/Madd_r_wd_addsub0000_cy<5>
                                                       CPU/Madd_r_wd_addsub0000_lut<2>_INV_0
                                                       CPU/Madd_r_wd_addsub0000_cy<5>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/Madd_r_wd_addsub0000_cy<5>
    SLICE_X88Y53.COUT    Tbyp                  0.104   CPU/Madd_r_wd_addsub0000_cy<9>
                                                       CPU/Madd_r_wd_addsub0000_cy<9>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/Madd_r_wd_addsub0000_cy<9>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/Madd_r_wd_addsub0000_cy<13>
                                                       CPU/Madd_r_wd_addsub0000_cy<13>
    SLICE_X86Y59.A2      net (fanout=1)        0.976   CPU/r_wd_addsub0000<10>
    SLICE_X86Y59.A       Tilo                  0.094   CPU/rs2_dmem<10>
                                                       CPU/r_wd<10>1
    SLICE_X92Y65.A3      net (fanout=38)       1.264   CPU/r_wd<10>
    SLICE_X92Y65.A       Tilo                  0.094   CPU/alu/ALUop<3>1197
                                                       CPU/input2<10>1
    SLICE_X103Y75.C3     net (fanout=7)        2.882   CPU/input2<10>
    SLICE_X103Y75.C      Tilo                  0.094   CPU/myreaderforuart/UARTOut<18>
                                                       CPU/alu/Out_or000181_SW0_SW0
    SLICE_X99Y75.C2      net (fanout=2)        1.184   N1162
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X87Y62.A2      net (fanout=73)       1.773   CPU/pip1_reset
    SLICE_X87Y62.CLK     Tas                   0.026   CPU/pip1/out_rd1<31>
                                                       CPU/pip1/out_rd1_mux0000<3>1
                                                       CPU/pip1/out_rd1_28
    -------------------------------------------------  ---------------------------
    Total                                     19.486ns (2.575ns logic, 16.911ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip1/out_inst_2 (FF)
  Destination:          CPU/pip1/out_rd1_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.452ns (Levels of Logic = 13)
  Clock Path Skew:      -0.239ns (1.271 - 1.510)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip1/out_inst_2 to CPU/pip1/out_rd1_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y58.CQ      Tcko                  0.450   CPU/pip1/out_inst<3>
                                                       CPU/pip1/out_inst_2
    SLICE_X95Y63.D1      net (fanout=4)        1.284   CPU/pip1/out_inst<2>
    SLICE_X95Y63.D       Tilo                  0.094   CPU/pip2/out2_take_branch
                                                       CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A1      net (fanout=1)        0.850   CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A       Tilo                  0.094   N979
                                                       CPU/fwdUnit/r_rs2forward_and0000121
    SLICE_X98Y64.C2      net (fanout=5)        0.805   CPU/fwdUnit/r_rs2forward_and0000
    SLICE_X98Y64.C       Tilo                  0.094   CPU/input2<25>
                                                       CPU/fwdUnit/r_rs2forward1
    SLICE_X91Y68.C4      net (fanout=72)       1.058   CPU/rs2forward
    SLICE_X91Y68.C       Tilo                  0.094   CPU/alu/ALUop<3>219
                                                       CPU/input2<11>1
    SLICE_X100Y75.B2     net (fanout=7)        2.788   CPU/input2<11>
    SLICE_X100Y75.B      Tilo                  0.094   CPU/alu/Out_or000155
                                                       CPU/alu/Out_or000111
    SLICE_X99Y75.C1      net (fanout=2)        1.131   CPU/alu/Out_or000111
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X87Y62.A2      net (fanout=73)       1.773   CPU/pip1_reset
    SLICE_X87Y62.CLK     Tas                   0.026   CPU/pip1/out_rd1<31>
                                                       CPU/pip1/out_rd1_mux0000<3>1
                                                       CPU/pip1/out_rd1_28
    -------------------------------------------------  ---------------------------
    Total                                     19.452ns (1.886ns logic, 17.566ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pip1/out_rd1_29 (SLICE_X87Y62.B2), 508104 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip1/out_inst_2 (FF)
  Destination:          CPU/pip1/out_rd1_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.542ns (Levels of Logic = 13)
  Clock Path Skew:      -0.239ns (1.271 - 1.510)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip1/out_inst_2 to CPU/pip1/out_rd1_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y58.CQ      Tcko                  0.450   CPU/pip1/out_inst<3>
                                                       CPU/pip1/out_inst_2
    SLICE_X95Y63.D1      net (fanout=4)        1.284   CPU/pip1/out_inst<2>
    SLICE_X95Y63.D       Tilo                  0.094   CPU/pip2/out2_take_branch
                                                       CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A1      net (fanout=1)        0.850   CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A       Tilo                  0.094   N979
                                                       CPU/fwdUnit/r_rs2forward_and0000121
    SLICE_X98Y64.C2      net (fanout=5)        0.805   CPU/fwdUnit/r_rs2forward_and0000
    SLICE_X98Y64.C       Tilo                  0.094   CPU/input2<25>
                                                       CPU/fwdUnit/r_rs2forward1
    SLICE_X92Y65.A4      net (fanout=72)       1.003   CPU/rs2forward
    SLICE_X92Y65.A       Tilo                  0.094   CPU/alu/ALUop<3>1197
                                                       CPU/input2<10>1
    SLICE_X103Y75.C3     net (fanout=7)        2.882   CPU/input2<10>
    SLICE_X103Y75.C      Tilo                  0.094   CPU/myreaderforuart/UARTOut<18>
                                                       CPU/alu/Out_or000181_SW0_SW0
    SLICE_X99Y75.C2      net (fanout=2)        1.184   N1162
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X87Y62.B2      net (fanout=73)       1.770   CPU/pip1_reset
    SLICE_X87Y62.CLK     Tas                   0.027   CPU/pip1/out_rd1<31>
                                                       CPU/pip1/out_rd1_mux0000<2>1
                                                       CPU/pip1/out_rd1_29
    -------------------------------------------------  ---------------------------
    Total                                     19.542ns (1.887ns logic, 17.655ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip2/OUT_PC_2 (FF)
  Destination:          CPU/pip1/out_rd1_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.484ns (Levels of Logic = 14)
  Clock Path Skew:      -0.242ns (1.271 - 1.513)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip2/OUT_PC_2 to CPU/pip1/out_rd1_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y57.CQ      Tcko                  0.450   CPU/pip2/OUT_PC<3>
                                                       CPU/pip2/OUT_PC_2
    SLICE_X88Y52.A3      net (fanout=1)        0.955   CPU/pip2/OUT_PC<2>
    SLICE_X88Y52.COUT    Topcya                0.499   CPU/Madd_r_wd_addsub0000_cy<5>
                                                       CPU/Madd_r_wd_addsub0000_lut<2>_INV_0
                                                       CPU/Madd_r_wd_addsub0000_cy<5>
    SLICE_X88Y53.CIN     net (fanout=1)        0.000   CPU/Madd_r_wd_addsub0000_cy<5>
    SLICE_X88Y53.COUT    Tbyp                  0.104   CPU/Madd_r_wd_addsub0000_cy<9>
                                                       CPU/Madd_r_wd_addsub0000_cy<9>
    SLICE_X88Y54.CIN     net (fanout=1)        0.000   CPU/Madd_r_wd_addsub0000_cy<9>
    SLICE_X88Y54.AMUX    Tcina                 0.274   CPU/Madd_r_wd_addsub0000_cy<13>
                                                       CPU/Madd_r_wd_addsub0000_cy<13>
    SLICE_X86Y59.A2      net (fanout=1)        0.976   CPU/r_wd_addsub0000<10>
    SLICE_X86Y59.A       Tilo                  0.094   CPU/rs2_dmem<10>
                                                       CPU/r_wd<10>1
    SLICE_X92Y65.A3      net (fanout=38)       1.264   CPU/r_wd<10>
    SLICE_X92Y65.A       Tilo                  0.094   CPU/alu/ALUop<3>1197
                                                       CPU/input2<10>1
    SLICE_X103Y75.C3     net (fanout=7)        2.882   CPU/input2<10>
    SLICE_X103Y75.C      Tilo                  0.094   CPU/myreaderforuart/UARTOut<18>
                                                       CPU/alu/Out_or000181_SW0_SW0
    SLICE_X99Y75.C2      net (fanout=2)        1.184   N1162
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X87Y62.B2      net (fanout=73)       1.770   CPU/pip1_reset
    SLICE_X87Y62.CLK     Tas                   0.027   CPU/pip1/out_rd1<31>
                                                       CPU/pip1/out_rd1_mux0000<2>1
                                                       CPU/pip1/out_rd1_29
    -------------------------------------------------  ---------------------------
    Total                                     19.484ns (2.576ns logic, 16.908ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pip1/out_inst_2 (FF)
  Destination:          CPU/pip1/out_rd1_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.450ns (Levels of Logic = 13)
  Clock Path Skew:      -0.239ns (1.271 - 1.510)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/pip1/out_inst_2 to CPU/pip1/out_rd1_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y58.CQ      Tcko                  0.450   CPU/pip1/out_inst<3>
                                                       CPU/pip1/out_inst_2
    SLICE_X95Y63.D1      net (fanout=4)        1.284   CPU/pip1/out_inst<2>
    SLICE_X95Y63.D       Tilo                  0.094   CPU/pip2/out2_take_branch
                                                       CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A1      net (fanout=1)        0.850   CPU/fwdUnit/r_rs2forward_and000090
    SLICE_X97Y63.A       Tilo                  0.094   N979
                                                       CPU/fwdUnit/r_rs2forward_and0000121
    SLICE_X98Y64.C2      net (fanout=5)        0.805   CPU/fwdUnit/r_rs2forward_and0000
    SLICE_X98Y64.C       Tilo                  0.094   CPU/input2<25>
                                                       CPU/fwdUnit/r_rs2forward1
    SLICE_X91Y68.C4      net (fanout=72)       1.058   CPU/rs2forward
    SLICE_X91Y68.C       Tilo                  0.094   CPU/alu/ALUop<3>219
                                                       CPU/input2<11>1
    SLICE_X100Y75.B2     net (fanout=7)        2.788   CPU/input2<11>
    SLICE_X100Y75.B      Tilo                  0.094   CPU/alu/Out_or000155
                                                       CPU/alu/Out_or000111
    SLICE_X99Y75.C1      net (fanout=2)        1.131   CPU/alu/Out_or000111
    SLICE_X99Y75.C       Tilo                  0.094   CPU/alu/Out_or000144
                                                       CPU/alu/Out_or000181
    SLICE_X104Y72.C2     net (fanout=81)       1.802   CPU/alu/Out_or0001
    SLICE_X104Y72.CMUX   Tilo                  0.376   CPU/input2<16>
                                                       CPU/alu/ALUop<3>_66
                                                       CPU/alu/ALUop<3>_5_f7_5
    SLICE_X102Y74.C2     net (fanout=1)        0.912   CPU/alu/ALUop<3>_5_f76
    SLICE_X102Y74.C      Tilo                  0.094   N1241
                                                       CPU/alu/ALUop<3>7
    SLICE_X99Y64.D5      net (fanout=5)        2.181   CPU/alu_result<16>
    SLICE_X99Y64.D       Tilo                  0.094   N1256
                                                       CPU/take_branch162_SW0_SW0
    SLICE_X89Y68.A6      net (fanout=1)        0.773   N1256
    SLICE_X89Y68.A       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch237
    SLICE_X89Y68.B4      net (fanout=64)       0.569   CPU/take_branch237
    SLICE_X89Y68.B       Tilo                  0.094   CPU/currPC<19>
                                                       CPU/take_branch275
    SLICE_X88Y49.A2      net (fanout=103)      1.640   CPU/take_branch
    SLICE_X88Y49.A       Tilo                  0.094   CPU/pip1/out_regWrite
                                                       CPU/pip1_reset1
    SLICE_X87Y62.B2      net (fanout=73)       1.770   CPU/pip1_reset
    SLICE_X87Y62.CLK     Tas                   0.027   CPU/pip1/out_rd1<31>
                                                       CPU/pip1/out_rd1_mux0000<2>1
                                                       CPU/pip1/out_rd1_29
    -------------------------------------------------  ---------------------------
    Total                                     19.450ns (1.887ns logic, 17.563ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/regfile/reg5_12 (SLICE_X106Y41.CE), 922 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/icache/cs_FSM_FFd3 (FF)
  Destination:          CPU/regfile/reg5_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.981ns (Levels of Logic = 7)
  Clock Path Skew:      0.214ns (1.502 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/icache/cs_FSM_FFd3 to CPU/regfile/reg5_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y60.DQ      Tcko                  0.450   mem_arch/icache/cs_FSM_FFd3
                                                       mem_arch/icache/cs_FSM_FFd3
    SLICE_X67Y85.A3      net (fanout=236)      4.299   mem_arch/icache/cs_FSM_FFd3
    SLICE_X67Y85.A       Tilo                  0.094   mem_arch/af_addr_din<9>
                                                       mem_arch/req_con/addr_din<0>11
    SLICE_X45Y58.C5      net (fanout=155)      2.110   mem_arch/req_con/N0
    SLICE_X45Y58.C       Tilo                  0.094   mem_arch/wdf_full
                                                       mem_arch/req_con/d_wdf_full1
    SLICE_X69Y89.B1      net (fanout=1)        2.778   mem_arch/d_af_full
    SLICE_X69Y89.B       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A5      net (fanout=1)        0.224   mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In120
    SLICE_X77Y66.D4      net (fanout=264)      3.209   mem_arch/dcache/cs_FSM_FFd3-In
    SLICE_X77Y66.D       Tilo                  0.094   mem_arch/icache/cs_FSM_FFd1
                                                       mem_arch/stall1
    SLICE_X92Y47.B2      net (fanout=72)       2.136   GPIO_LED_2_OBUF
    SLICE_X92Y47.B       Tilo                  0.094   CPU/regfile/mux57_82
                                                       CPU/_and00001
    SLICE_X90Y41.D1      net (fanout=31)       1.778   CPU/_and0000
    SLICE_X90Y41.D       Tilo                  0.094   CPU/regfile/reg28<23>
                                                       CPU/regfile/reg5_not00011
    SLICE_X106Y41.CE     net (fanout=8)        2.110   CPU/regfile/reg5_not0001
    SLICE_X106Y41.CLK    Tceck                 0.229   CPU/regfile/reg5<15>
                                                       CPU/regfile/reg5_12
    -------------------------------------------------  ---------------------------
    Total                                     19.981ns (1.337ns logic, 18.644ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          CPU/regfile/reg5_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.095ns (Levels of Logic = 6)
  Clock Path Skew:      -0.191ns (1.502 - 1.693)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to CPU/regfile/reg5_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y27.FULL    Trcko_FULL            1.030   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                       mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X45Y58.C4      net (fanout=12)       5.037   mem_arch/af_full
    SLICE_X45Y58.C       Tilo                  0.094   mem_arch/wdf_full
                                                       mem_arch/req_con/d_wdf_full1
    SLICE_X69Y89.B1      net (fanout=1)        2.778   mem_arch/d_af_full
    SLICE_X69Y89.B       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A5      net (fanout=1)        0.224   mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In120
    SLICE_X77Y66.D4      net (fanout=264)      3.209   mem_arch/dcache/cs_FSM_FFd3-In
    SLICE_X77Y66.D       Tilo                  0.094   mem_arch/icache/cs_FSM_FFd1
                                                       mem_arch/stall1
    SLICE_X92Y47.B2      net (fanout=72)       2.136   GPIO_LED_2_OBUF
    SLICE_X92Y47.B       Tilo                  0.094   CPU/regfile/mux57_82
                                                       CPU/_and00001
    SLICE_X90Y41.D1      net (fanout=31)       1.778   CPU/_and0000
    SLICE_X90Y41.D       Tilo                  0.094   CPU/regfile/reg28<23>
                                                       CPU/regfile/reg5_not00011
    SLICE_X106Y41.CE     net (fanout=8)        2.110   CPU/regfile/reg5_not0001
    SLICE_X106Y41.CLK    Tceck                 0.229   CPU/regfile/reg5<15>
                                                       CPU/regfile/reg5_12
    -------------------------------------------------  ---------------------------
    Total                                     19.095ns (1.823ns logic, 17.272ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          CPU/regfile/reg5_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.253ns (Levels of Logic = 8)
  Clock Path Skew:      -0.117ns (1.502 - 1.619)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to CPU/regfile/reg5_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADOL3 Trcko_DO              2.180   mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    SLICE_X86Y101.B1     net (fanout=2)        1.458   mem_arch/dcache/tag_line_out_padded2<3>
    SLICE_X86Y101.COUT   Topcyb                0.501   mem_arch/dcache/Mcompar_tag_equal2_cy<3>
                                                       mem_arch/dcache/Mcompar_tag_equal2_lut<1>
                                                       mem_arch/dcache/Mcompar_tag_equal2_cy<3>
    SLICE_X86Y102.CIN    net (fanout=1)        0.000   mem_arch/dcache/Mcompar_tag_equal2_cy<3>
    SLICE_X86Y102.CMUX   Tcinc                 0.352   mem_arch/dcache/tag_equal2
                                                       mem_arch/dcache/Mcompar_tag_equal2_cy<6>
    SLICE_X77Y94.A1      net (fanout=45)       2.066   mem_arch/dcache/tag_equal2
    SLICE_X77Y94.A       Tilo                  0.094   mem_arch/dcache/N111
                                                       mem_arch/dcache/tag_hit21
    SLICE_X73Y89.C4      net (fanout=9)        0.838   mem_arch/dcache/tag_hit2
    SLICE_X73Y89.C       Tilo                  0.094   mem_arch/dcache/write_miss_hold2_and0000
                                                       mem_arch/dcache/cs_FSM_FFd3-In132
    SLICE_X69Y89.A3      net (fanout=2)        0.832   mem_arch/dcache/cs_FSM_N10
    SLICE_X69Y89.A       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In120
    SLICE_X77Y66.D4      net (fanout=264)      3.209   mem_arch/dcache/cs_FSM_FFd3-In
    SLICE_X77Y66.D       Tilo                  0.094   mem_arch/icache/cs_FSM_FFd1
                                                       mem_arch/stall1
    SLICE_X92Y47.B2      net (fanout=72)       2.136   GPIO_LED_2_OBUF
    SLICE_X92Y47.B       Tilo                  0.094   CPU/regfile/mux57_82
                                                       CPU/_and00001
    SLICE_X90Y41.D1      net (fanout=31)       1.778   CPU/_and0000
    SLICE_X90Y41.D       Tilo                  0.094   CPU/regfile/reg28<23>
                                                       CPU/regfile/reg5_not00011
    SLICE_X106Y41.CE     net (fanout=8)        2.110   CPU/regfile/reg5_not0001
    SLICE_X106Y41.CLK    Tceck                 0.229   CPU/regfile/reg5<15>
                                                       CPU/regfile/reg5_12
    -------------------------------------------------  ---------------------------
    Total                                     18.253ns (3.826ns logic, 14.427ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point CPU/regfile/reg5_13 (SLICE_X106Y41.CE), 922 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/icache/cs_FSM_FFd3 (FF)
  Destination:          CPU/regfile/reg5_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.981ns (Levels of Logic = 7)
  Clock Path Skew:      0.214ns (1.502 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/icache/cs_FSM_FFd3 to CPU/regfile/reg5_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y60.DQ      Tcko                  0.450   mem_arch/icache/cs_FSM_FFd3
                                                       mem_arch/icache/cs_FSM_FFd3
    SLICE_X67Y85.A3      net (fanout=236)      4.299   mem_arch/icache/cs_FSM_FFd3
    SLICE_X67Y85.A       Tilo                  0.094   mem_arch/af_addr_din<9>
                                                       mem_arch/req_con/addr_din<0>11
    SLICE_X45Y58.C5      net (fanout=155)      2.110   mem_arch/req_con/N0
    SLICE_X45Y58.C       Tilo                  0.094   mem_arch/wdf_full
                                                       mem_arch/req_con/d_wdf_full1
    SLICE_X69Y89.B1      net (fanout=1)        2.778   mem_arch/d_af_full
    SLICE_X69Y89.B       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A5      net (fanout=1)        0.224   mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In120
    SLICE_X77Y66.D4      net (fanout=264)      3.209   mem_arch/dcache/cs_FSM_FFd3-In
    SLICE_X77Y66.D       Tilo                  0.094   mem_arch/icache/cs_FSM_FFd1
                                                       mem_arch/stall1
    SLICE_X92Y47.B2      net (fanout=72)       2.136   GPIO_LED_2_OBUF
    SLICE_X92Y47.B       Tilo                  0.094   CPU/regfile/mux57_82
                                                       CPU/_and00001
    SLICE_X90Y41.D1      net (fanout=31)       1.778   CPU/_and0000
    SLICE_X90Y41.D       Tilo                  0.094   CPU/regfile/reg28<23>
                                                       CPU/regfile/reg5_not00011
    SLICE_X106Y41.CE     net (fanout=8)        2.110   CPU/regfile/reg5_not0001
    SLICE_X106Y41.CLK    Tceck                 0.229   CPU/regfile/reg5<15>
                                                       CPU/regfile/reg5_13
    -------------------------------------------------  ---------------------------
    Total                                     19.981ns (1.337ns logic, 18.644ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          CPU/regfile/reg5_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.095ns (Levels of Logic = 6)
  Clock Path Skew:      -0.191ns (1.502 - 1.693)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to CPU/regfile/reg5_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y27.FULL    Trcko_FULL            1.030   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                       mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X45Y58.C4      net (fanout=12)       5.037   mem_arch/af_full
    SLICE_X45Y58.C       Tilo                  0.094   mem_arch/wdf_full
                                                       mem_arch/req_con/d_wdf_full1
    SLICE_X69Y89.B1      net (fanout=1)        2.778   mem_arch/d_af_full
    SLICE_X69Y89.B       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A5      net (fanout=1)        0.224   mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In120
    SLICE_X77Y66.D4      net (fanout=264)      3.209   mem_arch/dcache/cs_FSM_FFd3-In
    SLICE_X77Y66.D       Tilo                  0.094   mem_arch/icache/cs_FSM_FFd1
                                                       mem_arch/stall1
    SLICE_X92Y47.B2      net (fanout=72)       2.136   GPIO_LED_2_OBUF
    SLICE_X92Y47.B       Tilo                  0.094   CPU/regfile/mux57_82
                                                       CPU/_and00001
    SLICE_X90Y41.D1      net (fanout=31)       1.778   CPU/_and0000
    SLICE_X90Y41.D       Tilo                  0.094   CPU/regfile/reg28<23>
                                                       CPU/regfile/reg5_not00011
    SLICE_X106Y41.CE     net (fanout=8)        2.110   CPU/regfile/reg5_not0001
    SLICE_X106Y41.CLK    Tceck                 0.229   CPU/regfile/reg5<15>
                                                       CPU/regfile/reg5_13
    -------------------------------------------------  ---------------------------
    Total                                     19.095ns (1.823ns logic, 17.272ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          CPU/regfile/reg5_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.253ns (Levels of Logic = 8)
  Clock Path Skew:      -0.117ns (1.502 - 1.619)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to CPU/regfile/reg5_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADOL3 Trcko_DO              2.180   mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    SLICE_X86Y101.B1     net (fanout=2)        1.458   mem_arch/dcache/tag_line_out_padded2<3>
    SLICE_X86Y101.COUT   Topcyb                0.501   mem_arch/dcache/Mcompar_tag_equal2_cy<3>
                                                       mem_arch/dcache/Mcompar_tag_equal2_lut<1>
                                                       mem_arch/dcache/Mcompar_tag_equal2_cy<3>
    SLICE_X86Y102.CIN    net (fanout=1)        0.000   mem_arch/dcache/Mcompar_tag_equal2_cy<3>
    SLICE_X86Y102.CMUX   Tcinc                 0.352   mem_arch/dcache/tag_equal2
                                                       mem_arch/dcache/Mcompar_tag_equal2_cy<6>
    SLICE_X77Y94.A1      net (fanout=45)       2.066   mem_arch/dcache/tag_equal2
    SLICE_X77Y94.A       Tilo                  0.094   mem_arch/dcache/N111
                                                       mem_arch/dcache/tag_hit21
    SLICE_X73Y89.C4      net (fanout=9)        0.838   mem_arch/dcache/tag_hit2
    SLICE_X73Y89.C       Tilo                  0.094   mem_arch/dcache/write_miss_hold2_and0000
                                                       mem_arch/dcache/cs_FSM_FFd3-In132
    SLICE_X69Y89.A3      net (fanout=2)        0.832   mem_arch/dcache/cs_FSM_N10
    SLICE_X69Y89.A       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In120
    SLICE_X77Y66.D4      net (fanout=264)      3.209   mem_arch/dcache/cs_FSM_FFd3-In
    SLICE_X77Y66.D       Tilo                  0.094   mem_arch/icache/cs_FSM_FFd1
                                                       mem_arch/stall1
    SLICE_X92Y47.B2      net (fanout=72)       2.136   GPIO_LED_2_OBUF
    SLICE_X92Y47.B       Tilo                  0.094   CPU/regfile/mux57_82
                                                       CPU/_and00001
    SLICE_X90Y41.D1      net (fanout=31)       1.778   CPU/_and0000
    SLICE_X90Y41.D       Tilo                  0.094   CPU/regfile/reg28<23>
                                                       CPU/regfile/reg5_not00011
    SLICE_X106Y41.CE     net (fanout=8)        2.110   CPU/regfile/reg5_not0001
    SLICE_X106Y41.CLK    Tceck                 0.229   CPU/regfile/reg5<15>
                                                       CPU/regfile/reg5_13
    -------------------------------------------------  ---------------------------
    Total                                     18.253ns (3.826ns logic, 14.427ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point CPU/regfile/reg5_14 (SLICE_X106Y41.CE), 922 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/icache/cs_FSM_FFd3 (FF)
  Destination:          CPU/regfile/reg5_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.981ns (Levels of Logic = 7)
  Clock Path Skew:      0.214ns (1.502 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/icache/cs_FSM_FFd3 to CPU/regfile/reg5_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y60.DQ      Tcko                  0.450   mem_arch/icache/cs_FSM_FFd3
                                                       mem_arch/icache/cs_FSM_FFd3
    SLICE_X67Y85.A3      net (fanout=236)      4.299   mem_arch/icache/cs_FSM_FFd3
    SLICE_X67Y85.A       Tilo                  0.094   mem_arch/af_addr_din<9>
                                                       mem_arch/req_con/addr_din<0>11
    SLICE_X45Y58.C5      net (fanout=155)      2.110   mem_arch/req_con/N0
    SLICE_X45Y58.C       Tilo                  0.094   mem_arch/wdf_full
                                                       mem_arch/req_con/d_wdf_full1
    SLICE_X69Y89.B1      net (fanout=1)        2.778   mem_arch/d_af_full
    SLICE_X69Y89.B       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A5      net (fanout=1)        0.224   mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In120
    SLICE_X77Y66.D4      net (fanout=264)      3.209   mem_arch/dcache/cs_FSM_FFd3-In
    SLICE_X77Y66.D       Tilo                  0.094   mem_arch/icache/cs_FSM_FFd1
                                                       mem_arch/stall1
    SLICE_X92Y47.B2      net (fanout=72)       2.136   GPIO_LED_2_OBUF
    SLICE_X92Y47.B       Tilo                  0.094   CPU/regfile/mux57_82
                                                       CPU/_and00001
    SLICE_X90Y41.D1      net (fanout=31)       1.778   CPU/_and0000
    SLICE_X90Y41.D       Tilo                  0.094   CPU/regfile/reg28<23>
                                                       CPU/regfile/reg5_not00011
    SLICE_X106Y41.CE     net (fanout=8)        2.110   CPU/regfile/reg5_not0001
    SLICE_X106Y41.CLK    Tceck                 0.229   CPU/regfile/reg5<15>
                                                       CPU/regfile/reg5_14
    -------------------------------------------------  ---------------------------
    Total                                     19.981ns (1.337ns logic, 18.644ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          CPU/regfile/reg5_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.095ns (Levels of Logic = 6)
  Clock Path Skew:      -0.191ns (1.502 - 1.693)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to CPU/regfile/reg5_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y27.FULL    Trcko_FULL            1.030   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                       mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X45Y58.C4      net (fanout=12)       5.037   mem_arch/af_full
    SLICE_X45Y58.C       Tilo                  0.094   mem_arch/wdf_full
                                                       mem_arch/req_con/d_wdf_full1
    SLICE_X69Y89.B1      net (fanout=1)        2.778   mem_arch/d_af_full
    SLICE_X69Y89.B       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A5      net (fanout=1)        0.224   mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In120
    SLICE_X77Y66.D4      net (fanout=264)      3.209   mem_arch/dcache/cs_FSM_FFd3-In
    SLICE_X77Y66.D       Tilo                  0.094   mem_arch/icache/cs_FSM_FFd1
                                                       mem_arch/stall1
    SLICE_X92Y47.B2      net (fanout=72)       2.136   GPIO_LED_2_OBUF
    SLICE_X92Y47.B       Tilo                  0.094   CPU/regfile/mux57_82
                                                       CPU/_and00001
    SLICE_X90Y41.D1      net (fanout=31)       1.778   CPU/_and0000
    SLICE_X90Y41.D       Tilo                  0.094   CPU/regfile/reg28<23>
                                                       CPU/regfile/reg5_not00011
    SLICE_X106Y41.CE     net (fanout=8)        2.110   CPU/regfile/reg5_not0001
    SLICE_X106Y41.CLK    Tceck                 0.229   CPU/regfile/reg5<15>
                                                       CPU/regfile/reg5_14
    -------------------------------------------------  ---------------------------
    Total                                     19.095ns (1.823ns logic, 17.272ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          CPU/regfile/reg5_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.253ns (Levels of Logic = 8)
  Clock Path Skew:      -0.117ns (1.502 - 1.619)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to CPU/regfile/reg5_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADOL3 Trcko_DO              2.180   mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    SLICE_X86Y101.B1     net (fanout=2)        1.458   mem_arch/dcache/tag_line_out_padded2<3>
    SLICE_X86Y101.COUT   Topcyb                0.501   mem_arch/dcache/Mcompar_tag_equal2_cy<3>
                                                       mem_arch/dcache/Mcompar_tag_equal2_lut<1>
                                                       mem_arch/dcache/Mcompar_tag_equal2_cy<3>
    SLICE_X86Y102.CIN    net (fanout=1)        0.000   mem_arch/dcache/Mcompar_tag_equal2_cy<3>
    SLICE_X86Y102.CMUX   Tcinc                 0.352   mem_arch/dcache/tag_equal2
                                                       mem_arch/dcache/Mcompar_tag_equal2_cy<6>
    SLICE_X77Y94.A1      net (fanout=45)       2.066   mem_arch/dcache/tag_equal2
    SLICE_X77Y94.A       Tilo                  0.094   mem_arch/dcache/N111
                                                       mem_arch/dcache/tag_hit21
    SLICE_X73Y89.C4      net (fanout=9)        0.838   mem_arch/dcache/tag_hit2
    SLICE_X73Y89.C       Tilo                  0.094   mem_arch/dcache/write_miss_hold2_and0000
                                                       mem_arch/dcache/cs_FSM_FFd3-In132
    SLICE_X69Y89.A3      net (fanout=2)        0.832   mem_arch/dcache/cs_FSM_N10
    SLICE_X69Y89.A       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In120
    SLICE_X77Y66.D4      net (fanout=264)      3.209   mem_arch/dcache/cs_FSM_FFd3-In
    SLICE_X77Y66.D       Tilo                  0.094   mem_arch/icache/cs_FSM_FFd1
                                                       mem_arch/stall1
    SLICE_X92Y47.B2      net (fanout=72)       2.136   GPIO_LED_2_OBUF
    SLICE_X92Y47.B       Tilo                  0.094   CPU/regfile/mux57_82
                                                       CPU/_and00001
    SLICE_X90Y41.D1      net (fanout=31)       1.778   CPU/_and0000
    SLICE_X90Y41.D       Tilo                  0.094   CPU/regfile/reg28<23>
                                                       CPU/regfile/reg5_not00011
    SLICE_X106Y41.CE     net (fanout=8)        2.110   CPU/regfile/reg5_not0001
    SLICE_X106Y41.CLK    Tceck                 0.229   CPU/regfile/reg5<15>
                                                       CPU/regfile/reg5_14
    -------------------------------------------------  ---------------------------
    Total                                     18.253ns (3.826ns logic, 14.427ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point CPU/regfile/reg5_15 (SLICE_X106Y41.CE), 922 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/icache/cs_FSM_FFd3 (FF)
  Destination:          CPU/regfile/reg5_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.981ns (Levels of Logic = 7)
  Clock Path Skew:      0.214ns (1.502 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/icache/cs_FSM_FFd3 to CPU/regfile/reg5_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y60.DQ      Tcko                  0.450   mem_arch/icache/cs_FSM_FFd3
                                                       mem_arch/icache/cs_FSM_FFd3
    SLICE_X67Y85.A3      net (fanout=236)      4.299   mem_arch/icache/cs_FSM_FFd3
    SLICE_X67Y85.A       Tilo                  0.094   mem_arch/af_addr_din<9>
                                                       mem_arch/req_con/addr_din<0>11
    SLICE_X45Y58.C5      net (fanout=155)      2.110   mem_arch/req_con/N0
    SLICE_X45Y58.C       Tilo                  0.094   mem_arch/wdf_full
                                                       mem_arch/req_con/d_wdf_full1
    SLICE_X69Y89.B1      net (fanout=1)        2.778   mem_arch/d_af_full
    SLICE_X69Y89.B       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A5      net (fanout=1)        0.224   mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In120
    SLICE_X77Y66.D4      net (fanout=264)      3.209   mem_arch/dcache/cs_FSM_FFd3-In
    SLICE_X77Y66.D       Tilo                  0.094   mem_arch/icache/cs_FSM_FFd1
                                                       mem_arch/stall1
    SLICE_X92Y47.B2      net (fanout=72)       2.136   GPIO_LED_2_OBUF
    SLICE_X92Y47.B       Tilo                  0.094   CPU/regfile/mux57_82
                                                       CPU/_and00001
    SLICE_X90Y41.D1      net (fanout=31)       1.778   CPU/_and0000
    SLICE_X90Y41.D       Tilo                  0.094   CPU/regfile/reg28<23>
                                                       CPU/regfile/reg5_not00011
    SLICE_X106Y41.CE     net (fanout=8)        2.110   CPU/regfile/reg5_not0001
    SLICE_X106Y41.CLK    Tceck                 0.229   CPU/regfile/reg5<15>
                                                       CPU/regfile/reg5_15
    -------------------------------------------------  ---------------------------
    Total                                     19.981ns (1.337ns logic, 18.644ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          CPU/regfile/reg5_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.095ns (Levels of Logic = 6)
  Clock Path Skew:      -0.191ns (1.502 - 1.693)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to CPU/regfile/reg5_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y27.FULL    Trcko_FULL            1.030   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                       mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X45Y58.C4      net (fanout=12)       5.037   mem_arch/af_full
    SLICE_X45Y58.C       Tilo                  0.094   mem_arch/wdf_full
                                                       mem_arch/req_con/d_wdf_full1
    SLICE_X69Y89.B1      net (fanout=1)        2.778   mem_arch/d_af_full
    SLICE_X69Y89.B       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A5      net (fanout=1)        0.224   mem_arch/dcache/cs_FSM_FFd3-In43
    SLICE_X69Y89.A       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In120
    SLICE_X77Y66.D4      net (fanout=264)      3.209   mem_arch/dcache/cs_FSM_FFd3-In
    SLICE_X77Y66.D       Tilo                  0.094   mem_arch/icache/cs_FSM_FFd1
                                                       mem_arch/stall1
    SLICE_X92Y47.B2      net (fanout=72)       2.136   GPIO_LED_2_OBUF
    SLICE_X92Y47.B       Tilo                  0.094   CPU/regfile/mux57_82
                                                       CPU/_and00001
    SLICE_X90Y41.D1      net (fanout=31)       1.778   CPU/_and0000
    SLICE_X90Y41.D       Tilo                  0.094   CPU/regfile/reg28<23>
                                                       CPU/regfile/reg5_not00011
    SLICE_X106Y41.CE     net (fanout=8)        2.110   CPU/regfile/reg5_not0001
    SLICE_X106Y41.CLK    Tceck                 0.229   CPU/regfile/reg5<15>
                                                       CPU/regfile/reg5_15
    -------------------------------------------------  ---------------------------
    Total                                     19.095ns (1.823ns logic, 17.272ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          CPU/regfile/reg5_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.253ns (Levels of Logic = 8)
  Clock Path Skew:      -0.117ns (1.502 - 1.619)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to CPU/regfile/reg5_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADOL3 Trcko_DO              2.180   mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    SLICE_X86Y101.B1     net (fanout=2)        1.458   mem_arch/dcache/tag_line_out_padded2<3>
    SLICE_X86Y101.COUT   Topcyb                0.501   mem_arch/dcache/Mcompar_tag_equal2_cy<3>
                                                       mem_arch/dcache/Mcompar_tag_equal2_lut<1>
                                                       mem_arch/dcache/Mcompar_tag_equal2_cy<3>
    SLICE_X86Y102.CIN    net (fanout=1)        0.000   mem_arch/dcache/Mcompar_tag_equal2_cy<3>
    SLICE_X86Y102.CMUX   Tcinc                 0.352   mem_arch/dcache/tag_equal2
                                                       mem_arch/dcache/Mcompar_tag_equal2_cy<6>
    SLICE_X77Y94.A1      net (fanout=45)       2.066   mem_arch/dcache/tag_equal2
    SLICE_X77Y94.A       Tilo                  0.094   mem_arch/dcache/N111
                                                       mem_arch/dcache/tag_hit21
    SLICE_X73Y89.C4      net (fanout=9)        0.838   mem_arch/dcache/tag_hit2
    SLICE_X73Y89.C       Tilo                  0.094   mem_arch/dcache/write_miss_hold2_and0000
                                                       mem_arch/dcache/cs_FSM_FFd3-In132
    SLICE_X69Y89.A3      net (fanout=2)        0.832   mem_arch/dcache/cs_FSM_N10
    SLICE_X69Y89.A       Tilo                  0.094   mem_arch/dcache/cs_FSM_FFd3
                                                       mem_arch/dcache/cs_FSM_FFd3-In120
    SLICE_X77Y66.D4      net (fanout=264)      3.209   mem_arch/dcache/cs_FSM_FFd3-In
    SLICE_X77Y66.D       Tilo                  0.094   mem_arch/icache/cs_FSM_FFd1
                                                       mem_arch/stall1
    SLICE_X92Y47.B2      net (fanout=72)       2.136   GPIO_LED_2_OBUF
    SLICE_X92Y47.B       Tilo                  0.094   CPU/regfile/mux57_82
                                                       CPU/_and00001
    SLICE_X90Y41.D1      net (fanout=31)       1.778   CPU/_and0000
    SLICE_X90Y41.D       Tilo                  0.094   CPU/regfile/reg28<23>
                                                       CPU/regfile/reg5_not00011
    SLICE_X106Y41.CE     net (fanout=8)        2.110   CPU/regfile/reg5_not0001
    SLICE_X106Y41.CLK    Tceck                 0.229   CPU/regfile/reg5<15>
                                                       CPU/regfile/reg5_15
    -------------------------------------------------  ---------------------------
    Total                                     18.253ns (3.826ns logic, 14.427ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/pip1/out_P_PC_7 (SLICE_X90Y59.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/currPC_7 (FF)
  Destination:          CPU/pip1/out_P_PC_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.680 - 0.598)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/currPC_7 to CPU/pip1/out_P_PC_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y59.DQ      Tcko                  0.414   CPU/currPC<7>
                                                       CPU/currPC_7
    SLICE_X90Y59.D6      net (fanout=2)        0.279   CPU/currPC<7>
    SLICE_X90Y59.CLK     Tah         (-Th)     0.195   CPU/pip1/out_P_PC<7>
                                                       CPU/pip1/out_P_PC_mux0000<24>1
                                                       CPU/pip1/out_P_PC_7
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.219ns logic, 0.279ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pip1/out_P_PC_6 (SLICE_X90Y59.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/currPC_6 (FF)
  Destination:          CPU/pip1/out_P_PC_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.680 - 0.598)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/currPC_6 to CPU/pip1/out_P_PC_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y59.CQ      Tcko                  0.414   CPU/currPC<7>
                                                       CPU/currPC_6
    SLICE_X90Y59.C6      net (fanout=2)        0.290   CPU/currPC<6>
    SLICE_X90Y59.CLK     Tah         (-Th)     0.195   CPU/pip1/out_P_PC<7>
                                                       CPU/pip1/out_P_PC_mux0000<25>1
                                                       CPU/pip1/out_P_PC_6
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.219ns logic, 0.290ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_236 (SLICE_X68Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_108 (FF)
  Destination:          mem_arch/icache/active_data_line_236 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.525 - 0.486)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_108 to mem_arch/icache/active_data_line_236
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y59.AQ      Tcko                  0.414   mem_arch/icache/first_read<111>
                                                       mem_arch/icache/first_read_108
    SLICE_X68Y59.A6      net (fanout=2)        0.277   mem_arch/icache/first_read<108>
    SLICE_X68Y59.CLK     Tah         (-Th)     0.219   mem_arch/icache/active_data_line<239>
                                                       mem_arch/icache/active_data_line_mux0000<236>1
                                                       mem_arch/icache/active_data_line_236
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.195ns logic, 0.277ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/addr_hold_8 (SLICE_X86Y56.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/pip2/out2_alu_result_8 (FF)
  Destination:          mem_arch/icache/addr_hold_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.649 - 0.563)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/pip2/out2_alu_result_8 to mem_arch/icache/addr_hold_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y56.CQ      Tcko                  0.414   CPU/pip2/out2_alu_result<9>
                                                       CPU/pip2/out2_alu_result_8
    SLICE_X86Y56.C6      net (fanout=3)        0.301   CPU/pip2/out2_alu_result<8>
    SLICE_X86Y56.CLK     Tah         (-Th)     0.195   mem_arch/icache/addr_hold<9>
                                                       CPU/icache_addr<8>1
                                                       mem_arch/icache/addr_hold_8
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.219ns logic, 0.301ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pip1/out_P_PC_29 (SLICE_X87Y57.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/currPC_29 (FF)
  Destination:          CPU/pip1/out_P_PC_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.624 - 0.570)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/currPC_29 to CPU/pip1/out_P_PC_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y57.BQ      Tcko                  0.414   CPU/currPC<31>
                                                       CPU/currPC_29
    SLICE_X87Y57.B6      net (fanout=2)        0.270   CPU/currPC<29>
    SLICE_X87Y57.CLK     Tah         (-Th)     0.196   CPU/pip1/out_P_PC<31>
                                                       CPU/pip1/out_P_PC_mux0000<2>1
                                                       CPU/pip1/out_P_PC_29
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.218ns logic, 0.270ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_239 (SLICE_X68Y59.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_111 (FF)
  Destination:          mem_arch/icache/active_data_line_239 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.525 - 0.486)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_111 to mem_arch/icache/active_data_line_239
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y59.DQ      Tcko                  0.414   mem_arch/icache/first_read<111>
                                                       mem_arch/icache/first_read_111
    SLICE_X68Y59.D6      net (fanout=2)        0.282   mem_arch/icache/first_read<111>
    SLICE_X68Y59.CLK     Tah         (-Th)     0.216   mem_arch/icache/active_data_line<239>
                                                       mem_arch/icache/active_data_line_mux0000<239>1
                                                       mem_arch/icache/active_data_line_239
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.198ns logic, 0.282ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/dcache/active_data_line_177 (SLICE_X47Y61.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/dcache/first_read_49 (FF)
  Destination:          mem_arch/dcache/active_data_line_177 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.541 - 0.500)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/dcache/first_read_49 to mem_arch/dcache/active_data_line_177
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y61.BQ      Tcko                  0.414   mem_arch/dcache/first_read<51>
                                                       mem_arch/dcache/first_read_49
    SLICE_X47Y61.B6      net (fanout=2)        0.270   mem_arch/dcache/first_read<49>
    SLICE_X47Y61.CLK     Tah         (-Th)     0.196   mem_arch/dcache/active_data_line<179>
                                                       mem_arch/dcache/active_data_line_mux0000<177>1
                                                       mem_arch/dcache/active_data_line_177
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.218ns logic, 0.270ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/currPC_7 (SLICE_X89Y59.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/P_PC_7 (FF)
  Destination:          CPU/currPC_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 0)
  Clock Path Skew:      0.213ns (1.479 - 1.266)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/P_PC_7 to CPU/currPC_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y65.DQ      Tcko                  0.414   CPU/P_PC<7>
                                                       CPU/P_PC_7
    SLICE_X89Y59.DX      net (fanout=12)       0.466   CPU/P_PC<7>
    SLICE_X89Y59.CLK     Tckdi       (-Th)     0.219   CPU/currPC<7>
                                                       CPU/currPC_7
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.195ns logic, 0.466ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pip2/out2_inst_4 (SLICE_X96Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/pip1/out_inst_4 (FF)
  Destination:          CPU/pip2/out2_inst_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.674 - 0.650)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/pip1/out_inst_4 to CPU/pip2/out2_inst_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y62.AQ      Tcko                  0.414   CPU/pip1/out_inst<7>
                                                       CPU/pip1/out_inst_4
    SLICE_X96Y62.A6      net (fanout=4)        0.284   CPU/pip1/out_inst<4>
    SLICE_X96Y62.CLK     Tah         (-Th)     0.219   CPU/pip2/out2_inst<7>
                                                       CPU/pip2/out2_inst_mux0000<27>1
                                                       CPU/pip2/out2_inst_4
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/dcache/active_data_line_129 (SLICE_X42Y52.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/dcache/first_read_1 (FF)
  Destination:          mem_arch/dcache/active_data_line_129 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.515ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.545 - 0.486)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/dcache/first_read_1 to mem_arch/dcache/active_data_line_129
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y52.BQ      Tcko                  0.433   mem_arch/dcache/first_read<3>
                                                       mem_arch/dcache/first_read_1
    SLICE_X42Y52.B6      net (fanout=2)        0.278   mem_arch/dcache/first_read<1>
    SLICE_X42Y52.CLK     Tah         (-Th)     0.196   mem_arch/dcache/active_data_line<131>
                                                       mem_arch/dcache/active_data_line_mux0000<129>1
                                                       mem_arch/dcache/active_data_line_129
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (0.237ns logic, 0.278ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X36Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    SLICE_X36Y72.CX      net (fanout=1)        0.814   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<13>
    SLICE_X36Y72.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X40Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    SLICE_X40Y72.CX      net (fanout=1)        0.814   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<1>
    SLICE_X40Y72.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X34Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y72.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    SLICE_X34Y72.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<17>
    SLICE_X34Y72.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X38Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    SLICE_X38Y72.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<5>
    SLICE_X38Y72.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X39Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    SLICE_X39Y72.CX      net (fanout=1)        0.800   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<9>
    SLICE_X39Y72.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.454ns logic, 0.800ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (SLICE_X38Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.096ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.520 - 0.523)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    SLICE_X38Y72.AX      net (fanout=1)        0.633   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
    SLICE_X38Y72.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.463ns logic, 0.633ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X29Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.069ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.551 - 0.576)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X29Y72.AX      net (fanout=1)        0.627   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X29Y72.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (0.442ns logic, 0.627ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X21Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.048ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.601 - 0.592)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X21Y72.DX      net (fanout=1)        0.596   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X21Y72.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      1.048ns (0.452ns logic, 0.596ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X34Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.978ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.536 - 0.540)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    SLICE_X34Y72.AX      net (fanout=1)        0.515   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
    SLICE_X34Y72.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.978ns (0.463ns logic, 0.515ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X39Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.922ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.125 - 0.161)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    SLICE_X39Y72.AX      net (fanout=1)        0.480   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
    SLICE_X39Y72.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.442ns logic, 0.480ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X29Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X29Y72.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X29Y72.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X39Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    SLICE_X39Y72.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<8>
    SLICE_X39Y72.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X36Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    SLICE_X36Y72.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<12>
    SLICE_X36Y72.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X40Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0
    SLICE_X40Y72.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<0>
    SLICE_X40Y72.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (SLICE_X39Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    SLICE_X39Y72.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<10>
    SLICE_X39Y72.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X36Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    SLICE_X36Y72.DX      net (fanout=1)        0.281   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<14>
    SLICE_X36Y72.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.203ns logic, 0.281ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (SLICE_X40Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    SLICE_X40Y72.DX      net (fanout=1)        0.281   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<2>
    SLICE_X40Y72.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.203ns logic, 0.281ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X34Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X34Y72.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X34Y72.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X38Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    SLICE_X38Y72.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<4>
    SLICE_X38Y72.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (SLICE_X38Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    SLICE_X38Y72.DX      net (fanout=1)        0.300   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<6>
    SLICE_X38Y72.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.195ns logic, 0.300ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk200_buf/I0
  Logical resource: clk200_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<24>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24/SR
  Location pin: SLICE_X21Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<24>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24/SR
  Location pin: SLICE_X21Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3607 paths analyzed, 2120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.885ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y13.ENARDENL), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.549ns (Levels of Logic = 1)
  Clock Path Skew:      -0.257ns (1.442 - 1.699)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X0Y8.EMPTY           Trcko_EMPTY           0.918   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                              mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X7Y57.A5              net (fanout=1)        1.288   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/emp<1>
    SLICE_X7Y57.A               Tilo                  0.094   mem_arch/wdf_valid
                                                              mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp1
    RAMB36_X0Y13.ENARDENL       net (fanout=4)        1.771   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp
    RAMB36_X0Y13.REGCLKARDRCLKU Trcck_RDEN            0.478   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                              mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    --------------------------------------------------------  ---------------------------
    Total                                             4.549ns (1.490ns logic, 3.059ns route)
                                                              (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.549ns (Levels of Logic = 1)
  Clock Path Skew:      -0.237ns (1.462 - 1.699)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X0Y8.EMPTY           Trcko_EMPTY           0.918   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                              mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X7Y57.A5              net (fanout=1)        1.288   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/emp<1>
    SLICE_X7Y57.A               Tilo                  0.094   mem_arch/wdf_valid
                                                              mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp1
    RAMB36_X0Y13.ENARDENL       net (fanout=4)        1.771   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp
    RAMB36_X0Y13.REGCLKARDRCLKL Trcck_RDEN            0.478   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                              mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    --------------------------------------------------------  ---------------------------
    Total                                             4.549ns (1.490ns logic, 3.059ns route)
                                                              (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.549ns (Levels of Logic = 1)
  Clock Path Skew:      -0.234ns (1.465 - 1.699)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y8.EMPTY       Trcko_EMPTY           0.918   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X7Y57.A5          net (fanout=1)        1.288   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/emp<1>
    SLICE_X7Y57.A           Tilo                  0.094   mem_arch/wdf_valid
                                                          mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp1
    RAMB36_X0Y13.ENARDENL   net (fanout=4)        1.771   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp
    RAMB36_X0Y13.CLKARDCLKU Trcck_RDEN            0.478   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.549ns (1.490ns logic, 3.059ns route)
                                                          (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r (SLICE_X33Y130.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.717ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.514 - 0.565)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y134.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X31Y118.B4     net (fanout=32)       2.380   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X31Y118.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X33Y130.SR     net (fanout=4)        1.248   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X33Y130.CLK    Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r
    -------------------------------------------------  ---------------------------
    Total                                      4.717ns (1.089ns logic, 3.628ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.220ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.514 - 0.551)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y133.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y118.B6     net (fanout=30)       1.883   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y118.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X33Y130.SR     net (fanout=4)        1.248   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X33Y130.CLK    Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (1.089ns logic, 3.131ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.514 - 0.551)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y133.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y118.B5     net (fanout=31)       1.651   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y118.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X33Y130.SR     net (fanout=4)        1.248   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X33Y130.CLK    Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.110ns logic, 2.899ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (SLICE_X31Y106.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.457ns (Levels of Logic = 1)
  Clock Path Skew:      -0.150ns (1.329 - 1.479)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y134.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X31Y118.B4     net (fanout=32)       2.380   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X31Y118.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X31Y106.DX     net (fanout=4)        0.948   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X31Y106.CLK    Tsrck                 0.585   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (1.129ns logic, 3.328ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.960ns (Levels of Logic = 1)
  Clock Path Skew:      -0.136ns (1.329 - 1.465)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y133.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y118.B6     net (fanout=30)       1.883   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y118.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X31Y106.DX     net (fanout=4)        0.948   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X31Y106.CLK    Tsrck                 0.585   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (1.129ns logic, 2.831ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 1)
  Clock Path Skew:      -0.136ns (1.329 - 1.465)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y133.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y118.B5     net (fanout=31)       1.651   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y118.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X31Y106.DX     net (fanout=4)        0.948   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X31Y106.CLK    Tsrck                 0.585   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (1.150ns logic, 2.599ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y15.ENARDENL), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 1)
  Clock Path Skew:      -0.232ns (1.467 - 1.699)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X0Y8.EMPTY           Trcko_EMPTY           0.918   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                              mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X7Y57.A5              net (fanout=1)        1.288   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/emp<1>
    SLICE_X7Y57.A               Tilo                  0.094   mem_arch/wdf_valid
                                                              mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp1
    RAMB36_X0Y15.ENARDENL       net (fanout=4)        1.590   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp
    RAMB36_X0Y15.REGCLKARDRCLKL Trcck_RDEN            0.478   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                              mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    --------------------------------------------------------  ---------------------------
    Total                                             4.368ns (1.490ns logic, 2.878ns route)
                                                              (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 1)
  Clock Path Skew:      -0.223ns (1.476 - 1.699)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X0Y8.EMPTY           Trcko_EMPTY           0.918   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                              mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X7Y57.A5              net (fanout=1)        1.288   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/emp<1>
    SLICE_X7Y57.A               Tilo                  0.094   mem_arch/wdf_valid
                                                              mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp1
    RAMB36_X0Y15.ENARDENL       net (fanout=4)        1.590   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp
    RAMB36_X0Y15.REGCLKARDRCLKU Trcck_RDEN            0.478   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                              mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    --------------------------------------------------------  ---------------------------
    Total                                             4.368ns (1.490ns logic, 2.878ns route)
                                                              (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 1)
  Clock Path Skew:      -0.213ns (1.486 - 1.699)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y8.EMPTY       Trcko_EMPTY           0.918   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X7Y57.A5          net (fanout=1)        1.288   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/emp<1>
    SLICE_X7Y57.A           Tilo                  0.094   mem_arch/wdf_valid
                                                          mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp1
    RAMB36_X0Y15.ENARDENL   net (fanout=4)        1.590   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp
    RAMB36_X0Y15.CLKARDCLKL Trcck_RDEN            0.478   mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.368ns (1.490ns logic, 2.878ns route)
                                                          (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y9.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.431ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (1.487 - 1.524)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y16.FULL      Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y66.A3        net (fanout=1)        1.426   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<2>
    SLICE_X27Y66.A         Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_4
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y9.ENBWRENL   net (fanout=4)        1.403   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y9.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.431ns (1.602ns logic, 2.829ns route)
                                                         (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.431ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (1.496 - 1.524)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y16.FULL      Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y66.A3        net (fanout=1)        1.426   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<2>
    SLICE_X27Y66.A         Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_4
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y9.ENBWRENL   net (fanout=4)        1.403   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y9.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.431ns (1.602ns logic, 2.829ns route)
                                                         (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.318ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.250 - 0.278)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y9.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y66.A6        net (fanout=1)        1.313   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X27Y66.A         Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_4
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y9.ENBWRENL   net (fanout=4)        1.403   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y9.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.318ns (1.602ns logic, 2.716ns route)
                                                         (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1 (SLICE_X26Y145.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (1.529 - 1.465)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y133.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y129.D2     net (fanout=31)       1.881   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y145.SR     net (fanout=5)        1.399   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y145.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (1.112ns logic, 3.280ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (1.529 - 1.465)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y133.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y129.D1     net (fanout=30)       1.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y145.SR     net (fanout=5)        1.399   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y145.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (1.091ns logic, 2.703ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (1.529 - 1.515)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y132.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X31Y129.D4     net (fanout=20)       0.572   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y145.SR     net (fanout=5)        1.399   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y145.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (1.091ns logic, 1.971ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2 (SLICE_X26Y145.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (1.529 - 1.465)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y133.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y129.D2     net (fanout=31)       1.881   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y145.SR     net (fanout=5)        1.399   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y145.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (1.112ns logic, 3.280ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (1.529 - 1.465)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y133.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y129.D1     net (fanout=30)       1.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y145.SR     net (fanout=5)        1.399   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y145.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (1.091ns logic, 2.703ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (1.529 - 1.515)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y132.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X31Y129.D4     net (fanout=20)       0.572   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y145.SR     net (fanout=5)        1.399   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y145.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (1.091ns logic, 1.971ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3 (SLICE_X26Y145.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (1.529 - 1.465)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y133.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y129.D2     net (fanout=31)       1.881   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y145.SR     net (fanout=5)        1.399   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y145.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (1.112ns logic, 3.280ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (1.529 - 1.465)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y133.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y129.D1     net (fanout=30)       1.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y145.SR     net (fanout=5)        1.399   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y145.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (1.091ns logic, 2.703ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (1.529 - 1.515)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y132.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X31Y129.D4     net (fanout=20)       0.572   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y145.SR     net (fanout=5)        1.399   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y145.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (1.091ns logic, 1.971ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5 (SLICE_X26Y146.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (1.526 - 1.465)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y133.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y129.D2     net (fanout=31)       1.881   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y146.SR     net (fanout=5)        1.396   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y146.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5
    -------------------------------------------------  ---------------------------
    Total                                      4.389ns (1.112ns logic, 3.277ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (1.526 - 1.465)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y133.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y129.D1     net (fanout=30)       1.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y146.SR     net (fanout=5)        1.396   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y146.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (1.091ns logic, 2.700ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.059ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.526 - 1.515)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y132.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X31Y129.D4     net (fanout=20)       0.572   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y146.SR     net (fanout=5)        1.396   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y146.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (1.091ns logic, 1.968ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6 (SLICE_X26Y146.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (1.526 - 1.465)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y133.AQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y129.D2     net (fanout=31)       1.881   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y146.SR     net (fanout=5)        1.396   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y146.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.389ns (1.112ns logic, 3.277ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (1.526 - 1.465)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y133.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y129.D1     net (fanout=30)       1.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y146.SR     net (fanout=5)        1.396   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y146.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (1.091ns logic, 2.700ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.059ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.526 - 1.515)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y132.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X31Y129.D4     net (fanout=20)       0.572   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X31Y129.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41
    SLICE_X26Y146.SR     net (fanout=5)        1.396   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004
    SLICE_X26Y146.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (1.091ns logic, 1.968ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2t_8 (SLICE_X32Y100.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_8 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2t_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 0)
  Clock Path Skew:      0.327ns (3.674 - 3.347)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_8 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2t_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y94.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1<8>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_8
    SLICE_X32Y100.CX     net (fanout=1)        0.453   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1<8>
    SLICE_X32Y100.CLK    Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2t<8>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2t_8
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.184ns logic, 0.453ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0 (SLICE_X20Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 0)
  Clock Path Skew:      0.253ns (3.754 - 3.501)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y102.CQ     Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r_0
    SLICE_X20Y105.AX     net (fanout=1)        0.559   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r<0>
    SLICE_X20Y105.CLK    Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.178ns logic, 0.559ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_36 (SLICE_X7Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.196ns (1.553 - 1.357)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.CQ       Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<37>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36
    SLICE_X7Y58.A5       net (fanout=1)        0.345   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<36>
    SLICE_X7Y58.CLK      Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_36_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_36
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.217ns logic, 0.345ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (SLICE_X16Y85.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 0)
  Clock Path Skew:      0.233ns (3.668 - 3.435)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y76.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7
    SLICE_X16Y85.DX      net (fanout=1)        0.633   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
    SLICE_X16Y85.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.184ns logic, 0.633ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux (SLICE_X16Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Clock Path Skew:      0.233ns (3.668 - 3.435)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y76.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4
    SLICE_X16Y85.AX      net (fanout=1)        0.642   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<4>
    SLICE_X16Y85.CLK     Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.178ns logic, 0.642ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_9 (SLICE_X29Y139.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.627 - 0.581)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_9 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y139.BQ     Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_9
    SLICE_X29Y139.BX     net (fanout=1)        0.279   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1<9>
    SLICE_X29Y139.CLK    Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_9
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.183ns logic, 0.279ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_24 (SLICE_X32Y142.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_24 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.572 - 0.528)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_24 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y142.BQ     Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1<24>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_24
    SLICE_X32Y142.AX     net (fanout=5)        0.286   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1<24>
    SLICE_X32Y142.CLK    Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<24>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_24
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.178ns logic, 0.286ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af (RAMB36_X1Y28.DIBDIL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 0)
  Clock Path Skew:      0.210ns (1.769 - 1.559)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y27.DOADOL7    Trcko_DO              0.380   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    RAMB36_X1Y28.DIBDIL7    net (fanout=1)        0.541   mem_arch/af_dout<14>
    RAMB36_X1Y28.CLKBWRCLKL Trckd_DI    (-Th)     0.286   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af
    ----------------------------------------------------  ---------------------------
    Total                                         0.635ns (0.094ns logic, 0.541ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af (RAMB36_X1Y28.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 0)
  Clock Path Skew:      0.210ns (1.769 - 1.559)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y27.DOADOL1    Trcko_DO              0.380   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    RAMB36_X1Y28.DIBDIL1    net (fanout=1)        0.541   mem_arch/af_dout<2>
    RAMB36_X1Y28.CLKBWRCLKL Trckd_DI    (-Th)     0.286   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af
    ----------------------------------------------------  ---------------------------
    Total                                         0.635ns (0.094ns logic, 0.541ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af (RAMB36_X1Y28.DIBDIL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 0)
  Clock Path Skew:      0.210ns (1.769 - 1.559)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y27.DOADOL13   Trcko_DO              0.380   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    RAMB36_X1Y28.DIBDIL13   net (fanout=1)        0.541   mem_arch/af_dout<26>
    RAMB36_X1Y28.CLKBWRCLKL Trckd_DI    (-Th)     0.286   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af
    ----------------------------------------------------  ---------------------------
    Total                                         0.635ns (0.094ns logic, 0.541ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: DDR2_CS_B_OBUF/REV
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR
  Location pin: OLOGIC_X0Y58.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 652 paths analyzed, 645 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.634ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (SLICE_X15Y87.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.949ns (Levels of Logic = 1)
  Clock Path Skew:      -0.328ns (3.408 - 3.736)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk90_g falling at 3.750ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y111.DQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X14Y102.A5     net (fanout=2)        1.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X14Y102.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001
    SLICE_X15Y87.AX      net (fanout=2)        1.033   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
    SLICE_X15Y87.CLK     Tdick                -0.003   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (0.541ns logic, 2.408ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.557ns (Levels of Logic = 1)
  Clock Path Skew:      -0.214ns (3.408 - 3.622)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g falling at 3.750ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X14Y102.A6     net (fanout=2)        0.962   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X14Y102.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001
    SLICE_X15Y87.AX      net (fanout=2)        1.033   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
    SLICE_X15Y87.CLK     Tdick                -0.003   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.562ns logic, 1.995ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_oddr_dq (OLOGIC_X0Y267.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_oddr_dq (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (1.561 - 1.454)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_oddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y73.DQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51
    OLOGIC_X0Y267.D1     net (fanout=1)        3.602   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<51>
    OLOGIC_X0Y267.CLK    Todck                 0.434   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/dq_out
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_oddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (0.884ns logic, 3.602ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (SLICE_X0Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.646ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (1.364 - 1.464)
  Source Clock:         clk90_g falling at 3.750ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.445   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270
    SLICE_X0Y79.SR       net (fanout=2)        0.654   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270
    SLICE_X0Y79.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.992ns logic, 0.654ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_oddr_dq (OLOGIC_X0Y272.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_oddr_dq (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.202ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.567 - 1.481)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_oddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y87.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<123>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121
    OLOGIC_X0Y272.D2     net (fanout=1)        3.318   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<121>
    OLOGIC_X0Y272.CLK    Todck                 0.434   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/dq_out
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_oddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      4.202ns (0.884ns logic, 3.318ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_oddr_dq (OLOGIC_X0Y252.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_113 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_oddr_dq (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.561 - 1.481)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_113 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_oddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y73.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<115>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_113
    OLOGIC_X0Y252.D2     net (fanout=1)        3.293   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<113>
    OLOGIC_X0Y252.CLK    Todck                 0.434   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/dq_out
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_oddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      4.177ns (0.884ns logic, 3.293ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_oddr_dq (OLOGIC_X0Y265.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_114 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_oddr_dq (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.559 - 1.481)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_114 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_oddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y73.BQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<115>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_114
    OLOGIC_X0Y265.D2     net (fanout=1)        3.238   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<114>
    OLOGIC_X0Y265.CLK    Todck                 0.434   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/dq_out
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_oddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (0.884ns logic, 3.238ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0 (SLICE_X1Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.483ns (Levels of Logic = 0)
  Clock Path Skew:      -0.055ns (0.675 - 0.730)
  Source Clock:         clk90_g falling at 3.750ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y82.AQ       Tcko                  0.445   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0
    SLICE_X1Y81.SR       net (fanout=1)        0.493   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<0>
    SLICE_X1Y81.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.990ns logic, 0.493ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_oddr_dq (OLOGIC_X0Y275.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_oddr_dq (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.568 - 1.481)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_oddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y87.BQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<123>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122
    OLOGIC_X0Y275.D2     net (fanout=1)        3.222   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<122>
    OLOGIC_X0Y275.CLK    Todck                 0.434   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/dq_out
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_oddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (0.884ns logic, 3.222ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm (OLOGIC_X0Y106.OCE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.493ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.710 - 0.730)
  Source Clock:         clk90_g falling at 3.750ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y58.DQ       Tcko                  0.445   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/dm_ce_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce
    OLOGIC_X0Y106.OCE    net (fanout=1)        0.825   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/dm_ce_r
    OLOGIC_X0Y106.CLK    Tooceck               0.223   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/dm_out
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (0.668ns logic, 0.825ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r (SLICE_X13Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.326ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (1.312 - 1.403)
  Source Clock:         clk90_g falling at 3.750ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y87.AQ      Tcko                  0.445   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    SLICE_X13Y73.AX      net (fanout=1)        0.889   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    SLICE_X13Y73.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (0.437ns logic, 0.889ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (SLICE_X5Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y61.AQ       Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X5Y61.BX       net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X5Y61.CLK      Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X23Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y68.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X23Y68.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X23Y68.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.183ns logic, 0.285ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (SLICE_X16Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y65.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X16Y65.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X16Y65.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12 (SLICE_X23Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y68.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11
    SLICE_X23Y68.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11
    SLICE_X23Y68.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (SLICE_X5Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y60.AQ       Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23
    SLICE_X5Y60.BX       net (fanout=7)        0.301   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<23>
    SLICE_X5Y60.CLK      Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.183ns logic, 0.301ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20 (SLICE_X16Y65.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y65.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19
    SLICE_X16Y65.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19
    SLICE_X16Y65.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.203ns logic, 0.282ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (SLICE_X18Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y67.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X18Y67.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X18Y67.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X22Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X22Y68.BX      net (fanout=1)        0.306   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X22Y68.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.183ns logic, 0.306ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (SLICE_X22Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y69.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X22Y69.BX      net (fanout=1)        0.306   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X22Y69.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.183ns logic, 0.306ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16 (SLICE_X18Y67.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y67.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15
    SLICE_X18Y67.DX      net (fanout=1)        0.302   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15
    SLICE_X18Y67.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.195ns logic, 0.302ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y66.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y68.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10989 paths analyzed, 3909 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.900ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (SLICE_X9Y103.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 1)
  Clock Path Skew:      -0.427ns (3.530 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X9Y118.D5      net (fanout=2)        2.073   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
    SLICE_X9Y118.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X9Y103.CX      net (fanout=2)        1.194   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X9Y103.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (0.548ns logic, 3.267ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.084ns (Levels of Logic = 1)
  Clock Path Skew:      -0.427ns (3.530 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X9Y118.D6      net (fanout=2)        1.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_rise
    SLICE_X9Y118.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X9Y103.CX      net (fanout=2)        1.194   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X9Y103.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.084ns (0.548ns logic, 2.536ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (SLICE_X9Y100.DX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 1)
  Clock Path Skew:      -0.403ns (3.535 - 3.938)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X8Y117.A1      net (fanout=2)        1.954   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_fall
    SLICE_X8Y117.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1
    SLICE_X9Y100.DX      net (fanout=2)        1.289   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
    SLICE_X9Y100.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (0.546ns logic, 3.243ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 1)
  Clock Path Skew:      -0.403ns (3.535 - 3.938)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X8Y117.A4      net (fanout=2)        1.443   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg2a_out_fall
    SLICE_X8Y117.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1
    SLICE_X9Y100.DX      net (fanout=2)        1.289   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
    SLICE_X9Y100.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (0.546ns logic, 2.732ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (SLICE_X9Y95.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.609ns (Levels of Logic = 1)
  Clock Path Skew:      -0.528ns (3.434 - 3.962)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X8Y102.D3      net (fanout=2)        2.062   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg2a_out_rise
    SLICE_X8Y102.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1
    SLICE_X9Y95.BX       net (fanout=2)        1.014   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
    SLICE_X9Y95.CLK      Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (0.533ns logic, 3.076ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 1)
  Clock Path Skew:      -0.528ns (3.434 - 3.962)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X8Y102.D4      net (fanout=2)        1.858   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
    SLICE_X8Y102.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1
    SLICE_X9Y95.BX       net (fanout=2)        1.014   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
    SLICE_X9Y95.CLK      Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (0.533ns logic, 2.872ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (SLICE_X8Y99.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.490ns (3.441 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X6Y112.A1      net (fanout=2)        2.083   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
    SLICE_X6Y112.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X8Y99.CX       net (fanout=2)        0.991   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X8Y99.CLK      Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (0.539ns logic, 3.074ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.277ns (Levels of Logic = 1)
  Clock Path Skew:      -0.490ns (3.441 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X6Y112.A2      net (fanout=2)        1.747   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg2a_out_rise
    SLICE_X6Y112.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X8Y99.CX       net (fanout=2)        0.991   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X8Y99.CLK      Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (0.539ns logic, 2.738ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49 (SLICE_X9Y100.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.650ns (Levels of Logic = 1)
  Clock Path Skew:      -0.374ns (3.535 - 3.909)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y126.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X11Y111.D4     net (fanout=2)        1.693   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_fall
    SLICE_X11Y111.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_fall1
    SLICE_X9Y100.BX      net (fanout=2)        1.403   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
    SLICE_X9Y100.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (0.554ns logic, 3.096ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 1)
  Clock Path Skew:      -0.374ns (3.535 - 3.909)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y126.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X11Y111.D5     net (fanout=2)        1.454   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg2a_out_fall
    SLICE_X11Y111.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_fall1
    SLICE_X9Y100.BX      net (fanout=2)        1.403   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
    SLICE_X9Y100.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (0.554ns logic, 2.857ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (SLICE_X8Y95.DX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.452ns (Levels of Logic = 1)
  Clock Path Skew:      -0.521ns (3.434 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X6Y103.D5      net (fanout=2)        1.506   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_fall
    SLICE_X6Y103.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X8Y95.DX       net (fanout=2)        1.407   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X8Y95.CLK      Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.452ns (0.539ns logic, 2.913ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 1)
  Clock Path Skew:      -0.521ns (3.434 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X6Y103.D4      net (fanout=2)        1.374   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_fall
    SLICE_X6Y103.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X8Y95.DX       net (fanout=2)        1.407   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X8Y95.CLK      Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (0.539ns logic, 2.781ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (SLICE_X9Y103.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.557ns (Levels of Logic = 1)
  Clock Path Skew:      -0.415ns (3.530 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X5Y111.A5      net (fanout=2)        1.636   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
    SLICE_X5Y111.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X9Y103.AX      net (fanout=2)        1.385   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X9Y103.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.557ns (0.536ns logic, 3.021ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.415ns (3.530 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X5Y111.A4      net (fanout=2)        1.464   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise
    SLICE_X5Y111.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X9Y103.AX      net (fanout=2)        1.385   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X9Y103.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (0.536ns logic, 2.849ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49 (SLICE_X8Y99.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 1)
  Clock Path Skew:      -0.468ns (3.441 - 3.909)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y126.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X7Y111.A4      net (fanout=2)        1.430   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg2a_out_rise
    SLICE_X7Y111.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_rise1
    SLICE_X8Y99.BX       net (fanout=2)        1.521   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
    SLICE_X8Y99.CLK      Tdick                -0.018   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (0.547ns logic, 2.951ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.160ns (Levels of Logic = 1)
  Clock Path Skew:      -0.468ns (3.441 - 3.909)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y126.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X7Y111.A5      net (fanout=2)        1.092   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise
    SLICE_X7Y111.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_rise1
    SLICE_X8Y99.BX       net (fanout=2)        1.521   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<49>
    SLICE_X8Y99.CLK      Tdick                -0.018   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (0.547ns logic, 2.613ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (SLICE_X9Y95.DX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 1)
  Clock Path Skew:      -0.521ns (3.434 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X8Y102.C4      net (fanout=2)        2.033   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_rise
    SLICE_X8Y102.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X9Y95.DX       net (fanout=2)        0.812   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X9Y95.CLK      Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (0.546ns logic, 2.845ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.322ns (Levels of Logic = 1)
  Clock Path Skew:      -0.521ns (3.434 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X8Y102.C5      net (fanout=2)        1.964   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
    SLICE_X8Y102.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X9Y95.DX       net (fanout=2)        0.812   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X9Y95.CLK      Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.322ns (0.546ns logic, 2.776ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60 (SLICE_X9Y108.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 1)
  Clock Path Skew:      -0.440ns (3.510 - 3.950)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y135.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X8Y118.D2      net (fanout=2)        1.716   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg2a_out_rise
    SLICE_X8Y118.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<60>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/rd_data_rise1
    SLICE_X9Y108.AX      net (fanout=2)        1.183   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<60>
    SLICE_X9Y108.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (0.536ns logic, 2.899ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.202ns (Levels of Logic = 1)
  Clock Path Skew:      -0.440ns (3.510 - 3.950)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y135.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X8Y118.D3      net (fanout=2)        1.483   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise
    SLICE_X8Y118.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<60>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/rd_data_rise1
    SLICE_X9Y108.AX      net (fanout=2)        1.183   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<60>
    SLICE_X9Y108.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (0.536ns logic, 2.666ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X26Y105.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (3.782 - 3.483)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y109.CQ     Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X26Y105.DX     net (fanout=1)        0.475   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X26Y105.CLK    Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.195ns logic, 0.475ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X29Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.645ns (Levels of Logic = 0)
  Clock Path Skew:      0.258ns (3.615 - 3.357)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y64.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X29Y64.AX      net (fanout=1)        0.441   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X29Y64.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.204ns logic, 0.441ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7 (SLICE_X24Y75.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.661 - 0.605)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y75.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_3
    SLICE_X24Y75.A6      net (fanout=5)        0.282   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp<3>
    SLICE_X24Y75.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7-In1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd (SLICE_X20Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.649 - 0.591)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y69.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r
    SLICE_X20Y69.A6      net (fanout=4)        0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r
    SLICE_X20Y69.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd_and000011
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.195ns logic, 0.287ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3 (SLICE_X36Y96.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_ok_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.569 - 0.509)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_ok_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y97.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_ok_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_ok_r
    SLICE_X36Y96.A6      net (fanout=5)        0.293   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_ok_r
    SLICE_X36Y96.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3-In1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.195ns logic, 0.293ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1 (SLICE_X15Y93.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.673 - 0.619)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y94.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r
    SLICE_X15Y93.DX      net (fanout=1)        0.288   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r
    SLICE_X15Y93.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.195ns logic, 0.288ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1 (SLICE_X14Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 0)
  Clock Path Skew:      0.168ns (3.722 - 3.554)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.208ns

  Clock Uncertainty:          0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y55.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1
    SLICE_X14Y62.BX      net (fanout=2)        0.624   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<1>
    SLICE_X14Y62.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.183ns logic, 0.624ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1 (SLICE_X19Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.655 - 0.604)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y69.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r
    SLICE_X19Y68.AX      net (fanout=2)        0.294   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r
    SLICE_X19Y68.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_bit1_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.204ns logic, 0.294ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_1 (SLICE_X19Y75.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.678 - 0.635)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y76.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate_1
    SLICE_X19Y75.B6      net (fanout=4)        0.272   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate<1>
    SLICE_X19Y75.CLK     Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_mux0000<1>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.218ns logic, 0.272ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly (SLICE_X15Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_8 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.164 - 0.150)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_8 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y76.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<9>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_8
    SLICE_X15Y77.AX      net (fanout=2)        0.280   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<8>
    SLICE_X15Y77.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.185ns logic, 0.280ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y103.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|      9.950ns|            0|            0|            0|    648734213|
| TS_MC_RD_DATA_SEL             |     40.000ns|      5.124ns|          N/A|            0|            0|          384|            0|
| TS_MC_RDEN_SEL_MUX            |     40.000ns|      3.527ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     40.000ns|      6.114ns|          N/A|            0|            0|          295|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     40.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_GATE_DLY                |     40.000ns|      2.332ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     40.000ns|      1.876ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     40.000ns|      1.889ns|          N/A|            0|            0|            5|            0|
| TS_cpu_clk                    |     20.000ns|     19.900ns|          N/A|            0|            0|    648718084|            0|
| TS_clk200                     |      5.000ns|      1.666ns|          N/A|            0|            0|           24|            0|
| TS_clk0                       |      5.000ns|      4.885ns|          N/A|            0|            0|         3607|            0|
| TS_clk90                      |      5.000ns|      4.634ns|          N/A|            0|            0|          652|            0|
| TS_clkdiv0                    |     10.000ns|      8.900ns|          N/A|            0|            0|        10989|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DDR2_DQS_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.710|         |    1.734|
DDR2_DQS_P<0>  |         |    1.710|         |    1.734|
USER_CLK       |         |         |    2.851|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.712|         |    1.736|
DDR2_DQS_P<1>  |         |    1.712|         |    1.736|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.679|         |    1.703|
DDR2_DQS_P<2>  |         |    1.679|         |    1.703|
USER_CLK       |         |         |    2.870|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.880|         |    1.904|
DDR2_DQS_P<3>  |         |    1.880|         |    1.904|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.000|         |    2.024|
DDR2_DQS_P<4>  |         |    2.000|         |    2.024|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.679|         |    1.703|
DDR2_DQS_P<5>  |         |    1.679|         |    1.703|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    2.011|         |    2.035|
DDR2_DQS_P<6>  |         |    2.011|         |    2.035|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.846|         |    1.870|
DDR2_DQS_P<7>  |         |    1.846|         |    1.870|
USER_CLK       |         |         |    2.870|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.710|         |    1.734|
DDR2_DQS_P<0>  |         |    1.710|         |    1.734|
USER_CLK       |         |         |    2.851|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.712|         |    1.736|
DDR2_DQS_P<1>  |         |    1.712|         |    1.736|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.679|         |    1.703|
DDR2_DQS_P<2>  |         |    1.679|         |    1.703|
USER_CLK       |         |         |    2.870|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.880|         |    1.904|
DDR2_DQS_P<3>  |         |    1.880|         |    1.904|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.000|         |    2.024|
DDR2_DQS_P<4>  |         |    2.000|         |    2.024|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.679|         |    1.703|
DDR2_DQS_P<5>  |         |    1.679|         |    1.703|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    2.011|         |    2.035|
DDR2_DQS_P<6>  |         |    2.011|         |    2.035|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.846|         |    1.870|
DDR2_DQS_P<7>  |         |    1.846|         |    1.870|
USER_CLK       |         |         |    2.870|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   19.900|    1.825|    3.476|    4.130|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 648734349 paths, 16 nets, and 37555 connections

Design statistics:
   Minimum period:  19.900ns{1}   (Maximum frequency:  50.251MHz)
   Maximum path delay from/to any node:   6.114ns
   Maximum net delay:   0.838ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec  9 11:28:24 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 749 MB



