module tb_ring_counter;
    reg clk;
    reg reset;
    wire [3:0] out; // Adjusted to match the output width of the ring counter
    
    // Instantiate the ring counter
    ring_counter dut(
        .clk(clk),
        .reset(reset),
        .y(out)
    );

    // Simplified clock generation
    always #10 clk = ~clk;

    // Test sequence
    initial begin
        clk = 0; // Initialize clock
        reset = 1;
        
        #10 reset = 0;
        
      for(int i = 0; i < 5; i = i + 1) begin
          $display("on time %0t, Clock cycle %0d: %b",$time, i, out);
            #20;
        end
        $finish;
    end
  initial
    begin
      $dumpfile("dump.vcd");
      $dumpvars;
    end
endmodule
