#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003EB680 .scope module, "dff2" "dff2" 2 31;
 .timescale 0 0;
v00593D08_0 .net "clear", 0 0, C4<z>; 0 drivers
v00594E88_0 .net "clk", 0 0, C4<z>; 0 drivers
v003ECF10_0 .net "d", 0 0, C4<z>; 0 drivers
v003EA0A0_0 .var "q", 0 0;
v003ECD90_0 .var "qnot", 0 0;
E_003EC7B8 .event posedge, v00594E88_0;
S_003EB5F8 .scope module, "regisLeft" "regisLeft" 2 107;
 .timescale 0 0;
v005D1558_0 .net "clear", 0 0, v005D13F8_0; 1 drivers
v005D15B0_0 .net "clk", 0 0, v005D1500_0; 1 drivers
v005D1608_0 .net "data", 0 0, v005D14A8_0; 1 drivers
v005D1660_0 .net "preset", 0 0, v005D1348_0; 1 drivers
RS_005A7214/0/0 .resolv tri, L_005D1768, L_005D1818, L_005D1920, L_005D1A28;
RS_005A7214/0/4 .resolv tri, L_005D1B30, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005A7214 .resolv tri, RS_005A7214/0/0, RS_005A7214/0/4, C4<zzzzz>, C4<zzzzz>;
v005D16B8_0 .net8 "q", 4 0, RS_005A7214; 5 drivers
RS_005A722C/0/0 .resolv tri, L_005D17C0, L_005D1870, L_005D1978, L_005D1A80;
RS_005A722C/0/4 .resolv tri, L_005D1B88, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005A722C .resolv tri, RS_005A722C/0/0, RS_005A722C/0/4, C4<zzzzz>, C4<zzzzz>;
v005D1710_0 .net8 "qnot", 4 0, RS_005A722C; 5 drivers
L_005D1768 .part/pv v005D1240_0, 0, 1, 5;
L_005D17C0 .part/pv v005D1298_0, 0, 1, 5;
L_005D1818 .part/pv v005D1030_0, 1, 1, 5;
L_005D1870 .part/pv v005D1088_0, 1, 1, 5;
L_005D18C8 .part RS_005A7214, 0, 1;
L_005D1920 .part/pv v005D0E20_0, 2, 1, 5;
L_005D1978 .part/pv v005D0E78_0, 2, 1, 5;
L_005D19D0 .part RS_005A7214, 1, 1;
L_005D1A28 .part/pv v005D0C10_0, 3, 1, 5;
L_005D1A80 .part/pv v005D0C68_0, 3, 1, 5;
L_005D1AD8 .part RS_005A7214, 2, 1;
L_005D1B30 .part/pv v005A4328_0, 4, 1, 5;
L_005D1B88 .part/pv v005A4380_0, 4, 1, 5;
L_005D1C10 .part RS_005A7214, 3, 1;
S_003EB818 .scope module, "teste0" "clock" 2 117, 2 48, S_003EB5F8;
 .timescale 0 0;
v005D1500_0 .var "clk", 0 0;
S_003EB8A0 .scope module, "teste1" "dat" 2 118, 2 60, S_003EB5F8;
 .timescale 0 0;
v005D1450_0 .alias "clk", 0 0, v005D15B0_0;
v005D14A8_0 .var "sinal", 0 0;
S_003EB928 .scope module, "teste2" "limpar" 2 119, 2 75, S_003EB5F8;
 .timescale 0 0;
v005D13A0_0 .alias "clk", 0 0, v005D15B0_0;
v005D13F8_0 .var "sinal", 0 0;
S_003EB9B0 .scope module, "teste3" "set" 2 120, 2 90, S_003EB5F8;
 .timescale 0 0;
v005D12F0_0 .alias "clk", 0 0, v005D15B0_0;
v005D1348_0 .var "sinal", 0 0;
S_003EB570 .scope module, "teste4" "dff" 2 121, 2 8, S_003EB5F8;
 .timescale 0 0;
v005D10E0_0 .alias "clear", 0 0, v005D1558_0;
v005D1138_0 .alias "clk", 0 0, v005D15B0_0;
v005D1190_0 .alias "d", 0 0, v005D1608_0;
v005D11E8_0 .alias "preset", 0 0, v005D1660_0;
v005D1240_0 .var "q", 0 0;
v005D1298_0 .var "qnot", 0 0;
S_003EBA38 .scope module, "teste5" "dff" 2 122, 2 8, S_003EB5F8;
 .timescale 0 0;
v005D0ED0_0 .alias "clear", 0 0, v005D1558_0;
v005D0F28_0 .alias "clk", 0 0, v005D15B0_0;
v005D0F80_0 .net "d", 0 0, L_005D18C8; 1 drivers
v005D0FD8_0 .alias "preset", 0 0, v005D1660_0;
v005D1030_0 .var "q", 0 0;
v005D1088_0 .var "qnot", 0 0;
S_003EBAC0 .scope module, "teste6" "dff" 2 123, 2 8, S_003EB5F8;
 .timescale 0 0;
v005D0CC0_0 .alias "clear", 0 0, v005D1558_0;
v005D0D18_0 .alias "clk", 0 0, v005D15B0_0;
v005D0D70_0 .net "d", 0 0, L_005D19D0; 1 drivers
v005D0DC8_0 .alias "preset", 0 0, v005D1660_0;
v005D0E20_0 .var "q", 0 0;
v005D0E78_0 .var "qnot", 0 0;
S_003EBB48 .scope module, "teste7" "dff" 2 124, 2 8, S_003EB5F8;
 .timescale 0 0;
v005A43D8_0 .alias "clear", 0 0, v005D1558_0;
v003EFD70_0 .alias "clk", 0 0, v005D15B0_0;
v003EFDC8_0 .net "d", 0 0, L_005D1AD8; 1 drivers
v003EFE20_0 .alias "preset", 0 0, v005D1660_0;
v005D0C10_0 .var "q", 0 0;
v005D0C68_0 .var "qnot", 0 0;
S_003EBBD0 .scope module, "teste8" "dff" 2 125, 2 8, S_003EB5F8;
 .timescale 0 0;
v003ECDE8_0 .alias "clear", 0 0, v005D1558_0;
v005A28B0_0 .alias "clk", 0 0, v005D15B0_0;
v005A2908_0 .net "d", 0 0, L_005D1C10; 1 drivers
v005A2960_0 .alias "preset", 0 0, v005D1660_0;
v005A4328_0 .var "q", 0 0;
v005A4380_0 .var "qnot", 0 0;
E_00594A20 .event posedge, v005A28B0_0;
    .scope S_003EB680;
T_0 ;
    %wait E_003EC7B8;
    %load/v 8, v00593D08_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003EA0A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003ECD90_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v003ECF10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003EA0A0_0, 0, 8;
    %load/v 8, v003ECF10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003ECD90_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_003EB818;
T_1 ;
    %set/v v005D1500_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_003EB818;
T_2 ;
    %delay 6, 0;
    %load/v 8, v005D1500_0, 1;
    %inv 8, 1;
    %set/v v005D1500_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_003EB8A0;
T_3 ;
    %wait E_00594A20;
    %set/v v005D14A8_0, 0, 1;
    %delay 18, 0;
    %set/v v005D14A8_0, 1, 1;
    %delay 18, 0;
    %set/v v005D14A8_0, 0, 1;
    %delay 96, 0;
    %set/v v005D14A8_0, 1, 1;
    %delay 18, 0;
    %set/v v005D14A8_0, 0, 1;
    %delay 96, 0;
    %set/v v005D14A8_0, 1, 1;
    %delay 18, 0;
    %set/v v005D14A8_0, 0, 1;
    %delay 96, 0;
    %set/v v005D14A8_0, 1, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_003EB928;
T_4 ;
    %set/v v005D13F8_0, 0, 1;
    %delay 12, 0;
    %set/v v005D13F8_0, 1, 1;
    %delay 96, 0;
    %set/v v005D13F8_0, 0, 1;
    %delay 12, 0;
    %set/v v005D13F8_0, 1, 1;
    %delay 96, 0;
    %set/v v005D13F8_0, 0, 1;
    %delay 12, 0;
    %set/v v005D13F8_0, 1, 1;
    %delay 96, 0;
    %set/v v005D13F8_0, 0, 1;
    %delay 12, 0;
    %set/v v005D13F8_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_003EB9B0;
T_5 ;
    %set/v v005D1348_0, 1, 1;
    %delay 12, 0;
    %set/v v005D1348_0, 0, 1;
    %delay 12, 0;
    %set/v v005D1348_0, 1, 1;
    %delay 96, 0;
    %set/v v005D1348_0, 0, 1;
    %delay 12, 0;
    %set/v v005D1348_0, 1, 1;
    %delay 96, 0;
    %set/v v005D1348_0, 0, 1;
    %delay 12, 0;
    %set/v v005D1348_0, 1, 1;
    %delay 96, 0;
    %set/v v005D1348_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_003EB570;
T_6 ;
    %wait E_00594A20;
    %load/v 8, v005D10E0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D1240_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D1298_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005D11E8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D1240_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D1298_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005D1190_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D1240_0, 0, 8;
    %load/v 8, v005D1190_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D1298_0, 0, 8;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_003EBA38;
T_7 ;
    %wait E_00594A20;
    %load/v 8, v005D0ED0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D1030_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D1088_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005D0FD8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D1030_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D1088_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005D0F80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D1030_0, 0, 8;
    %load/v 8, v005D0F80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D1088_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_003EBAC0;
T_8 ;
    %wait E_00594A20;
    %load/v 8, v005D0CC0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0E20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0E78_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v005D0DC8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0E20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0E78_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v005D0D70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0E20_0, 0, 8;
    %load/v 8, v005D0D70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0E78_0, 0, 8;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_003EBB48;
T_9 ;
    %wait E_00594A20;
    %load/v 8, v005A43D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0C10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0C68_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v003EFE20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0C10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0C68_0, 0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v003EFDC8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0C10_0, 0, 8;
    %load/v 8, v003EFDC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0C68_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_003EBBD0;
T_10 ;
    %wait E_00594A20;
    %load/v 8, v003ECDE8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4328_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4380_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005A2960_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4328_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4380_0, 0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v005A2908_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4328_0, 0, 8;
    %load/v 8, v005A2908_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4380_0, 0, 8;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_003EB5F8;
T_11 ;
    %vpi_call 2 129 "$display", "Exercicio02";
    %vpi_call 2 130 "$display", "Autor: Rodolfo Herman - 451612";
    %vpi_call 2 131 "$display", "\012Deslocador de dados para esquerda com carga inicial em todos os estagios \012";
    %vpi_call 2 132 "$monitor", "Estagio1 = %b  Estagio2 = %b  Estagio3 = %b  Estagio4 = %b  Estagio5 = %b", &PV<v005D16B8_0, 4, 1>, &PV<v005D16B8_0, 3, 1>, &PV<v005D16B8_0, 2, 1>, &PV<v005D16B8_0, 1, 1>, &PV<v005D16B8_0, 0, 1>;
    %vpi_call 2 133 "$dumpfile", "Exercicio02.vcd";
    %vpi_call 2 134 "$dumpvars", 2'sb01, v005D15B0_0, v005D1608_0, v005D1558_0, v005D1660_0;
    %delay 320, 0;
    %vpi_call 2 135 "$finish";
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "exercicio02.v";
