###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-19.ucsd.edu)
#  Generated on:      Mon Feb 27 21:09:48 2023
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin core_instance/sum_out_reg_18_/CP 
Endpoint:   core_instance/sum_out_reg_18_/D             (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_35_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.304
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.245
- Arrival Time                  1.272
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.348
     = Beginpoint Arrival Time       0.348
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                           |              |         |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_35_ | CP ^         |         |       |   0.348 |    0.321 | 
     | core_instance/psum_mem_instance/Q_reg_35_ | CP ^ -> Q v  | EDFQD4  | 0.153 |   0.500 |    0.474 | 
     | core_instance/U187_dup                    | I v -> ZN ^  | INVD4   | 0.022 |   0.523 |    0.496 | 
     | core_instance/FE_PSC2029_FE_RN_5          | I ^ -> Z ^   | CKBD1   | 0.046 |   0.569 |    0.542 | 
     | core_instance/U142                        | A3 ^ -> ZN v | XNR3D4  | 0.105 |   0.674 |    0.647 | 
     | core_instance/FE_RC_177_0                 | A2 v -> Z v  | XOR3D2  | 0.148 |   0.822 |    0.796 | 
     | core_instance/U58                         | CI v -> S ^  | FA1D1   | 0.113 |   0.935 |    0.908 | 
     | core_instance/U52                         | A2 ^ -> ZN v | ND2D2   | 0.052 |   0.987 |    0.961 | 
     | core_instance/FE_RC_409_0                 | A2 v -> ZN ^ | OAI21D4 | 0.058 |   1.045 |    1.018 | 
     | core_instance/U327                        | I ^ -> ZN v  | INVD1   | 0.031 |   1.076 |    1.050 | 
     | core_instance/FE_RC_44_0                  | A1 v -> ZN ^ | OAI21D1 | 0.054 |   1.131 |    1.104 | 
     | core_instance/FE_RC_647_0                 | B ^ -> ZN v  | AOI21D1 | 0.039 |   1.170 |    1.143 | 
     | core_instance/FE_RC_500_0                 | B v -> ZN ^  | OAI21D2 | 0.033 |   1.203 |    1.176 | 
     | core_instance/FE_RC_111_0                 | S ^ -> ZN ^  | MUX2ND0 | 0.069 |   1.272 |    1.245 | 
     | core_instance/sum_out_reg_18_             | D ^          | DFKCND1 | 0.000 |   1.272 |    1.245 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin core_instance/sum_out_reg_17_/CP 
Endpoint:   core_instance/sum_out_reg_17_/D              (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_127_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.304
- Setup                         0.055
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.249
- Arrival Time                  1.263
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.304
     = Beginpoint Arrival Time       0.304
     +--------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                            |              |         |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_127_ | CP ^         |         |       |   0.304 |    0.290 | 
     | core_instance/psum_mem_instance/Q_reg_127_ | CP ^ -> Q ^  | EDFQD4  | 0.142 |   0.446 |    0.432 | 
     | core_instance/U125                         | B ^ -> S v   | FA1D1   | 0.153 |   0.600 |    0.586 | 
     | core_instance/U411                         | B v -> CO v  | FA1D2   | 0.158 |   0.758 |    0.744 | 
     | core_instance/U421                         | A v -> S ^   | FA1D4   | 0.165 |   0.923 |    0.909 | 
     | core_instance/U417                         | A1 ^ -> ZN v | NR2XD3  | 0.032 |   0.955 |    0.941 | 
     | core_instance/U418                         | A2 v -> ZN ^ | NR2XD2  | 0.044 |   0.999 |    0.985 | 
     | core_instance/U426                         | A1 ^ -> ZN v | CKND2D4 | 0.034 |   1.033 |    1.019 | 
     | core_instance/U332                         | A2 v -> ZN ^ | OAI21D4 | 0.068 |   1.101 |    1.087 | 
     | core_instance/FE_OFC1023_n390              | I ^ -> ZN v  | INVD2   | 0.033 |   1.135 |    1.121 | 
     | core_instance/U480                         | A1 v -> ZN ^ | OAI21D2 | 0.048 |   1.183 |    1.169 | 
     | core_instance/FE_RC_82_0                   | A2 ^ -> ZN v | CKND2D1 | 0.044 |   1.227 |    1.213 | 
     | core_instance/FE_RC_384_0                  | B v -> ZN ^  | OAI21D1 | 0.036 |   1.263 |    1.249 | 
     | core_instance/sum_out_reg_17_              | D ^          | DFKCND1 | 0.000 |   1.263 |    1.249 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin core_instance/sum_out_reg_15_/CP 
Endpoint:   core_instance/sum_out_reg_15_/D              (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_127_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.304
- Setup                         0.095
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.209
- Arrival Time                  1.220
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.304
     = Beginpoint Arrival Time       0.304
     +---------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                            |              |          |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_127_ | CP ^         |          |       |   0.304 |    0.294 | 
     | core_instance/psum_mem_instance/Q_reg_127_ | CP ^ -> Q ^  | EDFQD4   | 0.142 |   0.446 |    0.436 | 
     | core_instance/U125                         | B ^ -> S v   | FA1D1    | 0.153 |   0.600 |    0.589 | 
     | core_instance/U411                         | B v -> CO v  | FA1D2    | 0.158 |   0.758 |    0.747 | 
     | core_instance/U421                         | A v -> S ^   | FA1D4    | 0.165 |   0.923 |    0.912 | 
     | core_instance/U417                         | A1 ^ -> ZN v | NR2XD3   | 0.032 |   0.955 |    0.944 | 
     | core_instance/U418                         | A2 v -> ZN ^ | NR2XD2   | 0.044 |   0.999 |    0.989 | 
     | core_instance/U426                         | A1 ^ -> ZN v | CKND2D4  | 0.034 |   1.033 |    1.023 | 
     | core_instance/FE_RC_49_0                   | A2 v -> ZN ^ | OAI21D4  | 0.049 |   1.082 |    1.072 | 
     | core_instance/FE_OCPC1657_n50              | I ^ -> ZN v  | INVD6    | 0.028 |   1.111 |    1.100 | 
     | core_instance/U449                         | A1 v -> ZN ^ | OAI21D2  | 0.050 |   1.161 |    1.150 | 
     | core_instance/FE_RC_553_0                  | I ^ -> ZN v  | INVD2    | 0.025 |   1.185 |    1.175 | 
     | core_instance/FE_RC_552_0                  | A1 v -> ZN ^ | AOI22D2  | 0.034 |   1.220 |    1.209 | 
     | core_instance/sum_out_reg_15_              | D ^          | DFKCNQD1 | 0.000 |   1.220 |    1.209 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin core_instance/sum_out_reg_20_/CP 
Endpoint:   core_instance/sum_out_reg_20_/D             (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_15_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.305
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.251
- Arrival Time                  1.262
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.348
     = Beginpoint Arrival Time       0.348
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                           |              |         |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_15_ | CP ^         |         |       |   0.348 |    0.337 | 
     | core_instance/psum_mem_instance/Q_reg_15_ | CP ^ -> Q ^  | EDFQD4  | 0.147 |   0.494 |    0.484 | 
     | core_instance/U455                        | A2 ^ -> ZN v | NR2XD2  | 0.028 |   0.522 |    0.512 | 
     | core_instance/FE_RC_335_0                 | A1 v -> ZN ^ | OAI21D2 | 0.044 |   0.566 |    0.555 | 
     | core_instance/U93                         | A ^ -> CO ^  | FA1D4   | 0.153 |   0.719 |    0.708 | 
     | core_instance/U472                        | I ^ -> ZN v  | INVD4   | 0.020 |   0.738 |    0.728 | 
     | core_instance/FE_RC_205_0                 | A1 v -> ZN ^ | OAI21D4 | 0.030 |   0.769 |    0.758 | 
     | core_instance/U491                        | A ^ -> S v   | FA1D2   | 0.169 |   0.938 |    0.928 | 
     | core_instance/U474                        | A1 v -> ZN ^ | NR2XD3  | 0.039 |   0.976 |    0.966 | 
     | core_instance/FE_RC_463_0                 | A1 ^ -> ZN v | OAI21D2 | 0.039 |   1.015 |    1.005 | 
     | core_instance/FE_RC_52_0                  | B v -> ZN ^  | AOI21D4 | 0.056 |   1.071 |    1.061 | 
     | core_instance/U487                        | B ^ -> ZN v  | OAI21D4 | 0.042 |   1.113 |    1.103 | 
     | core_instance/U488                        | B v -> ZN ^  | AOI21D4 | 0.063 |   1.176 |    1.166 | 
     | core_instance/FE_RC_408_0                 | A1 ^ -> ZN v | OAI21D2 | 0.043 |   1.219 |    1.209 | 
     | core_instance/FE_RC_550_0                 | A1 v -> ZN ^ | OAI21D1 | 0.043 |   1.262 |    1.251 | 
     | core_instance/sum_out_reg_20_             | D ^          | DFKCND1 | 0.000 |   1.262 |    1.251 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin core_instance/sum_out_reg_21_/CP 
Endpoint:   core_instance/sum_out_reg_21_/D             (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_14_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.305
- Setup                         0.054
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.251
- Arrival Time                  1.260
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.350
     = Beginpoint Arrival Time       0.350
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                           |              |         |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_14_ | CP ^         |         |       |   0.350 |    0.341 | 
     | core_instance/psum_mem_instance/Q_reg_14_ | CP ^ -> Q ^  | EDFQD4  | 0.138 |   0.488 |    0.479 | 
     | core_instance/U123                        | A ^ -> CO ^  | FA1D4   | 0.145 |   0.632 |    0.624 | 
     | core_instance/U86                         | B ^ -> ZN v  | IOA21D2 | 0.029 |   0.661 |    0.653 | 
     | core_instance/U199                        | A1 v -> ZN ^ | CKND2D2 | 0.027 |   0.688 |    0.680 | 
     | core_instance/U74                         | A3 ^ -> Z v  | XOR3D1  | 0.121 |   0.810 |    0.801 | 
     | core_instance/U62                         | CI v -> S ^  | FA1D1   | 0.120 |   0.929 |    0.921 | 
     | core_instance/U37                         | A2 ^ -> ZN v | NR2XD2  | 0.052 |   0.982 |    0.973 | 
     | core_instance/U318                        | A2 v -> ZN ^ | NR2D4   | 0.052 |   1.034 |    1.025 | 
     | core_instance/U3_dup                      | A2 ^ -> ZN v | CKND2D2 | 0.036 |   1.070 |    1.062 | 
     | core_instance/U485                        | A2 v -> ZN ^ | NR2XD2  | 0.041 |   1.111 |    1.102 | 
     | core_instance/U488                        | A2 ^ -> ZN v | AOI21D4 | 0.039 |   1.150 |    1.141 | 
     | core_instance/FE_RC_407_0                 | A1 v -> ZN ^ | OAI21D2 | 0.046 |   1.196 |    1.187 | 
     | core_instance/FE_RC_15_0                  | B1 ^ -> ZN v | IND2D1  | 0.034 |   1.229 |    1.221 | 
     | core_instance/FE_RC_249_0                 | B v -> ZN ^  | OAI21D1 | 0.030 |   1.260 |    1.251 | 
     | core_instance/sum_out_reg_21_             | D ^          | DFKCND1 | 0.000 |   1.260 |    1.251 | 
     +-------------------------------------------------------------------------------------------------+ 

