
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.cache/ip 
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1139.762 ; gain = 0.000
Command: synth_design -top system_wrapper -part xczu2cg-sfvc784-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27152
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1717.312 ; gain = 143.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6157] synthesizing module 'system' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1100]
INFO: [Synth 8-6157] synthesizing module 'system_axi_smc_9' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/synth/system_axi_smc_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_4223' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_9CPJBP' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3085]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_one_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_0/synth/bd_4223_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (2#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_one_0' (3#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_0/synth/bd_4223_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_4223_psr0_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_1/synth/bd_4223_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_1/synth/bd_4223_psr0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (4#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (6#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (7#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (8#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (9#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_4223_psr0_0' (10#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_1/synth/bd_4223_psr0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_4223_psr0_0' is unconnected for instance 'psr0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3168]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_4223_psr0_0' is unconnected for instance 'psr0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3168]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_4223_psr0_0' is unconnected for instance 'psr0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3168]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_4223_psr0_0' is unconnected for instance 'psr0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3168]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_4223_psr0_0' has 10 connections declared, but only 6 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3168]
INFO: [Synth 8-638] synthesizing module 'bd_4223_psr_aclk_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_2/synth/bd_4223_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_2/synth/bd_4223_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_4223_psr_aclk_0' (11#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_2/synth/bd_4223_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_4223_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3175]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_4223_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3175]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_4223_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3175]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_4223_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3175]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_4223_psr_aclk_0' has 10 connections declared, but only 6 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3175]
INFO: [Synth 8-638] synthesizing module 'bd_4223_psr_aclk1_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_3/synth/bd_4223_psr_aclk1_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_3/synth/bd_4223_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_4223_psr_aclk1_0' (12#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_3/synth/bd_4223_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_4223_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3182]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_4223_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3182]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_4223_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3182]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_4223_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3182]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_4223_psr_aclk1_0' has 10 connections declared, but only 6 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3182]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_9CPJBP' (13#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3085]
WARNING: [Synth 8-7071] port 'S03_ACLK' of module 'clk_map_imp_9CPJBP' is unconnected for instance 'clk_map' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:1543]
WARNING: [Synth 8-7071] port 'S03_ARESETN' of module 'clk_map_imp_9CPJBP' is unconnected for instance 'clk_map' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:1543]
WARNING: [Synth 8-7023] instance 'clk_map' of module 'clk_map_imp_9CPJBP' has 24 connections declared, but only 22 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:1543]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1O8KVRI' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3191]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_m00e_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_72/synth/bd_4223_m00e_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (14#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_m00e_0' (23#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_72/synth/bd_4223_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1O8KVRI' (24#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3191]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_122ANS2' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3562]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_m00arn_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_67/synth/bd_4223_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (30#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (31#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 6272 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 196 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 196 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 196 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 196 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 196 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 196 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 196 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 196 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 196 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 196 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 196 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 196 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 196 - type: integer 
	Parameter rstb_loop_iter bound to: 196 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 196 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (34#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (34#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_m00arn_0' (40#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_67/synth/bd_4223_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_m00awn_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_69/synth/bd_4223_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_m00awn_0' (41#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_69/synth/bd_4223_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_m00bn_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_71/synth/bd_4223_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 800 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 25 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 25 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 25 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (41#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (41#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 15 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 15 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 15 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 15 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 15 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 15 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 15 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 15 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 15 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 15 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 15 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 16 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 15 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (41#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (41#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_m00bn_0' (42#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_71/synth/bd_4223_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_m00rn_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_68/synth/bd_4223_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 157 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 157 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 157 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 157 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 157 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 157 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 157 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 157 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 157 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 160 - type: integer 
	Parameter rstb_loop_iter bound to: 160 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (42#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (42#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_m00rn_0' (43#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_68/synth/bd_4223_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_m00wn_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_70/synth/bd_4223_m00wn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (43#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (43#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5760 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 180 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 180 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 180 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 180 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 180 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 180 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 180 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 180 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 180 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 180 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 180 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 180 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 180 - type: integer 
	Parameter rstb_loop_iter bound to: 180 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 180 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (43#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (43#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_m00wn_0' (44#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_70/synth/bd_4223_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_122ANS2' (45#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3562]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_m00s2a_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_66/synth/bd_4223_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_m00s2a_0' (47#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_66/synth/bd_4223_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s00a2s_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_12/synth/bd_4223_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s00a2s_0' (49#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_12/synth/bd_4223_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_P103BH' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3867]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s00mmu_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_9/synth/bd_4223_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s00mmu_0' (53#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_9/synth/bd_4223_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s00sic_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_11/synth/bd_4223_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s00sic_0' (56#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_11/synth/bd_4223_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s00tr_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_10/synth/bd_4223_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s00tr_0' (59#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_10/synth/bd_4223_s00tr_0.sv:58]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_4223_s00tr_0' is unconnected for instance 's00_transaction_regulator' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:4165]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_4223_s00tr_0' has 46 connections declared, but only 45 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:4165]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_P103BH' (60#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:3867]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_M2J4RB' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:4213]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_sawn_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_13/synth/bd_4223_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (60#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (60#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5632 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 176 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 176 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 176 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 176 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 176 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 176 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 176 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 176 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 176 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 176 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 176 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 176 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 176 - type: integer 
	Parameter rstb_loop_iter bound to: 176 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 176 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (60#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (60#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_sawn_0' (61#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_13/synth/bd_4223_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_sbn_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_15/synth/bd_4223_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1056 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 33 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 33 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 33 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (61#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (61#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_sbn_0' (62#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_15/synth/bd_4223_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_swn_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_14/synth/bd_4223_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5120 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 160 - type: integer 
	Parameter rstb_loop_iter bound to: 160 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (64#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (64#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_swn_0' (65#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_14/synth/bd_4223_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_M2J4RB' (66#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:4213]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s01a2s_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_19/synth/bd_4223_s01a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s01a2s_0' (67#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_19/synth/bd_4223_s01a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_1HMC1ZT' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:4399]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s01mmu_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_16/synth/bd_4223_s01mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s01mmu_0' (68#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_16/synth/bd_4223_s01mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s01sic_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_18/synth/bd_4223_s01sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s01sic_0' (69#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_18/synth/bd_4223_s01sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s01tr_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_17/synth/bd_4223_s01tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s01tr_0' (70#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_17/synth/bd_4223_s01tr_0.sv:58]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_4223_s01tr_0' is unconnected for instance 's01_transaction_regulator' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:4697]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_4223_s01tr_0' has 46 connections declared, but only 45 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:4697]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_1HMC1ZT' (71#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:4399]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_1METOYP' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:4745]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_sawn_1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_20/synth/bd_4223_sawn_1.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_sawn_1' (72#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_20/synth/bd_4223_sawn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_sbn_1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_22/synth/bd_4223_sbn_1.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_sbn_1' (73#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_22/synth/bd_4223_sbn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_swn_1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_21/synth/bd_4223_swn_1.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_swn_1' (74#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_21/synth/bd_4223_swn_1.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_1METOYP' (75#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:4745]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s02a2s_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_26/synth/bd_4223_s02a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s02a2s_0' (76#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_26/synth/bd_4223_s02a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's02_entry_pipeline_imp_1EYE0X0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:4931]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s02mmu_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_23/synth/bd_4223_s02mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s02mmu_0' (77#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_23/synth/bd_4223_s02mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s02sic_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_25/synth/bd_4223_s02sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s02sic_0' (78#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_25/synth/bd_4223_s02sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s02tr_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_24/synth/bd_4223_s02tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s02tr_0' (79#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_24/synth/bd_4223_s02tr_0.sv:58]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_4223_s02tr_0' is unconnected for instance 's02_transaction_regulator' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:5229]
WARNING: [Synth 8-7023] instance 's02_transaction_regulator' of module 'bd_4223_s02tr_0' has 46 connections declared, but only 45 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:5229]
INFO: [Synth 8-6155] done synthesizing module 's02_entry_pipeline_imp_1EYE0X0' (80#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:4931]
INFO: [Synth 8-6157] synthesizing module 's02_nodes_imp_1CIXY0Q' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:5277]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_sawn_2' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_27/synth/bd_4223_sawn_2.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_sawn_2' (81#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_27/synth/bd_4223_sawn_2.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_sbn_2' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_29/synth/bd_4223_sbn_2.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_sbn_2' (82#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_29/synth/bd_4223_sbn_2.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_swn_2' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_28/synth/bd_4223_swn_2.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_swn_2' (83#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_28/synth/bd_4223_swn_2.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's02_nodes_imp_1CIXY0Q' (84#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:5277]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s04a2s_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_33/synth/bd_4223_s04a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s04a2s_0' (85#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_33/synth/bd_4223_s04a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's04_entry_pipeline_imp_P3BHI6' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:5463]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s04mmu_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_30/synth/bd_4223_s04mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s04mmu_0' (86#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_30/synth/bd_4223_s04mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s04sic_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_32/synth/bd_4223_s04sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s04sic_0' (87#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_32/synth/bd_4223_s04sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s04tr_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_31/synth/bd_4223_s04tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s04tr_0' (88#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_31/synth/bd_4223_s04tr_0.sv:58]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_4223_s04tr_0' is unconnected for instance 's04_transaction_regulator' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:5991]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_4223_s04tr_0' is unconnected for instance 's04_transaction_regulator' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:5991]
WARNING: [Synth 8-7023] instance 's04_transaction_regulator' of module 'bd_4223_s04tr_0' has 82 connections declared, but only 80 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:5991]
INFO: [Synth 8-6155] done synthesizing module 's04_entry_pipeline_imp_P3BHI6' (89#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:5463]
INFO: [Synth 8-6157] synthesizing module 's04_nodes_imp_NWJ45O' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:6074]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_sarn_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_34/synth/bd_4223_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized10' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (89#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (89#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (90#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized11' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized11' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5632 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 176 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 176 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 176 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 176 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 176 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 176 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 176 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 176 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 176 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 176 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 176 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 176 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 176 - type: integer 
	Parameter rstb_loop_iter bound to: 176 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 176 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized11' (90#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized11' (90#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_sarn_0' (91#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_34/synth/bd_4223_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_sawn_3' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_36/synth/bd_4223_sawn_3.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_sawn_3' (92#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_36/synth/bd_4223_sawn_3.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_sbn_3' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_38/synth/bd_4223_sbn_3.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized12' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized12' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1056 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 33 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 33 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 33 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized12' (92#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized12' (92#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_sbn_3' (93#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_38/synth/bd_4223_sbn_3.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_srn_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_35/synth/bd_4223_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized13' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized13' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5600 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 175 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 175 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 175 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 175 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 175 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 175 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 175 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 175 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 175 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 175 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 175 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 175 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 176 - type: integer 
	Parameter rstb_loop_iter bound to: 176 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 175 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized13' (94#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized13' (94#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_srn_0' (95#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_35/synth/bd_4223_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_swn_3' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_37/synth/bd_4223_swn_3.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized14' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized14' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5120 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 160 - type: integer 
	Parameter rstb_loop_iter bound to: 160 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized14' (95#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized14' (95#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_swn_3' (96#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_37/synth/bd_4223_swn_3.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's04_nodes_imp_NWJ45O' (97#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:6074]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s05a2s_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_42/synth/bd_4223_s05a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s05a2s_0' (98#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_42/synth/bd_4223_s05a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's05_entry_pipeline_imp_1HKYD1M' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:6370]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s05mmu_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_39/synth/bd_4223_s05mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s05mmu_0' (99#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_39/synth/bd_4223_s05mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s05sic_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_41/synth/bd_4223_s05sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s05sic_0' (100#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_41/synth/bd_4223_s05sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_s05tr_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_40/synth/bd_4223_s05tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s05tr_0' (101#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_40/synth/bd_4223_s05tr_0.sv:58]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_4223_s05tr_0' is unconnected for instance 's05_transaction_regulator' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:6898]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_4223_s05tr_0' is unconnected for instance 's05_transaction_regulator' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:6898]
WARNING: [Synth 8-7023] instance 's05_transaction_regulator' of module 'bd_4223_s05tr_0' has 82 connections declared, but only 80 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:6898]
INFO: [Synth 8-6155] done synthesizing module 's05_entry_pipeline_imp_1HKYD1M' (102#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:6370]
INFO: [Synth 8-6157] synthesizing module 's05_nodes_imp_1KDBZQY' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:6981]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_sarn_1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_43/synth/bd_4223_sarn_1.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_sarn_1' (103#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_43/synth/bd_4223_sarn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_sawn_4' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_45/synth/bd_4223_sawn_4.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_sawn_4' (104#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_45/synth/bd_4223_sawn_4.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_sbn_4' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_47/synth/bd_4223_sbn_4.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_sbn_4' (105#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_47/synth/bd_4223_sbn_4.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_4223_srn_1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_44/synth/bd_4223_srn_1.sv:58]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_srn_1' (106#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_44/synth/bd_4223_srn_1.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_swn_4' (107#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_46/synth/bd_4223_swn_4.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's05_nodes_imp_1KDBZQY' (108#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:6981]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s06a2s_0' (109#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_51/synth/bd_4223_s06a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s06mmu_0' (110#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_48/synth/bd_4223_s06mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_4223_s06sic_0' (111#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_50/synth/bd_4223_s06sic_0.sv:58]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_4223_s06tr_0' is unconnected for instance 's06_transaction_regulator' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:7805]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_4223_s06tr_0' is unconnected for instance 's06_transaction_regulator' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:7805]
WARNING: [Synth 8-7023] instance 's06_transaction_regulator' of module 'bd_4223_s06tr_0' has 82 connections declared, but only 80 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:7805]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_4223_s07tr_0' is unconnected for instance 's07_transaction_regulator' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:8712]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_4223_s07tr_0' is unconnected for instance 's07_transaction_regulator' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:8712]
WARNING: [Synth 8-7023] instance 's07_transaction_regulator' of module 'bd_4223_s07tr_0' has 82 connections declared, but only 80 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:8712]
WARNING: [Synth 8-7071] port 'M00_SC_R_info' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M00_SC_R_payld' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M00_SC_R_req' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M00_SC_R_send' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M01_SC_R_info' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M01_SC_R_payld' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M01_SC_R_req' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M01_SC_R_send' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M02_SC_R_info' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M02_SC_R_payld' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M02_SC_R_req' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M02_SC_R_send' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M03_SC_B_info' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M03_SC_B_payld' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M03_SC_B_req' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M03_SC_B_send' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M03_SC_R_info' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M03_SC_R_payld' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M03_SC_R_req' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'M03_SC_R_send' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'S00_SC_AR_recv' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'S01_SC_AR_recv' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'S02_SC_AR_recv' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'S03_SC_AR_recv' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'S03_SC_AW_recv' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'S03_SC_W_recv' of module 'switchboards_imp_A4HM0Z' is unconnected for instance 'switchboards' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_A4HM0Z' has 227 connections declared, but only 201 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/synth/bd_4223.v:2881]
WARNING: [Synth 8-7071] port 'S03_AXI_arready' of module 'system_axi_smc_9' is unconnected for instance 'axi_smc' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1587]
WARNING: [Synth 8-7071] port 'S03_AXI_rdata' of module 'system_axi_smc_9' is unconnected for instance 'axi_smc' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1587]
WARNING: [Synth 8-7071] port 'S03_AXI_rresp' of module 'system_axi_smc_9' is unconnected for instance 'axi_smc' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1587]
WARNING: [Synth 8-7071] port 'S03_AXI_rlast' of module 'system_axi_smc_9' is unconnected for instance 'axi_smc' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1587]
WARNING: [Synth 8-7071] port 'S03_AXI_rvalid' of module 'system_axi_smc_9' is unconnected for instance 'axi_smc' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1587]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'system_axi_smc_9' has 237 connections declared, but only 232 given [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1587]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_0_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/synth/system_axi_vdma_0_0.vhd:108]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'd:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:69488' bound to instance 'U0' of component 'axi_vdma' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/synth/system_axi_vdma_0_0.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:69927]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:16461]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:14866]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (140#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (140#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (141#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:14866]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (142#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:16461]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:39917]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 4'b0110 
	Parameter C_VERSION_MINOR bound to: 8'b00100000 
	Parameter C_VERSION_REVISION bound to: 4'b0000 
	Parameter C_REVISION_NUMBER bound to: Build Number: P80 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:16956]
	Parameter C_MM2S_IS bound to: 0 - type: integer 
	Parameter C_S2MM_IS bound to: 1 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_NUM_CE bound to: 62 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (142#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (143#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:16956]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (143#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (144#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:39917]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:40643]
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (145#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:40643]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:41500]
	Parameter C_WDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (146#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:41500]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (146#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:69110]
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH_div_by_8 bound to: 3 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED_div_by_8 bound to: 4 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter' declared at 'd:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.v:1938' bound to instance 'S2MM_AXIS_DWIDTH_CONVERTER_I' of component 'axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:69241]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer 
	Parameter P_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter P_S_RATIO bound to: 4 - type: integer 
	Parameter P_M_RATIO bound to: 3 - type: integer 
	Parameter P_D2_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter P_D1_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter P_D2_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter P_D3_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter P_D1_REG_CONFIG bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_READY_EXIST bound to: 1'b1 
	Parameter P_DATA_EXIST bound to: 1'b1 
	Parameter P_STRB_EXIST bound to: 1'b1 
	Parameter P_KEEP_EXIST bound to: 1'b1 
	Parameter P_LAST_EXIST bound to: 1'b1 
	Parameter P_ID_EXIST bound to: 1'b1 
	Parameter P_DEST_EXIST bound to: 1'b1 
	Parameter P_USER_EXIST bound to: 1'b1 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 3 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 12 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b101 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b010 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 12 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter P_RATIO_WIDTH bound to: 2 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b010 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b110 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 24 - type: integer 
	Parameter P_TKEEP_INDX bound to: 27 - type: integer 
	Parameter P_TLAST_INDX bound to: 30 - type: integer 
	Parameter P_TID_INDX bound to: 31 - type: integer 
	Parameter P_TDEST_INDX bound to: 32 - type: integer 
	Parameter P_TUSER_INDX bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 24 - type: integer 
	Parameter P_TKEEP_INDX bound to: 27 - type: integer 
	Parameter P_TLAST_INDX bound to: 30 - type: integer 
	Parameter P_TID_INDX bound to: 31 - type: integer 
	Parameter P_TDEST_INDX bound to: 32 - type: integer 
	Parameter P_TUSER_INDX bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' (154#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:69110]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:39071]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:18717]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (155#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:18717]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:20533]
	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (156#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:20533]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:29596]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (157#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:29596]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (158#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:39071]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:64248]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:61909]
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (159#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:61909]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:63125]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (160#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:63125]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:63632]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (161#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:63632]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:56087]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:53973]
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (162#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:53973]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:55564]
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (163#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:55564]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (164#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:56087]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:58630]
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (165#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:58630]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (166#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:64248]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:53102]
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_SOF_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (167#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:53102]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:13253]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_GENLOCK_MSTR_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_GENLOCK_SLVE_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (168#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:13253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:41253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (169#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:41253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:49284]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_LINEBUFFER_AF_THRESH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:43595]
	Parameter PL_FIFO_TYPE bound to: BUILT_IN - type: string 
	Parameter PL_READ_MODE bound to: FWFT - type: string 
	Parameter PL_FASTER_CLOCK bound to: RD_CLK - type: string 
	Parameter PL_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter PL_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter PL_FIFO_DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (179#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:43595]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (180#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:49284]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 64 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 64 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:53209]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 64 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (181#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:53209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 64 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (182#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (183#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (184#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (185#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (186#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (187#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (187#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (187#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (187#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (187#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (188#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (188#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (188#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (188#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (188#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (188#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (188#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (188#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (188#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (188#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (189#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 10 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 64 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (190#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (190#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (190#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (190#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (190#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (191#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (192#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (193#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (194#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (194#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (194#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (194#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (194#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (194#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (195#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (196#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 10 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 64 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (197#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 12 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 12 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 12 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 12 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 12 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 12 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 12 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 192 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 12 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 12 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 12 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 12 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 12 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 12 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 12 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 12 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 12 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 12 - type: integer 
	Parameter rstb_loop_iter bound to: 12 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 12 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
	Parameter RST_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (203#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (204#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 74 - type: integer 
	Parameter C_DEPTH bound to: 512 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 10 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_READ_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 37888 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 37888 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 74 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 74 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 74 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 74 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 74 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 74 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 74 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 74 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 74 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 76 - type: integer 
	Parameter rstb_loop_iter bound to: 76 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (204#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (204#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
	Parameter C_STROBE_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (204#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (205#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (206#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (206#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (206#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (206#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (206#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (207#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (207#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (207#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (207#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (207#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (207#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (208#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (209#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (210#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (211#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (212#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (213#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:69927]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_0_0' (214#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/synth/system_axi_vdma_0_0.vhd:108]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'system_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1820]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'system_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1820]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'system_axi_vdma_0_0' has 44 connections declared, but only 42 given [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1820]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_0_1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/synth/system_axi_vdma_0_1.vhd:109]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'd:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:69488' bound to instance 'U0' of component 'axi_vdma' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/synth/system_axi_vdma_0_1.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized1' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:69927]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:39071]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:18717]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (214#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:18717]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:20533]
	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (214#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:20533]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (214#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:39071]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:64248]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:58630]
	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:57368]
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (215#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:57368]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:58343]
	Parameter C_DWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (216#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:58343]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (216#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:58630]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (216#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:64248]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized1' (216#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:69927]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_0_1' (217#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/synth/system_axi_vdma_0_1.vhd:109]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'system_axi_vdma_0_1' is unconnected for instance 'axi_vdma_1' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1863]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'system_axi_vdma_0_1' is unconnected for instance 'axi_vdma_1' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1863]
WARNING: [Synth 8-7023] instance 'axi_vdma_1' of module 'system_axi_vdma_0_1' has 45 connections declared, but only 43 given [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1863]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_1_2' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_1_2/synth/system_axi_vdma_1_2.vhd:109]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'd:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:69488' bound to instance 'U0' of component 'axi_vdma' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_1_2/synth/system_axi_vdma_1_2.vhd:352]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_1_2' (218#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_1_2/synth/system_axi_vdma_1_2.vhd:109]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'system_axi_vdma_1_2' is unconnected for instance 'axi_vdma_2' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1907]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'system_axi_vdma_1_2' is unconnected for instance 'axi_vdma_2' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1907]
WARNING: [Synth 8-7023] instance 'axi_vdma_2' of module 'system_axi_vdma_1_2' has 45 connections declared, but only 43 given [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1907]
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM1_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM2_CACHE_VALUE bound to: 4'b0011 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM1_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM2_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_IMG_INP_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_IMG_INP_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_IMG_INP_CTRL bound to: 7'b0011000 
	Parameter ADDR_IMG_OUT_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_IMG_OUT_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_IMG_OUT_CTRL bound to: 7'b0100100 
	Parameter ADDR_ROWS_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_ROWS_CTRL bound to: 7'b0101100 
	Parameter ADDR_COLS_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_COLS_CTRL bound to: 7'b0110100 
	Parameter ADDR_LOW_THRESHOLD_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_LOW_THRESHOLD_CTRL bound to: 7'b0111100 
	Parameter ADDR_HIGH_THRESHOLD_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_HIGH_THRESHOLD_CTRL bound to: 7'b1000100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_control_s_axi.v:233]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_gmem1_m_axi.v:582]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_gmem1_m_axi.v:582]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_gmem2_m_axi.v:582]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_gmem2_m_axi.v:582]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state14 bound to: 12'b100000000000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state4 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state5 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state11 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state12 bound to: 7'b1000000 
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state16 bound to: 11'b10000000000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_state4 bound to: 6'b000100 
	Parameter ap_ST_fsm_state5 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state10 bound to: 6'b100000 
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 128 - type: integer 
	Parameter din1_WIDTH bound to: 128 - type: integer 
	Parameter din2_WIDTH bound to: 128 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 128 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state8 bound to: 7'b1000000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 480 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 480 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state7 bound to: 6'b100000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state6 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state9 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
WARNING: [Synth 8-7071] port 'interrupt' of module 'system_canny_accel_0_0' is unconnected for instance 'canny_accel_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1951]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWREGION' of module 'system_canny_accel_0_0' is unconnected for instance 'canny_accel_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1951]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARREGION' of module 'system_canny_accel_0_0' is unconnected for instance 'canny_accel_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1951]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWREGION' of module 'system_canny_accel_0_0' is unconnected for instance 'canny_accel_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1951]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARREGION' of module 'system_canny_accel_0_0' is unconnected for instance 'canny_accel_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1951]
WARNING: [Synth 8-7023] instance 'canny_accel_0' of module 'system_canny_accel_0_0' has 90 connections declared, but only 85 given [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:1951]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 75.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-7071] port 'clk_out1' of module 'system_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2037]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'system_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2037]
WARNING: [Synth 8-7071] port 'clk_out3' of module 'system_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2037]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'system_clk_wiz_0_0' has 6 connections declared, but only 3 given [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2037]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/f32a/hdl/count_ip_v1_0_S00_AXI.v:371]
WARNING: [Synth 8-689] width (32) of port connection 'start_flag' does not match port width (1) of module 'count' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/f32a/hdl/count_ip_v1_0_S00_AXI.v:410]
WARNING: [Synth 8-689] width (32) of port connection 'end_flag' does not match port width (1) of module 'count' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/f32a/hdl/count_ip_v1_0_S00_AXI.v:411]
	Parameter ap_ST_fsm_state1 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 93'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 93'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 93'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 93'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 93'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 93'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 93'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 93'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 93'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 93'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 93'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 93'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 93'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 93'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 93'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 93'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 93'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 93'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 93'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 93'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 93'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 93'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 93'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 93'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 93'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 93'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 93'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 93'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 93'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 93'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 93'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 93'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 93'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 93'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 93'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 93'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 93'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 93'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 93'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 93'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 93'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 93'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 93'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 93'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 93'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 93'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 93'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 93'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 93'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 93'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 93'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 93'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 93'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 93'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 93'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 93'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 93'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 93'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 93'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 93'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 93'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 93'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 93'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 93'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM3_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM3_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM3_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM3_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM4_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM4_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM4_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM4_CACHE_VALUE bound to: 4'b0011 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM3_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM4_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_IMG_INP_DATA_0 bound to: 6'b010000 
	Parameter ADDR_IMG_INP_DATA_1 bound to: 6'b010100 
	Parameter ADDR_IMG_INP_CTRL bound to: 6'b011000 
	Parameter ADDR_IMG_OUT_DATA_0 bound to: 6'b011100 
	Parameter ADDR_IMG_OUT_DATA_1 bound to: 6'b100000 
	Parameter ADDR_IMG_OUT_CTRL bound to: 6'b100100 
	Parameter ADDR_ROWS_DATA_0 bound to: 6'b101000 
	Parameter ADDR_ROWS_CTRL bound to: 6'b101100 
	Parameter ADDR_COLS_DATA_0 bound to: 6'b110000 
	Parameter ADDR_COLS_CTRL bound to: 6'b110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b717/hdl/verilog/edgetracing_accel_control_s_axi.v:219]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b717/hdl/verilog/edgetracing_accel_gmem3_m_axi.v:582]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b717/hdl/verilog/edgetracing_accel_gmem3_m_axi.v:582]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b717/hdl/verilog/edgetracing_accel_gmem4_m_axi.v:582]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b717/hdl/verilog/edgetracing_accel_gmem4_m_axi.v:582]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 40 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 40 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter in0_WIDTH bound to: 12 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 12 - type: integer 
	Parameter in0_WIDTH bound to: 12 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 12 - type: integer 
	Parameter cal_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 17 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter in0_WIDTH bound to: 13 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 13 - type: integer 
	Parameter in0_WIDTH bound to: 13 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 13 - type: integer 
	Parameter cal_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
WARNING: [Synth 8-7071] port 'interrupt' of module 'system_edgetracing_accel_0_0' is unconnected for instance 'edgetracing_accel_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2063]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWREGION' of module 'system_edgetracing_accel_0_0' is unconnected for instance 'edgetracing_accel_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2063]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_ARREGION' of module 'system_edgetracing_accel_0_0' is unconnected for instance 'edgetracing_accel_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2063]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWREGION' of module 'system_edgetracing_accel_0_0' is unconnected for instance 'edgetracing_accel_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2063]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_ARREGION' of module 'system_edgetracing_accel_0_0' is unconnected for instance 'edgetracing_accel_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2063]
WARNING: [Synth 8-7023] instance 'edgetracing_accel_0' of module 'system_edgetracing_accel_0_0' has 90 connections declared, but only 85 given [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2063]
	Parameter WAIT_FRAME bound to: 4'b1010 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 24 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 17 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 17 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 85 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 51 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_22_axi_register_slice' is unconnected for instance 'SI_REG' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_22_axi_register_slice' has 93 connections declared, but only 92 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_22_axi_register_slice' is unconnected for instance 'MI_REG' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_22_axi_register_slice' has 93 connections declared, but only 92 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 384'b000000000000000000000000000000001000000000000011000000000000000000000000000000000000000000000000100000000000011000000000000000000000000000000000000000000000000010000000000001010000000000000000000000000000000000000000000000001000000000000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 192'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 384'b000000000000000000000000000000001000000000000011000000000000000000000000000000000000000000000000100000000000011000000000000000000000000000000000000000000000000010000000000001010000000000000000000000000000000000000000000000001000000000000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 384'b000000000000000000000000000000001000000000000011111111111111111100000000000000000000000000000000100000000000011011111111111111110000000000000000000000000000000010000000000001011111111111111111000000000000000000000000000000001000000000000010111111111111111100000000000000000000000000000000100000000000000011111111111111110000000000000000000000000000000010000000000000011111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 7 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 6'b000000 
	Parameter P_M_AXILITE_MASK bound to: 6'b000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 6 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 384'b000000000000000000000000000000001000000000000011000000000000000000000000000000000000000000000000100000000000011000000000000000000000000000000000000000000000000010000000000001010000000000000000000000000000000000000000000000001000000000000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_HIGH_ADDR bound to: 384'b000000000000000000000000000000001000000000000011111111111111111100000000000000000000000000000000100000000000011011111111111111110000000000000000000000000000000010000000000001011111111111111111000000000000000000000000000000001000000000000010111111111111111100000000000000000000000000000000100000000000000011111111111111110000000000000000000000000000000010000000000000011111111111111111 
	Parameter C_TARGET_QUAL bound to: 7'b0111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000010100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000011000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000001100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'system_rst_ps8_0_149M_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_0/synth/system_rst_ps8_0_149M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_0/synth/system_rst_ps8_0_149M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (480#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (480#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps8_0_149M_0' (481#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_0/synth/system_rst_ps8_0_149M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_rst_ps8_0_149M_0' is unconnected for instance 'rst_ps8_0_149M' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2343]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_rst_ps8_0_149M_0' is unconnected for instance 'rst_ps8_0_149M' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2343]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_rst_ps8_0_149M_0' is unconnected for instance 'rst_ps8_0_149M' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2343]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_ps8_0_149M_0' is unconnected for instance 'rst_ps8_0_149M' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2343]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_149M' of module 'system_rst_ps8_0_149M_0' has 10 connections declared, but only 6 given [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2343]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps8_0_99M_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/synth/system_rst_ps8_0_99M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/synth/system_rst_ps8_0_99M_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps8_0_99M_0' (482#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/synth/system_rst_ps8_0_99M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2350]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2350]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2350]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'system_rst_ps8_0_99M_0' has 10 connections declared, but only 7 given [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2350]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_INCLUDE_PIXEL_DROP bound to: 0 - type: integer 
	Parameter C_INCLUDE_PIXEL_REMAP_420 bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH_PIXEL_REMAP_420 bound to: 10 - type: integer 
	Parameter C_SYNC_FF bound to: 4 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 3 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
	Parameter C_DIFF_AXIS_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 27 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 27 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 27 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 27 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 27648 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 9 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 27648 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 27 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 27 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 27 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter REG_WIDTH bound to: 10 - type: integer 
	Parameter DEST_SYNC_FF bound to: 6 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter REG_WIDTH bound to: 11 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:108]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:108]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:108]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:108]
WARNING: [Synth 8-7023] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' has 26 connections declared, but only 22 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:108]
WARNING: [Synth 8-7071] port 'fid' of module 'system_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2358]
WARNING: [Synth 8-7071] port 'vtd_active_video' of module 'system_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2358]
WARNING: [Synth 8-7071] port 'vtd_vblank' of module 'system_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2358]
WARNING: [Synth 8-7071] port 'vtd_hblank' of module 'system_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2358]
WARNING: [Synth 8-7071] port 'vtd_vsync' of module 'system_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2358]
WARNING: [Synth 8-7071] port 'vtd_hsync' of module 'system_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2358]
WARNING: [Synth 8-7071] port 'vtd_field_id' of module 'system_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2358]
WARNING: [Synth 8-7071] port 'overflow' of module 'system_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2358]
WARNING: [Synth 8-7071] port 'underflow' of module 'system_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2358]
WARNING: [Synth 8-7023] instance 'v_vid_in_axi4s_0' of module 'system_v_vid_in_axi4s_0_0' has 28 connections declared, but only 19 given [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2358]
WARNING: [Synth 8-7071] port 'fid' of module 'system_v_vid_in_axi4s_0_2' is unconnected for instance 'v_vid_in_axi4s_1' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2378]
WARNING: [Synth 8-7071] port 'vtd_active_video' of module 'system_v_vid_in_axi4s_0_2' is unconnected for instance 'v_vid_in_axi4s_1' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2378]
WARNING: [Synth 8-7071] port 'vtd_vblank' of module 'system_v_vid_in_axi4s_0_2' is unconnected for instance 'v_vid_in_axi4s_1' [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2378]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'v_vid_in_axi4s_1' of module 'system_v_vid_in_axi4s_0_2' has 28 connections declared, but only 19 given [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2378]
WARNING: [Synth 8-7023] instance 'v_vid_in_axi4s_2' of module 'system_v_vid_in_axi4s_1_0' has 28 connections declared, but only 19 given [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2398]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_video_image_process_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.675428 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_video_image_process_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (504#1) [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_video_image_process_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 4 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_3.v:4667]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_3.v:4668]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_3.v:3844]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_3_3_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/synth/system_zynq_ultra_ps_e_0_0.v:368]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'system_zynq_ultra_ps_e_0_0' has 86 connections declared, but only 82 given [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/synth/system.v:2451]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 2583.270 ; gain = 1009.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 2603.016 ; gain = 1029.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 2603.016 ; gain = 1029.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3470.574 ; gain = 57.906
INFO: [Netlist 29-17] Analyzing 1048 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0_board.xdc] for cell 'system_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0_board.xdc] for cell 'system_i/rst_ps8_0_99M/U0'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0.xdc] for cell 'system_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0.xdc] for cell 'system_i/rst_ps8_0_99M/U0'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.xdc] for cell 'system_i/axi_vdma_1/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.xdc] for cell 'system_i/axi_vdma_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_1_2/system_axi_vdma_1_2.xdc] for cell 'system_i/axi_vdma_2/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_1_2/system_axi_vdma_1_2.xdc] for cell 'system_i/axi_vdma_2/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_1_2/system_axi_vdma_1_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_0/system_rst_ps8_0_149M_0_board.xdc] for cell 'system_i/rst_ps8_0_149M/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_0/system_rst_ps8_0_149M_0_board.xdc] for cell 'system_i/rst_ps8_0_149M/U0'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_0/system_rst_ps8_0_149M_0.xdc] for cell 'system_i/rst_ps8_0_149M/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_0/system_rst_ps8_0_149M_0.xdc] for cell 'system_i/rst_ps8_0_149M/U0'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_1/bd_4223_psr0_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_1/bd_4223_psr0_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_1/bd_4223_psr0_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_1/bd_4223_psr0_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_2/bd_4223_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_2/bd_4223_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_2/bd_4223_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_2/bd_4223_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_3/bd_4223_psr_aclk1_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_3/bd_4223_psr_aclk1_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_3/bd_4223_psr_aclk1_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_smc_9/bd_0/ip/ip_3/bd_4223_psr_aclk1_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/constrs_1/new/pin.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_0_IBUF'. [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/constrs_1/new/pin.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/constrs_1/new/pin.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_1_IBUF'. [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/constrs_1/new/pin.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/constrs_1/new/pin.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_2_IBUF'. [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/constrs_1/new/pin.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/constrs_1/new/pin.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'system_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'system_i/v_vid_in_axi4s_0/inst'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_2/system_v_vid_in_axi4s_0_2_clocks.xdc] for cell 'system_i/v_vid_in_axi4s_1/inst'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_2/system_v_vid_in_axi4s_0_2_clocks.xdc] for cell 'system_i/v_vid_in_axi4s_1/inst'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1_clocks.xdc] for cell 'system_i/axi_vdma_1/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1_clocks.xdc] for cell 'system_i/axi_vdma_1/U0'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_1_0/system_v_vid_in_axi4s_1_0_clocks.xdc] for cell 'system_i/v_vid_in_axi4s_2/inst'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_1_0/system_v_vid_in_axi4s_1_0_clocks.xdc] for cell 'system_i/v_vid_in_axi4s_2/inst'
Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_1_2/system_axi_vdma_1_2_clocks.xdc] for cell 'system_i/axi_vdma_2/U0'
Finished Parsing XDC File [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ip/system_axi_vdma_1_2/system_axi_vdma_1_2_clocks.xdc] for cell 'system_i/axi_vdma_2/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 7 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 4455.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1047 instances were transformed.
  BUFG => BUFGCE: 3 instances
  FDR => FDRE: 1032 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  SRL16 => SRL16E: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 4455.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:02:00 . Memory (MB): peak = 4455.684 ; gain = 2881.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_10_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer'
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'canny_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'canny_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'canny_accel_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'canny_accel_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'canny_accel_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'canny_accel_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'edgetracing_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'edgetracing_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'edgetracing_accel_gmem3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'edgetracing_accel_gmem3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'edgetracing_accel_gmem4_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'edgetracing_accel_gmem4_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_22_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_22_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_10_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            10000 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            00100 |                              101
                  SM_END |                            01000 |                              011
        SM_END_TO_ACTIVE |                            00010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized15:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'canny_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'canny_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'canny_accel_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'canny_accel_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'canny_accel_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'canny_accel_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'edgetracing_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'edgetracing_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'edgetracing_accel_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'edgetracing_accel_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'edgetracing_accel_gmem4_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'edgetracing_accel_gmem4_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edgetracing_accel_iBuff_V_0_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "edgetracing_accel_iBuff_V_0_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "edgetracing_accel_iBuff_V_0_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "edgetracing_accel_iBuff_V_0_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edgetracing_accel_iBuff_V_2_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "edgetracing_accel_iBuff_V_2_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "edgetracing_accel_iBuff_V_2_ram:/ram_reg"
INFO: [Synth 8-6904] The RAM "edgetracing_accel_oBuff_V_ram:/ram_reg" of size (depth=40 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_22_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_22_b2s_rd_cmd_fsm'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized17:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 27 for RAM "xpm_memory_base__parameterized17:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:02:21 . Memory (MB): peak = 4455.684 ; gain = 2881.691
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/mux_32_64_1_1_U92' (canny_accel_mux_32_64_1_1) to 'system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/mux_32_64_1_1_U94'
INFO: [Synth 8-223] decloning instance 'system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/mux_32_64_1_1_U92' (canny_accel_mux_32_64_1_1) to 'system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/mux_32_64_1_1_U96'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 20    
	   2 Input   52 Bit       Adders := 8     
	   2 Input   32 Bit       Adders := 34    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   4 Input   16 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 31    
	   3 Input   16 Bit       Adders := 6     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 16    
	   3 Input   13 Bit       Adders := 2     
	   5 Input   12 Bit       Adders := 4     
	   4 Input   12 Bit       Adders := 5     
	   3 Input   12 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 20    
	   2 Input   11 Bit       Adders := 14    
	   5 Input   11 Bit       Adders := 2     
	   4 Input   11 Bit       Adders := 23    
	   3 Input   11 Bit       Adders := 6     
	   4 Input   10 Bit       Adders := 29    
	   3 Input   10 Bit       Adders := 13    
	   5 Input   10 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 30    
	   2 Input    9 Bit       Adders := 34    
	   4 Input    9 Bit       Adders := 15    
	   3 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 79    
	   2 Input    7 Bit       Adders := 35    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 381   
	   2 Input    5 Bit       Adders := 45    
	   3 Input    5 Bit       Adders := 5     
	   4 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 86    
	   3 Input    4 Bit       Adders := 12    
	   4 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 111   
	   3 Input    3 Bit       Adders := 18    
	   2 Input    2 Bit       Adders := 85    
	   4 Input    2 Bit       Adders := 9     
	   2 Input    1 Bit       Adders := 21    
	   3 Input    1 Bit       Adders := 13    
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 8     
	   2 Input     11 Bit         XORs := 6     
	   2 Input     10 Bit         XORs := 6     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 64    
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1202  
+---Registers : 
	             2178 Bit    Registers := 130   
	              196 Bit    Registers := 2     
	              180 Bit    Registers := 1     
	              176 Bit    Registers := 13    
	              175 Bit    Registers := 4     
	              160 Bit    Registers := 8     
	              157 Bit    Registers := 9     
	              128 Bit    Registers := 17    
	               96 Bit    Registers := 27    
	               93 Bit    Registers := 1     
	               85 Bit    Registers := 4     
	               74 Bit    Registers := 6     
	               72 Bit    Registers := 25    
	               67 Bit    Registers := 12    
	               66 Bit    Registers := 8     
	               64 Bit    Registers := 145   
	               62 Bit    Registers := 1     
	               61 Bit    Registers := 4     
	               56 Bit    Registers := 6     
	               52 Bit    Registers := 8     
	               51 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 104   
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 6     
	               27 Bit    Registers := 6     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 32    
	               23 Bit    Registers := 2     
	               18 Bit    Registers := 31    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 183   
	               15 Bit    Registers := 18    
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 43    
	               12 Bit    Registers := 29    
	               11 Bit    Registers := 106   
	               10 Bit    Registers := 119   
	                9 Bit    Registers := 68    
	                8 Bit    Registers := 409   
	                7 Bit    Registers := 47    
	                6 Bit    Registers := 508   
	                5 Bit    Registers := 96    
	                4 Bit    Registers := 229   
	                3 Bit    Registers := 301   
	                2 Bit    Registers := 244   
	                1 Bit    Registers := 3787  
+---Multipliers : 
	              29x32  Multipliers := 1     
+---RAMs : 
	              64K Bit	(1024 X 64 bit)          RAMs := 11    
	              37K Bit	(512 X 74 bit)          RAMs := 3     
	              30K Bit	(480 X 64 bit)          RAMs := 1     
	              27K Bit	(1024 X 27 bit)          RAMs := 3     
	              20K Bit	(160 X 128 bit)          RAMs := 3     
	              18K Bit	(256 X 72 bit)          RAMs := 4     
	              16K Bit	(256 X 67 bit)          RAMs := 4     
	              10K Bit	(160 X 64 bit)          RAMs := 8     
	               2K Bit	(40 X 64 bit)          RAMs := 1     
	              192 Bit	(16 X 12 bit)          RAMs := 3     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 65    
	   2 Input  157 Bit        Muxes := 8     
	   2 Input  128 Bit        Muxes := 16    
	   2 Input   96 Bit        Muxes := 8     
	   3 Input   93 Bit        Muxes := 1     
	  94 Input   93 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 1     
	   3 Input   88 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 4     
	   2 Input   81 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 14    
	   3 Input   71 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   69 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 4     
	   2 Input   66 Bit        Muxes := 4     
	   3 Input   66 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 446   
	   2 Input   59 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 2     
	   2 Input   52 Bit        Muxes := 8     
	   2 Input   51 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 8     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 37    
	  11 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 7     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 92    
	   3 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 8     
	   2 Input   14 Bit        Muxes := 7     
	   2 Input   13 Bit        Muxes := 23    
	   4 Input   13 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 10    
	   3 Input   12 Bit        Muxes := 1     
	  13 Input   12 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 18    
	   2 Input   10 Bit        Muxes := 54    
	   3 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 36    
	   2 Input    8 Bit        Muxes := 336   
	   3 Input    8 Bit        Muxes := 13    
	   4 Input    8 Bit        Muxes := 8     
	   9 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 79    
	   4 Input    7 Bit        Muxes := 28    
	   3 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 75    
	   3 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 88    
	   5 Input    5 Bit        Muxes := 5     
	   6 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 96    
	   3 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 8     
	  11 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 34    
	  11 Input    3 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 149   
	   3 Input    3 Bit        Muxes := 7     
	   6 Input    3 Bit        Muxes := 10    
	   5 Input    3 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 843   
	   7 Input    2 Bit        Muxes := 20    
	   3 Input    2 Bit        Muxes := 50    
	   5 Input    2 Bit        Muxes := 22    
	   4 Input    2 Bit        Muxes := 72    
	  64 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 352   
	   4 Input    1 Bit        Muxes := 180   
	  10 Input    1 Bit        Muxes := 195   
	   7 Input    1 Bit        Muxes := 139   
	  12 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 2174  
	   3 Input    1 Bit        Muxes := 69    
	  11 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3505)')'.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_15ns_30_4_1_U133/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3505)')'.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U133/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U133/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U133/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U133/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U133/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U133/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U133/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_15ns_30_4_1_U133/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U133/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_15ns_30_4_1_U134/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3505)')'.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U134/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U134/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U134/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U134/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U134/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U134/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U134/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_15ns_30_4_1_U134/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U134/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_15ns_30_4_1_U135/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3505)')'.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U135/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U135/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U135/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U135/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U135/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U135/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U135/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_15ns_30_4_1_U135/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U135/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_15ns_30_4_1_U136/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3505)')'.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U136/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U136/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U136/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U136/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U136/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U136/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U136/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_15ns_30_4_1_U136/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U136/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_15ns_30_4_1_U137/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3505)')'.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U137/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U137/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U137/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U137/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U137/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U137/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U137/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_15ns_30_4_1_U137/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U137/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_15ns_30_4_1_U138/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3505)')'.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U138/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U138/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U138/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U138/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U138/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U138/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U138/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_15ns_30_4_1_U138/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U138/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_15ns_30_4_1_U139/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3505)')'.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U139/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U139/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U139/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U139/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U139/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_15ns_30_4_1_U139/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U139/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_15ns_30_4_1_U139/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_15ns_30_4_1_U139/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/p_reg_reg.
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_reg_pp0_iter0_val_V_14_reg_165_reg' and it is trimmed from '64' to '32' bits. [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_s.v:236]
INFO: [Synth 8-4471] merging register 'xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_Block_split26_proc_U0/ap_CS_fsm_reg[0:0]' into 'xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_entry53_U0/ap_CS_fsm_reg[0:0]' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_Block_split26_proc.v:99]
WARNING: [Synth 8-7129] Port img_width[2] in module canny_accel_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_width[1] in module canny_accel_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_width[0] in module canny_accel_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s is either unconnected or has no load
RAM Pipeline Warning: Read Address Register Found For RAM U_canny_accel_fifo_w64_d480_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_canny_accel_fifo_w64_d480_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5366] Implemented circuitry to prevent address collision for block RAM "p_dst_data_U/U_canny_accel_fifo_w64_d480_A_ram/mem_reg" 
RAM Pipeline Warning: Read Address Register Found For RAM U_canny_accel_fifo_w64_d480_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[40]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[41]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[42]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[43]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[44]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[45]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[46]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[47]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[8]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[9]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[10]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[11]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[12]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[13]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[14]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[15]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[16]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[17]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[18]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[19]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[20]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[21]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[22]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[23]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[32]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[33]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[34]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[35]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[36]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[37]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[38]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[39]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[24]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[25]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[26]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[27]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[28]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[29]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[30]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[31]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[32]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[33]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[34]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[35]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[36]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[37]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[38]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[39]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[40]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[41]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[42]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[43]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[44]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[45]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[46]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[47]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[48]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[49]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[50]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[51]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[52]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[53]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[54]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[55]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[0]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[1]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[1]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[2]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[2]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[3]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[3]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[4]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[4]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[5]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[5]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[6]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[6]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[7]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[48]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[50]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[49]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[51]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[52]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[53]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[54]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[55]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[56]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[57]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[58]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[59]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[60]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[61]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[63]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[62]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[0]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[1]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[1]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[2]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[2]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[3]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[3]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[4]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[4]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[5]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[5]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[6]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[6]' (FDRE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/\ap_phi_reg_pp1_iter1_buf2_V_reg_502_reg[7] )
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[7]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[8]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[8]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[9]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[9]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[10]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[10]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[11]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[11]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[12]'
INFO: [Synth 8-3886] merging instance 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[12]' (FDE) to 'xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/\ap_phi_reg_pp1_iter2_P0_V_9_reg_513_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/\imgheight_cast3_i_reg_1658_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/\zext_ln464_reg_2696_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFDuplicate_rows_3_800_1280_4_8_2_2_2_2_2_2_32_160_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFMagnitudeKernel_3_3_800_1280_4_4_8_2_2_2_32_32_160_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/\zext_ln116_reg_475_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/\zext_ln129_reg_497_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/\img_height_cast47_i_reg_2233_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_Block_split26_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_entry53_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_entry53_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/\ap_phi_reg_pp1_iter3_P0_V_9_reg_513_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_dst_mat_data_U/\U_canny_accel_fifo_w128_d2_S_ram/SRL_SIG_reg[0][79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_dst_mat_data_U/\U_canny_accel_fifo_w128_d2_S_ram/SRL_SIG_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_dst_mat_data_U/\U_canny_accel_fifo_w128_d2_S_ram/SRL_SIG_reg[1][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/\zext_ln117_reg_483_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/\zext_ln129_reg_497_reg[9] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_mul_32s_29s_32_1_1.v:13]
DSP Report: Generating DSP mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p is absorbed into DSP mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p.
DSP Report: operator mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p is absorbed into DSP mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p.
DSP Report: Generating DSP bound_reg_782_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_782_reg is absorbed into DSP bound_reg_782_reg.
DSP Report: operator mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p is absorbed into DSP bound_reg_782_reg.
DSP Report: operator mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p is absorbed into DSP bound_reg_782_reg.
DSP Report: Generating DSP mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p is absorbed into DSP mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p.
DSP Report: operator mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p is absorbed into DSP mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p.
DSP Report: Generating DSP bound_reg_782_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_782_reg is absorbed into DSP bound_reg_782_reg.
DSP Report: operator mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p is absorbed into DSP bound_reg_782_reg.
DSP Report: operator mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/p is absorbed into DSP bound_reg_782_reg.
INFO: [Synth 8-4471] merging register 'grp_Axi2Mat_fu_82/AxiStream2Mat_U0/last_blk_pxl_width_1_U0/ap_CS_fsm_reg[0:0]' into 'grp_Axi2Mat_fu_82/AxiStream2Mat_U0/cols_npc_aligned47_U0/ap_CS_fsm_reg[0:0]' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_last_blk_pxl_width_1.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_mul_16ns_16ns_32_3_1_U15/canny_accel_mul_mul_16ns_16ns_32_3_1_DSP48_0_U/p_reg_reg' and it is trimmed from '32' to '21' bits. [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_mul_mul_16ns_16ns_32_3_1.v:21]
DSP Report: Generating DSP grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_mul_16ns_16ns_32_3_1_U15/canny_accel_mul_mul_16ns_16ns_32_3_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register dstMat_rows_read_reg_98_reg is absorbed into DSP grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_mul_16ns_16ns_32_3_1_U15/canny_accel_mul_mul_16ns_16ns_32_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_mul_16ns_16ns_32_3_1_U15/canny_accel_mul_mul_16ns_16ns_32_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_mul_16ns_16ns_32_3_1_U15/canny_accel_mul_mul_16ns_16ns_32_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register dstMat_cols_read_reg_103_reg is absorbed into DSP grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_mul_16ns_16ns_32_3_1_U15/canny_accel_mul_mul_16ns_16ns_32_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_mul_16ns_16ns_32_3_1_U15/canny_accel_mul_mul_16ns_16ns_32_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_mul_16ns_16ns_32_3_1_U15/canny_accel_mul_mul_16ns_16ns_32_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_mul_16ns_16ns_32_3_1_U15/canny_accel_mul_mul_16ns_16ns_32_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_mul_16ns_16ns_32_3_1_U15/canny_accel_mul_mul_16ns_16ns_32_3_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_mul_16ns_16ns_32_3_1_U15/canny_accel_mul_mul_16ns_16ns_32_3_1_DSP48_0_U/p_reg0 is absorbed into DSP grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_mul_16ns_16ns_32_3_1_U15/canny_accel_mul_mul_16ns_16ns_32_3_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_7ns_23_4_1_U251/canny_accel_mul_mul_16ns_7ns_23_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16ns_7ns_23_4_1_U251/canny_accel_mul_mul_16ns_7ns_23_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16ns_7ns_23_4_1_U251/canny_accel_mul_mul_16ns_7ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16ns_7ns_23_4_1_U251/canny_accel_mul_mul_16ns_7ns_23_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16ns_7ns_23_4_1_U251/canny_accel_mul_mul_16ns_7ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16ns_7ns_23_4_1_U251/canny_accel_mul_mul_16ns_7ns_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16ns_7ns_23_4_1_U251/canny_accel_mul_mul_16ns_7ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16ns_7ns_23_4_1_U251/canny_accel_mul_mul_16ns_7ns_23_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_7ns_23_4_1_U251/canny_accel_mul_mul_16ns_7ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_7ns_23_4_1_U251/canny_accel_mul_mul_16ns_7ns_23_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_7ns_23_4_1_U251/canny_accel_mul_mul_16ns_7ns_23_4_1_DSP48_3_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_Mat2Axi_fu_62/Mat2Axi_Block_split13_proc_U0/ap_CS_fsm_reg[0:0]' into 'grp_Mat2Axi_fu_62/Mat2Axi_entry67_U0/ap_CS_fsm_reg[0:0]' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_Mat2Axi_Block_split13_proc.v:56]
INFO: [Synth 8-4471] merging register 'grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_npc_aligned63_U0/ap_CS_fsm_reg[0:0]' into 'grp_Mat2Axi_fu_62/Mat2Axi_entry67_U0/ap_CS_fsm_reg[0:0]' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_cols_npc_aligned63.v:101]
INFO: [Synth 8-4471] merging register 'grp_Mat2Axi_fu_62/Mat2AxiStream_U0/last_blk_pxl_width_U0/ap_CS_fsm_reg[0:0]' into 'grp_Mat2Axi_fu_62/Mat2Axi_entry67_U0/ap_CS_fsm_reg[0:0]' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_last_blk_pxl_width.v:88]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Mat2Axi_fu_62/addrbound_U0/mul_mul_16ns_11ns_27_3_1_U236/canny_accel_mul_mul_16ns_11ns_27_3_1_DSP48_2_U/p_reg_reg' and it is trimmed from '27' to '21' bits. [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/9626/hdl/verilog/canny_accel_mul_mul_16ns_11ns_27_3_1.v:21]
DSP Report: Generating DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_mul_16ns_11ns_27_3_1_U236/canny_accel_mul_mul_16ns_11ns_27_3_1_DSP48_2_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_Mat2Axi_fu_62/addrbound_U0/mul_mul_16ns_11ns_27_3_1_U236/canny_accel_mul_mul_16ns_11ns_27_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_mul_16ns_11ns_27_3_1_U236/canny_accel_mul_mul_16ns_11ns_27_3_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_Mat2Axi_fu_62/addrbound_U0/mul_mul_16ns_11ns_27_3_1_U236/canny_accel_mul_mul_16ns_11ns_27_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_mul_16ns_11ns_27_3_1_U236/canny_accel_mul_mul_16ns_11ns_27_3_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_Mat2Axi_fu_62/addrbound_U0/mul_mul_16ns_11ns_27_3_1_U236/canny_accel_mul_mul_16ns_11ns_27_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_mul_16ns_11ns_27_3_1_U236/canny_accel_mul_mul_16ns_11ns_27_3_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_Mat2Axi_fu_62/addrbound_U0/mul_mul_16ns_11ns_27_3_1_U236/canny_accel_mul_mul_16ns_11ns_27_3_1_DSP48_2_U/p_reg0 is absorbed into DSP grp_Mat2Axi_fu_62/addrbound_U0/mul_mul_16ns_11ns_27_3_1_U236/canny_accel_mul_mul_16ns_11ns_27_3_1_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-7129] Port m_axi_gmem2_ARREADY in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RVALID in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[63] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[62] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[61] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[60] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[59] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[58] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[57] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[56] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[55] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[54] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[53] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[52] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[51] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[50] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[49] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[48] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[47] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[46] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[45] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[44] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[43] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[42] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[41] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[40] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[39] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[38] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[37] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[36] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[35] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[34] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[33] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[32] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[31] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[30] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[29] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[28] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[27] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[26] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[25] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[24] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[23] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[22] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[21] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[20] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[19] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[18] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[17] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[16] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[15] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[14] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[13] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[12] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[11] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[10] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[9] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[8] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[7] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[6] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[5] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[4] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[3] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[2] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[1] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[0] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RLAST in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RID[0] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RUSER[0] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RRESP[1] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RRESP[0] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BRESP[1] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BRESP[0] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BID[0] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BUSER[0] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[31] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[30] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[29] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[28] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[27] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[26] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[25] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[24] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[23] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[22] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[21] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[20] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[19] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[18] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[17] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcMat_rows_dout[16] in module canny_accel_xfMat2Array_64_11_800_1280_32_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_AWREADY in module canny_accel_Array2xfMat_64_0_800_1280_8_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_WREADY in module canny_accel_Array2xfMat_64_0_800_1280_8_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RLAST in module canny_accel_Array2xfMat_64_0_800_1280_8_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RID[0] in module canny_accel_Array2xfMat_64_0_800_1280_8_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RUSER[0] in module canny_accel_Array2xfMat_64_0_800_1280_8_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_RRESP[1] in module canny_accel_Array2xfMat_64_0_800_1280_8_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[77] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module canny_accel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module canny_accel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module canny_accel_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module canny_accel_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module canny_accel_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module canny_accel_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[47]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[46]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[45]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[44]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[43]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[42]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[41]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[40]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[39]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[38]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[37]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[36]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[35]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[34]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[33]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[32]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[31]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[30]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[29]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[28]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[27]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[26]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[25]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[24]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[23]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[22]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[21]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[20]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[19]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[18]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[17]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[16]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[15]) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[47]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[46]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[45]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[44]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[43]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[42]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[41]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[40]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[39]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[38]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[37]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[36]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[35]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[34]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[33]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[32]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[31]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[30]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[29]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[28]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[27]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[26]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[25]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[24]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[23]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[22]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[21]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[20]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[19]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[18]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3332] Sequential element (bound_reg_782_reg[17]__0) is unused and will be removed from module canny_accel_AxiStream2MatStream_2_s.
WARNING: [Synth 8-3936] Found unconnected internal register 'edgetracing_accel_udiv_11s_6ns_11_15_seq_1_div_U/edgetracing_accel_udiv_11s_6ns_11_15_seq_1_div_u_0/remd_tmp_reg' and it is trimmed from '11' to '10' bits. [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b717/hdl/verilog/edgetracing_accel_udiv_11s_6ns_11_15_seq_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'edgetracing_accel_udiv_12ns_11ns_12_16_seq_1_div_U/edgetracing_accel_udiv_12ns_11ns_12_16_seq_1_div_u_0/remd_tmp_reg' and it is trimmed from '12' to '11' bits. [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b717/hdl/verilog/edgetracing_accel_udiv_12ns_11ns_12_16_seq_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b717/hdl/verilog/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b717/hdl/verilog/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/b717/hdl/verilog/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1.v:30]
DSP Report: Generating DSP mul_mul_13ns_11ns_24_4_1_U48/edgetracing_accel_mul_mul_13ns_11ns_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register bdrows_reg_2601_reg is absorbed into DSP mul_mul_13ns_11ns_24_4_1_U48/edgetracing_accel_mul_mul_13ns_11ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_13ns_11ns_24_4_1_U48/edgetracing_accel_mul_mul_13ns_11ns_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_mul_13ns_11ns_24_4_1_U48/edgetracing_accel_mul_mul_13ns_11ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_13ns_11ns_24_4_1_U48/edgetracing_accel_mul_mul_13ns_11ns_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_mul_13ns_11ns_24_4_1_U48/edgetracing_accel_mul_mul_13ns_11ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_13ns_11ns_24_4_1_U48/edgetracing_accel_mul_mul_13ns_11ns_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_13ns_11ns_24_4_1_U48/edgetracing_accel_mul_mul_13ns_11ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_13ns_11ns_24_4_1_U48/edgetracing_accel_mul_mul_13ns_11ns_24_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_13ns_11ns_24_4_1_U48/edgetracing_accel_mul_mul_13ns_11ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_13ns_11ns_24_4_1_U48/edgetracing_accel_mul_mul_13ns_11ns_24_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_13ns_11ns_24_4_1_U48/edgetracing_accel_mul_mul_13ns_11ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_23ns_6ns_29_4_1_U50/edgetracing_accel_mul_mul_23ns_6ns_29_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_23ns_6ns_29_4_1_U50/edgetracing_accel_mul_mul_23ns_6ns_29_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_23ns_6ns_29_4_1_U50/edgetracing_accel_mul_mul_23ns_6ns_29_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_23ns_6ns_29_4_1_U50/edgetracing_accel_mul_mul_23ns_6ns_29_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_23ns_6ns_29_4_1_U50/edgetracing_accel_mul_mul_23ns_6ns_29_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_23ns_6ns_29_4_1_U50/edgetracing_accel_mul_mul_23ns_6ns_29_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_23ns_6ns_29_4_1_U50/edgetracing_accel_mul_mul_23ns_6ns_29_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_23ns_6ns_29_4_1_U50/edgetracing_accel_mul_mul_23ns_6ns_29_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_23ns_6ns_29_4_1_U50/edgetracing_accel_mul_mul_23ns_6ns_29_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_23ns_6ns_29_4_1_U50/edgetracing_accel_mul_mul_23ns_6ns_29_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_23ns_6ns_29_4_1_U50/edgetracing_accel_mul_mul_23ns_6ns_29_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_12s_6ns_18_4_1_U49/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_12s_6ns_18_4_1_U49/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12s_6ns_18_4_1_U49/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12s_6ns_18_4_1_U49/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12s_6ns_18_4_1_U49/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12s_6ns_18_4_1_U49/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_12s_6ns_18_4_1_U49/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12s_6ns_18_4_1_U49/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12s_6ns_18_4_1_U49/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12s_6ns_18_4_1_U49/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_12s_6ns_18_4_1_U49/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_12s_6ns_18_4_1_U49/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_12s_6ns_18_4_1_U49/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/a_reg_reg is absorbed into DSP mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register sub_ln324_reg_2725_reg is absorbed into DSP mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_2ns_8ns_24ns_24_4_1_U51/edgetracing_accel_mac_muladd_2ns_8ns_24ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_6ns_30_4_1_U52/edgetracing_accel_mul_mul_24s_6ns_30_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_6ns_30_4_1_U52/edgetracing_accel_mul_mul_24s_6ns_30_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_24s_6ns_30_4_1_U52/edgetracing_accel_mul_mul_24s_6ns_30_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_24s_6ns_30_4_1_U52/edgetracing_accel_mul_mul_24s_6ns_30_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP mul_mul_24s_6ns_30_4_1_U52/edgetracing_accel_mul_mul_24s_6ns_30_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_24s_6ns_30_4_1_U52/edgetracing_accel_mul_mul_24s_6ns_30_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_24s_6ns_30_4_1_U52/edgetracing_accel_mul_mul_24s_6ns_30_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_24s_6ns_30_4_1_U52/edgetracing_accel_mul_mul_24s_6ns_30_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_6ns_30_4_1_U52/edgetracing_accel_mul_mul_24s_6ns_30_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mul_mul_24s_6ns_30_4_1_U52/edgetracing_accel_mul_mul_24s_6ns_30_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_6ns_30_4_1_U52/edgetracing_accel_mul_mul_24s_6ns_30_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_10ns_6ns_15_4_1_U53/edgetracing_accel_mul_mul_10ns_6ns_15_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register ram_row_depth_cast25_reg_2789_reg is absorbed into DSP mul_mul_10ns_6ns_15_4_1_U53/edgetracing_accel_mul_mul_10ns_6ns_15_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mul_mul_10ns_6ns_15_4_1_U53/edgetracing_accel_mul_mul_10ns_6ns_15_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mul_mul_10ns_6ns_15_4_1_U53/edgetracing_accel_mul_mul_10ns_6ns_15_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mul_mul_10ns_6ns_15_4_1_U53/edgetracing_accel_mul_mul_10ns_6ns_15_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP mul_mul_10ns_6ns_15_4_1_U53/edgetracing_accel_mul_mul_10ns_6ns_15_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mul_mul_10ns_6ns_15_4_1_U53/edgetracing_accel_mul_mul_10ns_6ns_15_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mul_mul_10ns_6ns_15_4_1_U53/edgetracing_accel_mul_mul_10ns_6ns_15_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mul_mul_10ns_6ns_15_4_1_U53/edgetracing_accel_mul_mul_10ns_6ns_15_4_1_DSP48_6_U/p_reg_tmp_reg is absorbed into DSP mul_mul_10ns_6ns_15_4_1_U53/edgetracing_accel_mul_mul_10ns_6ns_15_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mul_mul_10ns_6ns_15_4_1_U53/edgetracing_accel_mul_mul_10ns_6ns_15_4_1_DSP48_6_U/p_reg_tmp0 is absorbed into DSP mul_mul_10ns_6ns_15_4_1_U53/edgetracing_accel_mul_mul_10ns_6ns_15_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_10ns_8ns_17_4_1_U54/edgetracing_accel_mul_mul_10ns_8ns_17_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register zext_ln414_reg_2779_reg is absorbed into DSP mul_mul_10ns_8ns_17_4_1_U54/edgetracing_accel_mul_mul_10ns_8ns_17_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_10ns_8ns_17_4_1_U54/edgetracing_accel_mul_mul_10ns_8ns_17_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_10ns_8ns_17_4_1_U54/edgetracing_accel_mul_mul_10ns_8ns_17_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register zext_ln414_1_reg_3053_reg is absorbed into DSP mul_mul_10ns_8ns_17_4_1_U54/edgetracing_accel_mul_mul_10ns_8ns_17_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_10ns_8ns_17_4_1_U54/edgetracing_accel_mul_mul_10ns_8ns_17_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_10ns_8ns_17_4_1_U54/edgetracing_accel_mul_mul_10ns_8ns_17_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_10ns_8ns_17_4_1_U54/edgetracing_accel_mul_mul_10ns_8ns_17_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_10ns_8ns_17_4_1_U54/edgetracing_accel_mul_mul_10ns_8ns_17_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_10ns_8ns_17_4_1_U54/edgetracing_accel_mul_mul_10ns_8ns_17_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_10ns_8ns_17_4_1_U54/edgetracing_accel_mul_mul_10ns_8ns_17_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_10ns_8ns_17_4_1_U54/edgetracing_accel_mul_mul_10ns_8ns_17_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_10ns_8ns_17_4_1_U54/edgetracing_accel_mul_mul_10ns_8ns_17_4_1_DSP48_7_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "edgetracing_accel__GB0/oBuff_V_U/edgetracing_accel_oBuff_V_ram_U/ram_reg" of size (depth=40 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "edgetracing_accel__GB0/oBuff_V_U/edgetracing_accel_oBuff_V_ram_U/ram_reg" of size (depth=40 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module edgetracing_accel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module edgetracing_accel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module edgetracing_accel_gmem4_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module edgetracing_accel_gmem4_m_axi.
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP mul_mul_6ns_11ns_17_4_1_U23/edgetracing_accel_mul_mul_6ns_11ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_6ns_11ns_17_4_1_U23/edgetracing_accel_mul_mul_6ns_11ns_17_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_6ns_11ns_17_4_1_U23/edgetracing_accel_mul_mul_6ns_11ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_6ns_11ns_17_4_1_U23/edgetracing_accel_mul_mul_6ns_11ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_6ns_11ns_17_4_1_U23/edgetracing_accel_mul_mul_6ns_11ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_6ns_11ns_17_4_1_U23/edgetracing_accel_mul_mul_6ns_11ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_6ns_11ns_17_4_1_U23/edgetracing_accel_mul_mul_6ns_11ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_6ns_11ns_17_4_1_U23/edgetracing_accel_mul_mul_6ns_11ns_17_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_6ns_11ns_17_4_1_U23/edgetracing_accel_mul_mul_6ns_11ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_6ns_11ns_17_4_1_U23/edgetracing_accel_mul_mul_6ns_11ns_17_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_6ns_11ns_17_4_1_U23/edgetracing_accel_mul_mul_6ns_11ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_12s_6ns_18_4_1_U24/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_12s_6ns_18_4_1_U24/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12s_6ns_18_4_1_U24/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12s_6ns_18_4_1_U24/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_12s_6ns_18_4_1_U24/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12s_6ns_18_4_1_U24/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12s_6ns_18_4_1_U24/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12s_6ns_18_4_1_U24/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_12s_6ns_18_4_1_U24/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_12s_6ns_18_4_1_U24/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_12s_6ns_18_4_1_U24/edgetracing_accel_mul_mul_12s_6ns_18_4_1_DSP48_1_U/p_reg_reg.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edgetracing_accel__GB1/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "edgetracing_accel__GB1/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "edgetracing_accel__GB1/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "edgetracing_accel__GB1/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edgetracing_accel__GB1/iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "edgetracing_accel__GB1/iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "edgetracing_accel__GB1/iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edgetracing_accel__GB1/iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "edgetracing_accel__GB1/iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "edgetracing_accel__GB1/iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edgetracing_accel__GB1/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "edgetracing_accel__GB1/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "edgetracing_accel__GB1/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "edgetracing_accel__GB1/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edgetracing_accel__GB1/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "edgetracing_accel__GB1/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "edgetracing_accel__GB1/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edgetracing_accel__GB1/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "edgetracing_accel__GB1/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "edgetracing_accel__GB1/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edgetracing_accel__GB1/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "edgetracing_accel__GB1/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "edgetracing_accel__GB1/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "edgetracing_accel__GB1/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edgetracing_accel__GB1/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "edgetracing_accel__GB1/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "edgetracing_accel__GB1/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edgetracing_accel__GB1/iBuff_V_2_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "edgetracing_accel__GB1/iBuff_V_2_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "edgetracing_accel__GB1/iBuff_V_2_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edgetracing_accel__GB1/iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "edgetracing_accel__GB1/iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "edgetracing_accel__GB1/iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "edgetracing_accel__GB1/iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edgetracing_accel__GB1/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "edgetracing_accel__GB1/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "edgetracing_accel__GB1/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "edgetracing_accel__GB1/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:65478]
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:65537]
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:65538]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44276]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44271]
INFO: [Synth 8-6904] The RAM "axi_vdma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/sig_stbs_asserted0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:64844]
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:64845]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44276]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44271]
INFO: [Synth 8-6904] The RAM "axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/sig_stbs_asserted0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "axi_vdma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-6904] The RAM "axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:64844]
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd:64845]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44276]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44271]
INFO: [Synth 8-6904] The RAM "axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [d:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.srcs/sources_1/bd/system/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/sig_stbs_asserted0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"v_vid_in_axi4s_1/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 27 for RAM "v_vid_in_axi4s_1/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"v_vid_in_axi4s_0/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 27 for RAM "v_vid_in_axi4s_0/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"v_vid_in_axi4s_2/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 27 for RAM "v_vid_in_axi4s_2/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:03:19 . Memory (MB): peak = 4455.684 ; gain = 2881.691
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                                                                                                               | RTL Object                                                                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0                                                                                                                                                                                   | buf_V_0_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg              | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0                                                                                                                                                                                   | buf_V_1_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg              | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0                                                                                                                                                                                   | buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg              | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70                                                                                                                     | buf_V_0_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg              | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70                                                                                                                     | buf_V_1_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg              | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70                                                                                                                     | buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg              | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0                                                                                                                                                                          | angle_V_0_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_angle_V_0_ram_U/ram_reg | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0                                                                                                                                                                          | angle_V_1_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_angle_V_0_ram_U/ram_reg | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0                                                                                                                                                                          | buf_V_0_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg     | 160 x 128(READ_FIRST)  | W |   | 160 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0                                                                                                                                                                          | buf_V_1_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg     | 160 x 128(READ_FIRST)  | W |   | 160 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0                                                                                                                                                                          | buf_V_2_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg     | 160 x 128(READ_FIRST)  | W |   | 160 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|p_dst_data_U                                                                                                                                                                                                                              | U_canny_accel_fifo_w64_d480_A_ram/mem_reg                                                                       | 480 x 64(READ_FIRST)   | W |   | 480 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gmem1_m_axi_U                                                                                                                                                                                                                             | bus_read/buff_rdata/mem_reg                                                                                     | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gmem2_m_axi_U                                                                                                                                                                                                                             | bus_write/buff_wdata/mem_reg                                                                                    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gmem3_m_axi_U                                                                                                                                                                                                                             | bus_write/buff_wdata/mem_reg                                                                                    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gmem3_m_axi_U                                                                                                                                                                                                                             | bus_read/buff_rdata/mem_reg                                                                                     | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gmem4_m_axi_U                                                                                                                                                                                                                             | bus_write/buff_wdata/mem_reg                                                                                    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|edgetracing_accel__GB1                                                                                                                                                                                                                    | iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg                                                          | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
|edgetracing_accel__GB1                                                                                                                                                                                                                    | iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|edgetracing_accel__GB1                                                                                                                                                                                                                    | iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|edgetracing_accel__GB1                                                                                                                                                                                                                    | iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
|edgetracing_accel__GB1                                                                                                                                                                                                                    | iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|edgetracing_accel__GB1                                                                                                                                                                                                                    | iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|edgetracing_accel__GB1                                                                                                                                                                                                                    | iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
|edgetracing_accel__GB1                                                                                                                                                                                                                    | iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|edgetracing_accel__GB1                                                                                                                                                                                                                    | iBuff_V_2_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|edgetracing_accel__GB1                                                                                                                                                                                                                    | iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
|edgetracing_accel__GB1                                                                                                                                                                                                                    | iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
|axi_vdma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                                                | 512 x 74(NO_CHANGE)    | W |   | 512 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                                                | 512 x 74(NO_CHANGE)    | W |   | 512 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                                                | 512 x 74(NO_CHANGE)    | W |   | 512 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|v_vid_in_axi4s_1/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                                                            | gen_wr_a.gen_word_narrow.mem_reg                                                                                | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|v_vid_in_axi4s_0/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                                                            | gen_wr_a.gen_word_narrow.mem_reg                                                                                | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|v_vid_in_axi4s_2/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                                                            | gen_wr_a.gen_word_narrow.mem_reg                                                                                | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name                                                                                                                                                                                                                                 | RTL Object                                        | Inference      | Size (Depth x Width) | Primitives                   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+----------------------+------------------------------+
|system_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s00_nodesi_4_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s00_nodesi_4_0/\s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 33              | RAM32M16 x 3	                | 
|system_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s01_nodesi_4_1/\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s01_nodesi_4_1/\s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 33              | RAM32M16 x 3	                | 
|system_i/axi_smc/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s02_nodesi_4_2/\s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s02_nodesi_4_2/\s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 33              | RAM32M16 x 3	                | 
|system_i/axi_smc/\inst/s04_nodes/s04_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s04_nodes/s04_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s04_nodesi_4_3/\s04_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s04_nodesi_4_3/\s04_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s04_nodesi_4_3/\s04_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 33              | RAM32M16 x 3	                | 
|system_i/axi_smc/s04_nodesi_4_3/\s04_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 175             | RAM32M16 x 13	               | 
|system_i/axi_smc/\inst/s05_nodes/s05_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s05_nodes/s05_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s05_nodesi_4_4/\s05_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s05_nodesi_4_4/\s05_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s05_nodesi_4_4/\s05_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 33              | RAM32M16 x 3	                | 
|system_i/axi_smc/s05_nodesi_4_4/\s05_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 175             | RAM32M16 x 13	               | 
|system_i/axi_smc/\inst/s06_nodes/s06_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s06_nodes/s06_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s06_nodesi_4_5/\s06_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s06_nodesi_4_5/\s06_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s06_nodesi_4_5/\s06_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 33              | RAM32M16 x 3	                | 
|system_i/axi_smc/s06_nodesi_4_5/\s06_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 175             | RAM32M16 x 13	               | 
|system_i/axi_smc/\inst/s07_nodes/s07_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s07_nodes/s07_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s07_nodesi_4_6/\s07_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s07_nodesi_4_6/\s07_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s07_nodesi_4_6/\s07_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 33              | RAM32M16 x 3	                | 
|system_i/axi_smc/s07_nodesi_4_6/\s07_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 175             | RAM32M16 x 13	               | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 196             | RAM32M16 x 14	               | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 196             | RAM32M16 x 14	               | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 25              | RAM32M16 x 2	                | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                        | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 15              | RAM32M16 x 2	                | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 25              | RAM32M16 x 2	                | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                        | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 157             | RAM32M16 x 12	               | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[7].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                        | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 180             | RAM32M16 x 13	               | 
|edgetracing_accel__GB0                                                                                                                                                                                                                      | oBuff_V_U/edgetracing_accel_oBuff_V_ram_U/ram_reg | Implied        | 64 x 64              | RAM16X1S x 64	RAM32X1S x 64	 | 
|axi_vdma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                  | Implied        | 16 x 12              | RAM32M16 x 1	                | 
|axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                  | Implied        | 16 x 12              | RAM32M16 x 1	                | 
|axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                  | Implied        | 16 x 12              | RAM32M16 x 1	                | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1      | (A2*(B:0x3505)')' | 16     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1      | (A2*(B:0x3505)')' | 16     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1      | (A2*(B:0x3505)')' | 16     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1      | (A2*(B:0x3505)')' | 16     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1      | (A2*(B:0x3505)')' | 16     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1      | (A2*(B:0x3505)')' | 16     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1      | (A2*(B:0x3505)')' | 16     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1      | (A2*(B:0x3505)')' | 16     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|canny_accel_AxiStream2MatStream_2_s               | A*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|canny_accel_AxiStream2MatStream_2_s               | (PCIN>>17)+A*B    | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|canny_accel_AxiStream2MatStream_2_s               | A*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|canny_accel_AxiStream2MatStream_2_s               | (PCIN>>17)+A*B    | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|canny_accel_Array2xfMat_64_0_800_1280_8_2_s       | (A''*B'')'        | 16     | 16     | -      | -      | 21     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|canny_accel_mul_mul_16ns_7ns_23_4_1_DSP48_3       | (A2*B2)'          | 16     | 7      | -      | -      | 23     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|canny_accel_mul_mul_16ns_11ns_27_3_1_DSP48_2      | (A2*B2)'          | 16     | 11     | -      | -      | 21     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|edgetracing_accel__GB0                            | (A2*B'')'         | 13     | 11     | -      | -      | 24     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|edgetracing_accel_mul_mul_23ns_6ns_29_4_1_DSP48_3 | (A2*B2)'          | 23     | 6      | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|edgetracing_accel__GB0                            | (A2*B'')'         | 12     | 7      | -      | -      | 19     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|edgetracing_accel__GB0                            | (C'+(A2*B'')')'   | 24     | 18     | 24     | -      | 24     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|edgetracing_accel__GB0                            | (A2*B2)'          | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|edgetracing_accel__GB0                            | (A2*B'')'         | 10     | 6      | -      | -      | 15     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|edgetracing_accel__GB0                            | (A''*B'')'        | 10     | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|edgetracing_accel_mul_mul_6ns_11ns_17_4_1_DSP48_0 | (A2*B2)'          | 11     | 6      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|edgetracing_accel_TopDown_11_3_1024_s             | (A2*B2)'          | 12     | 7      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/inst/clk_in1' to pin 'zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:03:37 . Memory (MB): peak = 4455.684 ; gain = 2881.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5556] The block RAM "system_i/edgetracing_accel_0/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "system_i/edgetracing_accel_0/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "system_i/edgetracing_accel_0/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "system_i/edgetracing_accel_0/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "system_i/edgetracing_accel_0/iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "system_i/edgetracing_accel_0/iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "system_i/edgetracing_accel_0/iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "system_i/edgetracing_accel_0/iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "system_i/edgetracing_accel_0/iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "system_i/edgetracing_accel_0/iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "system_i/edgetracing_accel_0/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "system_i/edgetracing_accel_0/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "system_i/edgetracing_accel_0/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "system_i/edgetracing_accel_0/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "system_i/edgetracing_accel_0/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "system_i/edgetracing_accel_0/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "system_i/edgetracing_accel_0/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "system_i/edgetracing_accel_0/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "system_i/edgetracing_accel_0/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "system_i/edgetracing_accel_0/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "system_i/edgetracing_accel_0/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "system_i/edgetracing_accel_0/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "system_i/edgetracing_accel_0/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "system_i/edgetracing_accel_0/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "system_i/edgetracing_accel_0/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "system_i/edgetracing_accel_0/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "system_i/edgetracing_accel_0/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "system_i/edgetracing_accel_0/iBuff_V_2_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "system_i/edgetracing_accel_0/iBuff_V_2_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "system_i/edgetracing_accel_0/iBuff_V_2_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "system_i/edgetracing_accel_0/iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "system_i/edgetracing_accel_0/iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "system_i/edgetracing_accel_0/iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "system_i/edgetracing_accel_0/iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "system_i/edgetracing_accel_0/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "system_i/edgetracing_accel_0/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "system_i/edgetracing_accel_0/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "system_i/edgetracing_accel_0/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:03:52 . Memory (MB): peak = 4455.684 ; gain = 2881.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                                                                                                               | RTL Object                                                                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0                                                                                                                                                                                   | buf_V_0_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg              | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0                                                                                                                                                                                   | buf_V_1_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg              | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0                                                                                                                                                                                   | buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg              | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70                                                                                                                     | buf_V_0_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg              | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70                                                                                                                     | buf_V_1_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg              | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70                                                                                                                     | buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg              | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0                                                                                                                                                                          | angle_V_0_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_angle_V_0_ram_U/ram_reg | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0                                                                                                                                                                          | angle_V_1_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_angle_V_0_ram_U/ram_reg | 160 x 64(READ_FIRST)   | W |   | 160 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0                                                                                                                                                                          | buf_V_0_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg     | 160 x 128(READ_FIRST)  | W |   | 160 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0                                                                                                                                                                          | buf_V_1_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg     | 160 x 128(READ_FIRST)  | W |   | 160 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0                                                                                                                                                                          | buf_V_2_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg     | 160 x 128(READ_FIRST)  | W |   | 160 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|p_dst_data_U                                                                                                                                                                                                                              | U_canny_accel_fifo_w64_d480_A_ram/mem_reg                                                                       | 480 x 64(READ_FIRST)   | W |   | 480 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gmem1_m_axi_U                                                                                                                                                                                                                             | bus_read/buff_rdata/mem_reg                                                                                     | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gmem2_m_axi_U                                                                                                                                                                                                                             | bus_write/buff_wdata/mem_reg                                                                                    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gmem3_m_axi_U                                                                                                                                                                                                                             | bus_write/buff_wdata/mem_reg                                                                                    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gmem3_m_axi_U                                                                                                                                                                                                                             | bus_read/buff_rdata/mem_reg                                                                                     | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gmem4_m_axi_U                                                                                                                                                                                                                             | bus_write/buff_wdata/mem_reg                                                                                    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|system_i/edgetracing_accel_0                                                                                                                                                                                                              | iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg                                                          | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
|system_i/edgetracing_accel_0                                                                                                                                                                                                              | iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|system_i/edgetracing_accel_0                                                                                                                                                                                                              | iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|system_i/edgetracing_accel_0                                                                                                                                                                                                              | iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
|system_i/edgetracing_accel_0                                                                                                                                                                                                              | iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|system_i/edgetracing_accel_0                                                                                                                                                                                                              | iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|system_i/edgetracing_accel_0                                                                                                                                                                                                              | iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
|system_i/edgetracing_accel_0                                                                                                                                                                                                              | iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|system_i/edgetracing_accel_0                                                                                                                                                                                                              | iBuff_V_2_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|system_i/edgetracing_accel_0                                                                                                                                                                                                              | iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
|system_i/edgetracing_accel_0                                                                                                                                                                                                              | iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg                                                           | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
|axi_vdma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                                                | 512 x 74(NO_CHANGE)    | W |   | 512 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                                                | 512 x 74(NO_CHANGE)    | W |   | 512 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                                                | 512 x 74(NO_CHANGE)    | W |   | 512 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|v_vid_in_axi4s_1/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                                                            | gen_wr_a.gen_word_narrow.mem_reg                                                                                | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|v_vid_in_axi4s_0/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                                                            | gen_wr_a.gen_word_narrow.mem_reg                                                                                | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|v_vid_in_axi4s_2/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                                                            | gen_wr_a.gen_word_narrow.mem_reg                                                                                | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name                                                                                                                                                                                                                                 | RTL Object                                        | Inference      | Size (Depth x Width) | Primitives                   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+----------------------+------------------------------+
|system_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s00_nodesi_4_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s00_nodesi_4_0/\s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 33              | RAM32M16 x 3	                | 
|system_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s01_nodesi_4_1/\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s01_nodesi_4_1/\s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 33              | RAM32M16 x 3	                | 
|system_i/axi_smc/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s02_nodesi_4_2/\s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s02_nodesi_4_2/\s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 33              | RAM32M16 x 3	                | 
|system_i/axi_smc/\inst/s04_nodes/s04_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s04_nodes/s04_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s04_nodesi_4_3/\s04_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s04_nodesi_4_3/\s04_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s04_nodesi_4_3/\s04_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 175             | RAM32M16 x 13	               | 
|system_i/axi_smc/\inst/s05_nodes/s05_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s05_nodes/s05_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s05_nodesi_4_4/\s05_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s05_nodesi_4_4/\s05_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s05_nodesi_4_4/\s05_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 175             | RAM32M16 x 13	               | 
|system_i/axi_smc/\inst/s06_nodes/s06_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s06_nodes/s06_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s06_nodesi_4_5/\s06_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s06_nodesi_4_5/\s06_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s06_nodesi_4_5/\s06_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 175             | RAM32M16 x 13	               | 
|system_i/axi_smc/\inst/s07_nodes/s07_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 18              | RAM32M16 x 2	                | 
|system_i/axi_smc/\inst/s07_nodes/s07_w_node/inst /inst_mi_handleri_4_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 160             | RAM32M16 x 12	               | 
|system_i/axi_smc/s07_nodesi_4_6/\s07_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s07_nodesi_4_6/\s07_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 176             | RAM32M16 x 13	               | 
|system_i/axi_smc/s07_nodesi_4_6/\s07_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 175             | RAM32M16 x 13	               | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 196             | RAM32M16 x 14	               | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 196             | RAM32M16 x 14	               | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 25              | RAM32M16 x 2	                | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                        | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 15              | RAM32M16 x 2	                | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                  | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 25              | RAM32M16 x 2	                | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                        | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 157             | RAM32M16 x 12	               | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[7].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 4 x 1                | RAM16X1D x 1	                | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                        | gen_wr_a.gen_word_narrow.mem_reg                  | User Attribute | 32 x 180             | RAM32M16 x 13	               | 
|edgetracing_accel__GB0                                                                                                                                                                                                                      | oBuff_V_U/edgetracing_accel_oBuff_V_ram_U/ram_reg | Implied        | 64 x 64              | RAM16X1S x 64	RAM32X1S x 64	 | 
|axi_vdma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                  | Implied        | 16 x 12              | RAM32M16 x 1	                | 
|axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                  | Implied        | 16 x 12              | RAM32M16 x 1	                | 
|axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                  | Implied        | 16 x 12              | RAM32M16 x 1	                | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_0_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_1_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/buf_V_0_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/buf_V_1_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/angle_V_0_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_angle_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/angle_V_1_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_angle_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_0_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_0_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_1_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_1_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_2_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_2_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58i_3_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_dst_data_U/U_canny_accel_fifo_w64_d480_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/insti_3/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/insti_3/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_2_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_2_0/inst/gmem3_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_2_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_3_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_2_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_2_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_2_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_1_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/insti_1/inst/iBuff_V_0_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-139] cannot merge instances system_i/i_3_0/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  and system_i/i_3_0/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_STS_MNGR/halted_clr_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/i_3_0/axi_vdma_0/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  and system_i/i_3_0/axi_vdma_0/U0/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_STS_MNGR/halted_clr_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/i_3_0/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_STS_MNGR/halted_clr_reg  and system_i/i_3_0/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/i_3_0/axi_vdma_0/U0/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_STS_MNGR/halted_clr_reg  and system_i/i_3_0/axi_vdma_0/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/i_3_1/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  and system_i/i_3_1/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_STS_MNGR/halted_clr_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/i_3_1/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_STS_MNGR/halted_clr_reg  and system_i/i_3_1/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  because of non-equivalent assertions
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:04:23 . Memory (MB): peak = 4501.344 ; gain = 2927.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_0_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_1_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/buf_V_0_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/buf_V_1_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/angle_V_0_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_angle_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/angle_V_1_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_angle_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_0_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_0_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_1_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_1_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_2_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_2_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_dst_data_U/U_canny_accel_fifo_w64_d480_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_10_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_9_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_8_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_7_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_6_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_5_U/edgetracing_accel_iBuff_V_2_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_i/edgetracing_accel_0/inst/iBuff_V_4_U/edgetracing_accel_iBuff_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:04:40 . Memory (MB): peak = 4553.562 ; gain = 2979.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:10 ; elapsed = 00:04:40 . Memory (MB): peak = 4553.562 ; gain = 2979.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:04:50 . Memory (MB): peak = 4553.562 ; gain = 2979.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:04:51 . Memory (MB): peak = 4553.562 ; gain = 2979.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:15 ; elapsed = 00:04:52 . Memory (MB): peak = 4553.562 ; gain = 2979.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:04:52 . Memory (MB): peak = 4553.562 ; gain = 2979.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                    | RTL Name                                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_edgetracing_accel_0_0   | inst/icmp_ln452_reg_3112_pp3_iter6_reg_reg[0]                                                                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_edgetracing_accel_0_0   | inst/udiv_11s_6ns_11_15_seq_1_U43/edgetracing_accel_udiv_11s_6ns_11_15_seq_1_div_U/edgetracing_accel_udiv_11s_6ns_11_15_seq_1_div_u_0/r_stage_reg[11]       | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_edgetracing_accel_0_0   | inst/udiv_12ns_11ns_12_16_seq_1_U44/edgetracing_accel_udiv_12ns_11ns_12_16_seq_1_div_U/edgetracing_accel_udiv_12ns_11ns_12_16_seq_1_div_u_0/r_stage_reg[12] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_edgetracing_accel_0_0   | inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_u_0/r_stage_reg[13]    | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_vdma                       | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg                     | 6      | 3     | NO           | NO                 | NO                | 3      | 0       | 
|axi_vdma                       | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg                         | 3      | 3     | NO           | NO                 | NO                | 3      | 0       | 
|system_video_image_process_0_1 | inst/u_gray_median_filter/u_median_3x3/median_frame_vsync_r_reg[2]                                                                                          | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_video_image_process_0_1 | inst/u_gray_median_filter/u_median_3x3/median_frame_href_r_reg[2]                                                                                           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_video_image_process_0_1 | inst/u_gray_median_filter/u_median_3x3/median_frame_clken_r_reg[2]                                                                                          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_video_image_process_0_0 | inst/u_gray_median_filter/u_median_3x3/median_frame_vsync_r_reg[2]                                                                                          | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_video_image_process_0_0 | inst/u_gray_median_filter/u_median_3x3/median_frame_href_r_reg[2]                                                                                           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_video_image_process_0_0 | inst/u_gray_median_filter/u_median_3x3/median_frame_clken_r_reg[2]                                                                                          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_video_image_process_1_0 | inst/u_gray_median_filter/u_median_3x3/median_frame_vsync_r_reg[2]                                                                                          | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_video_image_process_1_0 | inst/u_gray_median_filter/u_median_3x3/median_frame_href_r_reg[2]                                                                                           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_video_image_process_1_0 | inst/u_gray_median_filter/u_median_3x3/median_frame_clken_r_reg[2]                                                                                          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg             | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 68     | 68         | 68     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]  | 23     | 23         | 23     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[3]  | 36     | 36         | 36     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[4]                | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[4]                | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14]               | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[4]                | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[4]                | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[4]                | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14]               | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[4]                | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__17    | SRL_SIG_reg[2]            | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__18    | SRL_SIG_reg[5]            | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__19    | SRL_SIG_reg[2]            | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__20    | SRL_SIG_reg[2]            | 11     | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__21    | SRL_SIG_reg[3]            | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__22    | SRL_SIG_reg[3]            | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__23    | SRL_SIG_reg[5]            | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__24    | SRL_SIG_reg[3]            | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__25    | SRL_SIG_reg[3]            | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__26    | SRL_SIG_reg[2]            | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__27    | SRL_SIG_reg[3]            | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__28    | SRL_SIG_reg[3]            | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__29    | SRL_SIG_reg[3]            | 11     | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__30    | SRL_SIG_reg[3]            | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__31    | SRL_SIG_reg[2]            | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__32    | SRL_SIG_reg[2]            | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__33    | SRL_SIG_reg[3]            | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__34    | mem_reg[4]                | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__35    | mem_reg[4]                | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__36    | mem_reg[14]               | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__37    | mem_reg[4]                | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__38    | mem_reg[4]                | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__39    | mem_reg[4]                | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__40    | mem_reg[14]               | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__41    | mem_reg[4]                | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__42    | memory_reg[3]             | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__43    | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__44    | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__45    | memory_reg[31]            | 17     | 17         | 0      | 17      | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     6|
|2     |BUFG_PS         |     2|
|3     |CARRY8          |   903|
|4     |DSP_ALU         |    23|
|6     |DSP_A_B_DATA    |    23|
|11    |DSP_C_DATA      |    23|
|13    |DSP_MULTIPLIER  |    23|
|14    |DSP_M_DATA      |    23|
|16    |DSP_OUTPUT      |    23|
|18    |DSP_PREADD      |    23|
|19    |DSP_PREADD_DATA |    23|
|20    |FIFO36E2        |     9|
|21    |LUT1            |  1845|
|22    |LUT2            |  4287|
|23    |LUT3            |  9545|
|24    |LUT4            |  8047|
|25    |LUT5            |  7535|
|26    |LUT6            |  9571|
|27    |MMCME4_ADV      |     1|
|28    |MUXF7           |   288|
|29    |PS8             |     1|
|30    |RAM16X1D        |     7|
|31    |RAM16X1S        |    64|
|32    |RAM32M16        |   270|
|33    |RAM32X1S        |    64|
|34    |RAMB18E2        |     9|
|36    |RAMB36E2        |    48|
|42    |SRL16           |     5|
|43    |SRL16E          |  1380|
|44    |SRLC32E         |    51|
|45    |FDCE            |  1159|
|46    |FDR             |   589|
|47    |FDRE            | 37709|
|48    |FDSE            |   861|
|49    |IBUF            |    34|
|50    |IOBUF           |     6|
|51    |OBUF            |     6|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:04:53 . Memory (MB): peak = 4553.562 ; gain = 2979.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 550 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:03:40 . Memory (MB): peak = 4553.562 ; gain = 1126.902
Synthesis Optimization Complete : Time (s): cpu = 00:02:15 ; elapsed = 00:04:56 . Memory (MB): peak = 4553.562 ; gain = 2979.570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4567.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance system_i/clk_wiz_0/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4713.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1067 instances were transformed.
  BUFG => BUFGCE: 6 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 23 instances
  FDR => FDRE: 589 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 33 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 270 instances
  RAM32X1S => RAM32X1S (RAMS32): 64 instances
  SRL16 => SRL16E: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
1206 Infos, 507 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:26 ; elapsed = 00:05:25 . Memory (MB): peak = 4713.863 ; gain = 3574.102
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/MPSoC-P4/ov5640/thr_hls_compact_1280_800/thr_hls_compact_1280_800.runs/synth_1/system_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 4713.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 11:34:29 2024...
