

================================================================
== Vitis HLS Report for 'hscale_core_polyphase'
================================================================
* Date:           Mon Aug 29 12:25:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  4.470 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min |   max   |   Type  |
    +---------+---------+----------+-----------+------+---------+---------+
    |     1127|  2106391|  6.339 us|  11.848 ms|  1127|  2106391|       no|
    +---------+---------+----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |                                                                                     |                                                                          |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                                       Instance                                      |                                  Module                                  |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202  |hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap  |      389|      389|  2.188 us|   2.188 us|  389|   389|       no|
        |grp_hscale_core_polyphase_Pipeline_loop_width_fu_220                                 |hscale_core_polyphase_Pipeline_loop_width                                 |       43|     1947|  0.242 us|  10.952 us|   43|  1947|       no|
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |      736|  2106000|  46 ~ 1950|          -|          -|  16 ~ 1080|        no|
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   18|    2326|   1972|    -|
|Memory           |        -|    -|      96|     96|    -|
|Multiplexer      |        -|    -|       -|    289|    -|
|Register         |        -|    -|     187|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|    2609|   2454|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    8|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                       Instance                                      |                                  Module                                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202  |hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap  |        0|   0|   200|   234|    0|
    |grp_hscale_core_polyphase_Pipeline_loop_width_fu_220                                 |hscale_core_polyphase_Pipeline_loop_width                                 |        0|  18|  2126|  1738|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                |                                                                          |        0|  18|  2326|  1972|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                       Module                       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |FiltCoeff_U    |hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_1_U  |hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_2_U  |hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_3_U  |hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_4_U  |hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_5_U  |hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    +---------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                                    |        0|  96|  96|    0|   384|   96|     6|         6144|
    +---------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize   |         +|   0|  0|  12|          11|           3|
    |grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_add_ln637  |         +|   0|  0|  12|          11|           3|
    |y_6_fu_325_p2                                                   |         +|   0|  0|  12|          11|           1|
    |empty_46_fu_297_p2                                              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln224_fu_277_p2                                            |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln637_fu_320_p2                                            |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state1                                                 |        or|   0|  0|   2|           1|           1|
    |TotalPixels_fu_283_p3                                           |    select|   0|  0|  11|           1|          11|
    |p_v1_fu_303_p3                                                  |    select|   0|  0|  11|           1|          11|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                           |          |   0|  0|  97|          79|          73|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |FiltCoeff_1_address0   |  14|          3|    6|         18|
    |FiltCoeff_1_ce0        |  14|          3|    1|          3|
    |FiltCoeff_1_we0        |   9|          2|    1|          2|
    |FiltCoeff_2_address0   |  14|          3|    6|         18|
    |FiltCoeff_2_ce0        |  14|          3|    1|          3|
    |FiltCoeff_2_we0        |   9|          2|    1|          2|
    |FiltCoeff_3_address0   |  14|          3|    6|         18|
    |FiltCoeff_3_ce0        |  14|          3|    1|          3|
    |FiltCoeff_3_we0        |   9|          2|    1|          2|
    |FiltCoeff_4_address0   |  14|          3|    6|         18|
    |FiltCoeff_4_ce0        |  14|          3|    1|          3|
    |FiltCoeff_4_we0        |   9|          2|    1|          2|
    |FiltCoeff_5_address0   |  14|          3|    6|         18|
    |FiltCoeff_5_ce0        |  14|          3|    1|          3|
    |FiltCoeff_5_we0        |   9|          2|    1|          2|
    |FiltCoeff_address0     |  14|          3|    6|         18|
    |FiltCoeff_ce0          |  14|          3|    1|          3|
    |FiltCoeff_we0          |   9|          2|    1|          2|
    |ap_NS_fsm              |  31|          6|    1|          6|
    |ap_done                |   9|          2|    1|          2|
    |stream_scaled_write    |   9|          2|    1|          2|
    |stream_upsampled_read  |   9|          2|    1|          2|
    |y_fu_72                |   9|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 289|         62|   63|        172|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                               | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |PixArray_val_V_10_0_fu_104                                                                        |   8|   0|    8|          0|
    |PixArray_val_V_11_0_fu_108                                                                        |   8|   0|    8|          0|
    |PixArray_val_V_12_0_fu_112                                                                        |   8|   0|    8|          0|
    |PixArray_val_V_13_0_fu_116                                                                        |   8|   0|    8|          0|
    |PixArray_val_V_14_0_fu_120                                                                        |   8|   0|    8|          0|
    |PixArray_val_V_15_047_fu_124                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_16_048_fu_128                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_17_049_fu_132                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_18_050_fu_136                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_19_051_fu_140                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_20_052_fu_144                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_21_053_fu_148                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_22_054_fu_152                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_23_055_fu_156                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_3_0_fu_76                                                                          |   8|   0|    8|          0|
    |PixArray_val_V_4_0_fu_80                                                                          |   8|   0|    8|          0|
    |PixArray_val_V_5_0_fu_84                                                                          |   8|   0|    8|          0|
    |PixArray_val_V_6_0_fu_88                                                                          |   8|   0|    8|          0|
    |PixArray_val_V_7_0_fu_92                                                                          |   8|   0|    8|          0|
    |PixArray_val_V_8_0_fu_96                                                                          |   8|   0|    8|          0|
    |PixArray_val_V_9_0_fu_100                                                                         |   8|   0|    8|          0|
    |ap_CS_fsm                                                                                         |   5|   0|    5|          0|
    |ap_done_reg                                                                                       |   1|   0|    1|          0|
    |grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg                                 |   1|   0|    1|          0|
    |y_fu_72                                                                                           |  11|   0|   11|          0|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                             | 187|   0|  187|          0|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|stream_upsampled_dout            |   in|   24|     ap_fifo|       stream_upsampled|       pointer|
|stream_upsampled_num_data_valid  |   in|    5|     ap_fifo|       stream_upsampled|       pointer|
|stream_upsampled_fifo_cap        |   in|    5|     ap_fifo|       stream_upsampled|       pointer|
|stream_upsampled_empty_n         |   in|    1|     ap_fifo|       stream_upsampled|       pointer|
|stream_upsampled_read            |  out|    1|     ap_fifo|       stream_upsampled|       pointer|
|Height                           |   in|   16|     ap_none|                 Height|       pointer|
|WidthIn                          |   in|   16|     ap_none|                WidthIn|       pointer|
|WidthOut                         |   in|   16|     ap_none|               WidthOut|       pointer|
|hfltCoeff_address0               |  out|    9|   ap_memory|              hfltCoeff|         array|
|hfltCoeff_ce0                    |  out|    1|   ap_memory|              hfltCoeff|         array|
|hfltCoeff_q0                     |   in|   16|   ap_memory|              hfltCoeff|         array|
|phasesH_address0                 |  out|   11|   ap_memory|                phasesH|         array|
|phasesH_ce0                      |  out|    1|   ap_memory|                phasesH|         array|
|phasesH_q0                       |   in|    9|   ap_memory|                phasesH|         array|
|stream_scaled_din                |  out|   24|     ap_fifo|          stream_scaled|       pointer|
|stream_scaled_num_data_valid     |   in|    5|     ap_fifo|          stream_scaled|       pointer|
|stream_scaled_fifo_cap           |   in|    5|     ap_fifo|          stream_scaled|       pointer|
|stream_scaled_full_n             |   in|    1|     ap_fifo|          stream_scaled|       pointer|
|stream_scaled_write              |  out|    1|     ap_fifo|          stream_scaled|       pointer|
+---------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%PixArray_val_V_3_0 = alloca i32 1"   --->   Operation 7 'alloca' 'PixArray_val_V_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%PixArray_val_V_4_0 = alloca i32 1"   --->   Operation 8 'alloca' 'PixArray_val_V_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%PixArray_val_V_5_0 = alloca i32 1"   --->   Operation 9 'alloca' 'PixArray_val_V_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%PixArray_val_V_6_0 = alloca i32 1"   --->   Operation 10 'alloca' 'PixArray_val_V_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%PixArray_val_V_7_0 = alloca i32 1"   --->   Operation 11 'alloca' 'PixArray_val_V_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%PixArray_val_V_8_0 = alloca i32 1"   --->   Operation 12 'alloca' 'PixArray_val_V_8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%PixArray_val_V_9_0 = alloca i32 1"   --->   Operation 13 'alloca' 'PixArray_val_V_9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%PixArray_val_V_10_0 = alloca i32 1"   --->   Operation 14 'alloca' 'PixArray_val_V_10_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%PixArray_val_V_11_0 = alloca i32 1"   --->   Operation 15 'alloca' 'PixArray_val_V_11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%PixArray_val_V_12_0 = alloca i32 1"   --->   Operation 16 'alloca' 'PixArray_val_V_12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%PixArray_val_V_13_0 = alloca i32 1"   --->   Operation 17 'alloca' 'PixArray_val_V_13_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%PixArray_val_V_14_0 = alloca i32 1"   --->   Operation 18 'alloca' 'PixArray_val_V_14_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%PixArray_val_V_15_047 = alloca i32 1"   --->   Operation 19 'alloca' 'PixArray_val_V_15_047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%PixArray_val_V_16_048 = alloca i32 1"   --->   Operation 20 'alloca' 'PixArray_val_V_16_048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%PixArray_val_V_17_049 = alloca i32 1"   --->   Operation 21 'alloca' 'PixArray_val_V_17_049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%PixArray_val_V_18_050 = alloca i32 1"   --->   Operation 22 'alloca' 'PixArray_val_V_18_050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%PixArray_val_V_19_051 = alloca i32 1"   --->   Operation 23 'alloca' 'PixArray_val_V_19_051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%PixArray_val_V_20_052 = alloca i32 1"   --->   Operation 24 'alloca' 'PixArray_val_V_20_052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%PixArray_val_V_21_053 = alloca i32 1"   --->   Operation 25 'alloca' 'PixArray_val_V_21_053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%PixArray_val_V_22_054 = alloca i32 1"   --->   Operation 26 'alloca' 'PixArray_val_V_22_054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%PixArray_val_V_23_055 = alloca i32 1"   --->   Operation 27 'alloca' 'PixArray_val_V_23_055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%FiltCoeff = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595]   --->   Operation 28 'alloca' 'FiltCoeff' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%FiltCoeff_1 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595]   --->   Operation 29 'alloca' 'FiltCoeff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%FiltCoeff_2 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595]   --->   Operation 30 'alloca' 'FiltCoeff_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%FiltCoeff_3 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595]   --->   Operation 31 'alloca' 'FiltCoeff_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%FiltCoeff_4 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595]   --->   Operation 32 'alloca' 'FiltCoeff_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%FiltCoeff_5 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595]   --->   Operation 33 'alloca' 'FiltCoeff_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap, i16 %FiltCoeff, i16 %hfltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln637 = store i11 0, i11 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 35 'store' 'store_ln637' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.06>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %WidthOut, void "   --->   Operation 36 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %WidthIn, void "   --->   Operation 37 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %Height, void "   --->   Operation 38 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %phasesH, i64 666, i64 207, i64 1"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %hfltCoeff, i64 666, i64 207, i64 1"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_scaled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_upsampled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %phasesH, void @empty_18, i32 0, i32 0, void @empty_15, i32 1, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %hfltCoeff, void @empty_18, i32 0, i32 0, void @empty_15, i32 1, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%Height_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %Height" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:597]   --->   Operation 45 'read' 'Height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = trunc i16 %Height_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:597]   --->   Operation 46 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%WidthOut_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %WidthOut" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 47 'read' 'WidthOut_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i16 %WidthOut_read" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 48 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%WidthIn_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %WidthIn" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 49 'read' 'WidthIn_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln224_1 = trunc i16 %WidthIn_read" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 50 'trunc' 'trunc_ln224_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.42ns)   --->   "%icmp_ln224 = icmp_ult  i16 %WidthOut_read, i16 %WidthIn_read" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 51 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node LoopSize)   --->   "%TotalPixels = select i1 %icmp_ln224, i11 %trunc_ln224_1, i11 %trunc_ln224" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:600]   --->   Operation 52 'select' 'TotalPixels' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln621 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_5, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:621]   --->   Operation 53 'specmemcore' 'specmemcore_ln621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln621 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_4, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:621]   --->   Operation 54 'specmemcore' 'specmemcore_ln621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln621 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_3, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:621]   --->   Operation 55 'specmemcore' 'specmemcore_ln621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln621 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_2, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:621]   --->   Operation 56 'specmemcore' 'specmemcore_ln621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln621 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_1, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:621]   --->   Operation 57 'specmemcore' 'specmemcore_ln621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln621 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:621]   --->   Operation 58 'specmemcore' 'specmemcore_ln621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap, i16 %FiltCoeff, i16 %hfltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/1] (1.63ns) (out node of the LUT)   --->   "%LoopSize = add i11 %TotalPixels, i11 4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:604]   --->   Operation 60 'add' 'LoopSize' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.42ns)   --->   "%empty_46 = icmp_ugt  i16 %WidthOut_read, i16 %WidthIn_read" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 61 'icmp' 'empty_46' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln637)   --->   "%p_v1 = select i1 %empty_46, i11 %trunc_ln224, i11 %trunc_ln224_1" [/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 62 'select' 'p_v1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln637 = add i11 %p_v1, i11 5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 63 'add' 'add_ln637' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln637 = br void %loop_width" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 64 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.46>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%y_5 = load i11 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 65 'load' 'y_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.88ns)   --->   "%icmp_ln637 = icmp_eq  i11 %y_5, i11 %empty" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 66 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 1080, i64 0"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.63ns)   --->   "%y_6 = add i11 %y_5, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 68 'add' 'y_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln637 = br i1 %icmp_ln637, void %loop_width.split, void %for.end188.loopexit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 69 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_47 = wait i32 @_ssdm_op_Wait"   --->   Operation 70 'wait' 'empty_47' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln637 = store i11 %y_6, i11 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 71 'store' 'store_ln637' <Predicate = (!icmp_ln637)> <Delay = 1.58>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln936 = ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:936]   --->   Operation 72 'ret' 'ret_ln936' <Predicate = (icmp_ln637)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.46>
ST_4 : Operation 73 [2/2] (3.46ns)   --->   "%call_ln637 = call void @hscale_core_polyphase_Pipeline_loop_width, i11 %add_ln637, i16 %WidthIn_read, i24 %stream_upsampled, i9 %phasesH, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i11 %LoopSize, i24 %stream_scaled, i8 %PixArray_val_V_23_055, i8 %PixArray_val_V_22_054, i8 %PixArray_val_V_21_053, i8 %PixArray_val_V_20_052, i8 %PixArray_val_V_19_051, i8 %PixArray_val_V_18_050, i8 %PixArray_val_V_17_049, i8 %PixArray_val_V_16_048, i8 %PixArray_val_V_15_047, i8 %PixArray_val_V_14_0, i8 %PixArray_val_V_13_0, i8 %PixArray_val_V_12_0, i8 %PixArray_val_V_11_0, i8 %PixArray_val_V_10_0, i8 %PixArray_val_V_9_0, i8 %PixArray_val_V_8_0, i8 %PixArray_val_V_7_0, i8 %PixArray_val_V_6_0, i8 %PixArray_val_V_5_0, i8 %PixArray_val_V_4_0, i8 %PixArray_val_V_3_0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 73 'call' 'call_ln637' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln587 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:587]   --->   Operation 74 'specloopname' 'specloopname_ln587' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln637 = call void @hscale_core_polyphase_Pipeline_loop_width, i11 %add_ln637, i16 %WidthIn_read, i24 %stream_upsampled, i9 %phasesH, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i11 %LoopSize, i24 %stream_scaled, i8 %PixArray_val_V_23_055, i8 %PixArray_val_V_22_054, i8 %PixArray_val_V_21_053, i8 %PixArray_val_V_20_052, i8 %PixArray_val_V_19_051, i8 %PixArray_val_V_18_050, i8 %PixArray_val_V_17_049, i8 %PixArray_val_V_16_048, i8 %PixArray_val_V_15_047, i8 %PixArray_val_V_14_0, i8 %PixArray_val_V_13_0, i8 %PixArray_val_V_12_0, i8 %PixArray_val_V_11_0, i8 %PixArray_val_V_10_0, i8 %PixArray_val_V_9_0, i8 %PixArray_val_V_8_0, i8 %PixArray_val_V_7_0, i8 %PixArray_val_V_6_0, i8 %PixArray_val_V_5_0, i8 %PixArray_val_V_4_0, i8 %PixArray_val_V_3_0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 75 'call' 'call_ln637' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln637 = br void %loop_width" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637]   --->   Operation 76 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_upsampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WidthIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WidthOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hfltCoeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ phasesH]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ stream_scaled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 011111]
PixArray_val_V_3_0    (alloca           ) [ 001111]
PixArray_val_V_4_0    (alloca           ) [ 001111]
PixArray_val_V_5_0    (alloca           ) [ 001111]
PixArray_val_V_6_0    (alloca           ) [ 001111]
PixArray_val_V_7_0    (alloca           ) [ 001111]
PixArray_val_V_8_0    (alloca           ) [ 001111]
PixArray_val_V_9_0    (alloca           ) [ 001111]
PixArray_val_V_10_0   (alloca           ) [ 001111]
PixArray_val_V_11_0   (alloca           ) [ 001111]
PixArray_val_V_12_0   (alloca           ) [ 001111]
PixArray_val_V_13_0   (alloca           ) [ 001111]
PixArray_val_V_14_0   (alloca           ) [ 001111]
PixArray_val_V_15_047 (alloca           ) [ 001111]
PixArray_val_V_16_048 (alloca           ) [ 001111]
PixArray_val_V_17_049 (alloca           ) [ 001111]
PixArray_val_V_18_050 (alloca           ) [ 001111]
PixArray_val_V_19_051 (alloca           ) [ 001111]
PixArray_val_V_20_052 (alloca           ) [ 001111]
PixArray_val_V_21_053 (alloca           ) [ 001111]
PixArray_val_V_22_054 (alloca           ) [ 001111]
PixArray_val_V_23_055 (alloca           ) [ 001111]
FiltCoeff             (alloca           ) [ 001111]
FiltCoeff_1           (alloca           ) [ 001111]
FiltCoeff_2           (alloca           ) [ 001111]
FiltCoeff_3           (alloca           ) [ 001111]
FiltCoeff_4           (alloca           ) [ 001111]
FiltCoeff_5           (alloca           ) [ 001111]
store_ln637           (store            ) [ 000000]
specstablecontent_ln0 (specstablecontent) [ 000000]
specstablecontent_ln0 (specstablecontent) [ 000000]
specstablecontent_ln0 (specstablecontent) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
Height_read           (read             ) [ 000000]
empty                 (trunc            ) [ 000111]
WidthOut_read         (read             ) [ 000000]
trunc_ln224           (trunc            ) [ 000000]
WidthIn_read          (read             ) [ 000111]
trunc_ln224_1         (trunc            ) [ 000000]
icmp_ln224            (icmp             ) [ 000000]
TotalPixels           (select           ) [ 000000]
specmemcore_ln621     (specmemcore      ) [ 000000]
specmemcore_ln621     (specmemcore      ) [ 000000]
specmemcore_ln621     (specmemcore      ) [ 000000]
specmemcore_ln621     (specmemcore      ) [ 000000]
specmemcore_ln621     (specmemcore      ) [ 000000]
specmemcore_ln621     (specmemcore      ) [ 000000]
call_ln0              (call             ) [ 000000]
LoopSize              (add              ) [ 000111]
empty_46              (icmp             ) [ 000000]
p_v1                  (select           ) [ 000000]
add_ln637             (add              ) [ 000111]
br_ln637              (br               ) [ 000000]
y_5                   (load             ) [ 000000]
icmp_ln637            (icmp             ) [ 000111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
y_6                   (add              ) [ 000000]
br_ln637              (br               ) [ 000000]
empty_47              (wait             ) [ 000000]
store_ln637           (store            ) [ 000000]
ret_ln936             (ret              ) [ 000000]
specloopname_ln587    (specloopname     ) [ 000000]
call_ln637            (call             ) [ 000000]
br_ln637              (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_upsampled">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_upsampled"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="WidthIn">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WidthIn"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="WidthOut">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WidthOut"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="hfltCoeff">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hfltCoeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phasesH">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phasesH"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_scaled">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_scaled"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hscale_core_polyphase_Pipeline_loop_width"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="y_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="PixArray_val_V_3_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_3_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="PixArray_val_V_4_0_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_4_0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="PixArray_val_V_5_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_5_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="PixArray_val_V_6_0_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_6_0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="PixArray_val_V_7_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_7_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="PixArray_val_V_8_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_8_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="PixArray_val_V_9_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_9_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="PixArray_val_V_10_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_10_0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="PixArray_val_V_11_0_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_11_0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="PixArray_val_V_12_0_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_12_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="PixArray_val_V_13_0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_13_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="PixArray_val_V_14_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_14_0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="PixArray_val_V_15_047_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_15_047/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="PixArray_val_V_16_048_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_16_048/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="PixArray_val_V_17_049_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_17_049/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="PixArray_val_V_18_050_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_18_050/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="PixArray_val_V_19_051_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_19_051/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="PixArray_val_V_20_052_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_20_052/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="PixArray_val_V_21_053_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_21_053/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="PixArray_val_V_22_054_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_22_054/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="PixArray_val_V_23_055_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArray_val_V_23_055/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="FiltCoeff_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FiltCoeff/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="FiltCoeff_1_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FiltCoeff_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="FiltCoeff_2_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FiltCoeff_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="FiltCoeff_3_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FiltCoeff_3/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="FiltCoeff_4_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FiltCoeff_4/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="FiltCoeff_5_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FiltCoeff_5/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="Height_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Height_read/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="WidthOut_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WidthOut_read/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="WidthIn_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WidthIn_read/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="0" index="3" bw="16" slack="0"/>
<pin id="207" dir="0" index="4" bw="16" slack="0"/>
<pin id="208" dir="0" index="5" bw="16" slack="0"/>
<pin id="209" dir="0" index="6" bw="16" slack="0"/>
<pin id="210" dir="0" index="7" bw="16" slack="0"/>
<pin id="211" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_hscale_core_polyphase_Pipeline_loop_width_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="11" slack="2"/>
<pin id="223" dir="0" index="2" bw="16" slack="2"/>
<pin id="224" dir="0" index="3" bw="24" slack="0"/>
<pin id="225" dir="0" index="4" bw="9" slack="0"/>
<pin id="226" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="227" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="228" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="229" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="230" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="231" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="232" dir="0" index="11" bw="11" slack="2"/>
<pin id="233" dir="0" index="12" bw="24" slack="0"/>
<pin id="234" dir="0" index="13" bw="8" slack="3"/>
<pin id="235" dir="0" index="14" bw="8" slack="3"/>
<pin id="236" dir="0" index="15" bw="8" slack="3"/>
<pin id="237" dir="0" index="16" bw="8" slack="3"/>
<pin id="238" dir="0" index="17" bw="8" slack="3"/>
<pin id="239" dir="0" index="18" bw="8" slack="3"/>
<pin id="240" dir="0" index="19" bw="8" slack="3"/>
<pin id="241" dir="0" index="20" bw="8" slack="3"/>
<pin id="242" dir="0" index="21" bw="8" slack="3"/>
<pin id="243" dir="0" index="22" bw="8" slack="3"/>
<pin id="244" dir="0" index="23" bw="8" slack="3"/>
<pin id="245" dir="0" index="24" bw="8" slack="3"/>
<pin id="246" dir="0" index="25" bw="8" slack="3"/>
<pin id="247" dir="0" index="26" bw="8" slack="3"/>
<pin id="248" dir="0" index="27" bw="8" slack="3"/>
<pin id="249" dir="0" index="28" bw="8" slack="3"/>
<pin id="250" dir="0" index="29" bw="8" slack="3"/>
<pin id="251" dir="0" index="30" bw="8" slack="3"/>
<pin id="252" dir="0" index="31" bw="8" slack="3"/>
<pin id="253" dir="0" index="32" bw="8" slack="3"/>
<pin id="254" dir="0" index="33" bw="8" slack="3"/>
<pin id="255" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln637/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln637_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="11" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln637/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="empty_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln224_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln224_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln224_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="TotalPixels_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="11" slack="0"/>
<pin id="286" dir="0" index="2" bw="11" slack="0"/>
<pin id="287" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="TotalPixels/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="LoopSize_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="LoopSize/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="empty_46_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_46/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_v1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="11" slack="0"/>
<pin id="306" dir="0" index="2" bw="11" slack="0"/>
<pin id="307" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln637_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln637/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="y_5_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="2"/>
<pin id="319" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_5/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln637_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="11" slack="1"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln637/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="y_6_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_6/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln637_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="0" index="1" bw="11" slack="2"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln637/3 "/>
</bind>
</comp>

<comp id="336" class="1005" name="y_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="343" class="1005" name="PixArray_val_V_3_0_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="3"/>
<pin id="345" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_3_0 "/>
</bind>
</comp>

<comp id="348" class="1005" name="PixArray_val_V_4_0_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="3"/>
<pin id="350" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_4_0 "/>
</bind>
</comp>

<comp id="353" class="1005" name="PixArray_val_V_5_0_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="3"/>
<pin id="355" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_5_0 "/>
</bind>
</comp>

<comp id="358" class="1005" name="PixArray_val_V_6_0_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="3"/>
<pin id="360" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_6_0 "/>
</bind>
</comp>

<comp id="363" class="1005" name="PixArray_val_V_7_0_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="3"/>
<pin id="365" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_7_0 "/>
</bind>
</comp>

<comp id="368" class="1005" name="PixArray_val_V_8_0_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="3"/>
<pin id="370" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_8_0 "/>
</bind>
</comp>

<comp id="373" class="1005" name="PixArray_val_V_9_0_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="3"/>
<pin id="375" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_9_0 "/>
</bind>
</comp>

<comp id="378" class="1005" name="PixArray_val_V_10_0_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="3"/>
<pin id="380" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_10_0 "/>
</bind>
</comp>

<comp id="383" class="1005" name="PixArray_val_V_11_0_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="3"/>
<pin id="385" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_11_0 "/>
</bind>
</comp>

<comp id="388" class="1005" name="PixArray_val_V_12_0_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="3"/>
<pin id="390" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_12_0 "/>
</bind>
</comp>

<comp id="393" class="1005" name="PixArray_val_V_13_0_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="3"/>
<pin id="395" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_13_0 "/>
</bind>
</comp>

<comp id="398" class="1005" name="PixArray_val_V_14_0_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="3"/>
<pin id="400" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_14_0 "/>
</bind>
</comp>

<comp id="403" class="1005" name="PixArray_val_V_15_047_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="3"/>
<pin id="405" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_15_047 "/>
</bind>
</comp>

<comp id="408" class="1005" name="PixArray_val_V_16_048_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="3"/>
<pin id="410" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_16_048 "/>
</bind>
</comp>

<comp id="413" class="1005" name="PixArray_val_V_17_049_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="3"/>
<pin id="415" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_17_049 "/>
</bind>
</comp>

<comp id="418" class="1005" name="PixArray_val_V_18_050_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="3"/>
<pin id="420" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_18_050 "/>
</bind>
</comp>

<comp id="423" class="1005" name="PixArray_val_V_19_051_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="3"/>
<pin id="425" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_19_051 "/>
</bind>
</comp>

<comp id="428" class="1005" name="PixArray_val_V_20_052_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="3"/>
<pin id="430" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_20_052 "/>
</bind>
</comp>

<comp id="433" class="1005" name="PixArray_val_V_21_053_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="3"/>
<pin id="435" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_21_053 "/>
</bind>
</comp>

<comp id="438" class="1005" name="PixArray_val_V_22_054_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="3"/>
<pin id="440" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_22_054 "/>
</bind>
</comp>

<comp id="443" class="1005" name="PixArray_val_V_23_055_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="3"/>
<pin id="445" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="PixArray_val_V_23_055 "/>
</bind>
</comp>

<comp id="448" class="1005" name="empty_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="1"/>
<pin id="450" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="453" class="1005" name="WidthIn_read_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="2"/>
<pin id="455" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="WidthIn_read "/>
</bind>
</comp>

<comp id="458" class="1005" name="LoopSize_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="2"/>
<pin id="460" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="LoopSize "/>
</bind>
</comp>

<comp id="463" class="1005" name="add_ln637_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="11" slack="2"/>
<pin id="465" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln637 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="160" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="164" pin="1"/><net_sink comp="202" pin=3"/></net>

<net id="216"><net_src comp="168" pin="1"/><net_sink comp="202" pin=4"/></net>

<net id="217"><net_src comp="172" pin="1"/><net_sink comp="202" pin=5"/></net>

<net id="218"><net_src comp="176" pin="1"/><net_sink comp="202" pin=6"/></net>

<net id="219"><net_src comp="180" pin="1"/><net_sink comp="202" pin=7"/></net>

<net id="256"><net_src comp="66" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="258"><net_src comp="10" pin="0"/><net_sink comp="220" pin=4"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="220" pin=12"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="184" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="190" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="196" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="190" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="196" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="273" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="269" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="190" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="196" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="269" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="273" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="317" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="62" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="72" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="346"><net_src comp="76" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="220" pin=33"/></net>

<net id="351"><net_src comp="80" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="220" pin=32"/></net>

<net id="356"><net_src comp="84" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="220" pin=31"/></net>

<net id="361"><net_src comp="88" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="220" pin=30"/></net>

<net id="366"><net_src comp="92" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="220" pin=29"/></net>

<net id="371"><net_src comp="96" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="220" pin=28"/></net>

<net id="376"><net_src comp="100" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="220" pin=27"/></net>

<net id="381"><net_src comp="104" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="220" pin=26"/></net>

<net id="386"><net_src comp="108" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="220" pin=25"/></net>

<net id="391"><net_src comp="112" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="220" pin=24"/></net>

<net id="396"><net_src comp="116" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="220" pin=23"/></net>

<net id="401"><net_src comp="120" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="220" pin=22"/></net>

<net id="406"><net_src comp="124" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="220" pin=21"/></net>

<net id="411"><net_src comp="128" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="220" pin=20"/></net>

<net id="416"><net_src comp="132" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="220" pin=19"/></net>

<net id="421"><net_src comp="136" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="220" pin=18"/></net>

<net id="426"><net_src comp="140" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="220" pin=17"/></net>

<net id="431"><net_src comp="144" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="220" pin=16"/></net>

<net id="436"><net_src comp="148" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="220" pin=15"/></net>

<net id="441"><net_src comp="152" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="220" pin=14"/></net>

<net id="446"><net_src comp="156" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="220" pin=13"/></net>

<net id="451"><net_src comp="265" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="456"><net_src comp="196" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="461"><net_src comp="291" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="220" pin=11"/></net>

<net id="466"><net_src comp="311" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="220" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Height | {}
	Port: WidthIn | {}
	Port: WidthOut | {}
	Port: hfltCoeff | {}
	Port: phasesH | {}
	Port: stream_scaled | {4 5 }
 - Input state : 
	Port: hscale_core_polyphase : stream_upsampled | {4 5 }
	Port: hscale_core_polyphase : Height | {2 }
	Port: hscale_core_polyphase : WidthIn | {2 }
	Port: hscale_core_polyphase : WidthOut | {2 }
	Port: hscale_core_polyphase : hfltCoeff | {1 2 }
	Port: hscale_core_polyphase : phasesH | {4 5 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln637 : 1
	State 2
		TotalPixels : 1
		LoopSize : 2
		p_v1 : 1
		add_ln637 : 2
	State 3
		icmp_ln637 : 1
		y_6 : 1
		br_ln637 : 2
		store_ln637 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                   Functional Unit                                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202 |    0    |  1.588  |    73   |    95   |
|          |                 grp_hscale_core_polyphase_Pipeline_loop_width_fu_220                |    18   | 70.0735 |   1685  |   1255  |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  icmp_ln224_fu_277                                  |    0    |    0    |    0    |    13   |
|   icmp   |                                   empty_46_fu_297                                   |    0    |    0    |    0    |    13   |
|          |                                  icmp_ln637_fu_320                                  |    0    |    0    |    0    |    11   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   LoopSize_fu_291                                   |    0    |    0    |    0    |    12   |
|    add   |                                   add_ln637_fu_311                                  |    0    |    0    |    0    |    12   |
|          |                                      y_6_fu_325                                     |    0    |    0    |    0    |    12   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                  TotalPixels_fu_283                                 |    0    |    0    |    0    |    11   |
|          |                                     p_v1_fu_303                                     |    0    |    0    |    0    |    11   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               Height_read_read_fu_184                               |    0    |    0    |    0    |    0    |
|   read   |                              WidthOut_read_read_fu_190                              |    0    |    0    |    0    |    0    |
|          |                               WidthIn_read_read_fu_196                              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     empty_fu_265                                    |    0    |    0    |    0    |    0    |
|   trunc  |                                  trunc_ln224_fu_269                                 |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln224_1_fu_273                                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                     |    18   | 71.6615 |   1758  |   1445  |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
| FiltCoeff |   16   |   16   |
|FiltCoeff_1|   16   |   16   |
|FiltCoeff_2|   16   |   16   |
|FiltCoeff_3|   16   |   16   |
|FiltCoeff_4|   16   |   16   |
|FiltCoeff_5|   16   |   16   |
+-----------+--------+--------+
|   Total   |   96   |   96   |
+-----------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       LoopSize_reg_458      |   11   |
| PixArray_val_V_10_0_reg_378 |    8   |
| PixArray_val_V_11_0_reg_383 |    8   |
| PixArray_val_V_12_0_reg_388 |    8   |
| PixArray_val_V_13_0_reg_393 |    8   |
| PixArray_val_V_14_0_reg_398 |    8   |
|PixArray_val_V_15_047_reg_403|    8   |
|PixArray_val_V_16_048_reg_408|    8   |
|PixArray_val_V_17_049_reg_413|    8   |
|PixArray_val_V_18_050_reg_418|    8   |
|PixArray_val_V_19_051_reg_423|    8   |
|PixArray_val_V_20_052_reg_428|    8   |
|PixArray_val_V_21_053_reg_433|    8   |
|PixArray_val_V_22_054_reg_438|    8   |
|PixArray_val_V_23_055_reg_443|    8   |
|  PixArray_val_V_3_0_reg_343 |    8   |
|  PixArray_val_V_4_0_reg_348 |    8   |
|  PixArray_val_V_5_0_reg_353 |    8   |
|  PixArray_val_V_6_0_reg_358 |    8   |
|  PixArray_val_V_7_0_reg_363 |    8   |
|  PixArray_val_V_8_0_reg_368 |    8   |
|  PixArray_val_V_9_0_reg_373 |    8   |
|     WidthIn_read_reg_453    |   16   |
|      add_ln637_reg_463      |   11   |
|        empty_reg_448        |   11   |
|          y_reg_336          |   11   |
+-----------------------------+--------+
|            Total            |   228  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |   71   |  1758  |  1445  |
|   Memory  |    -   |    -   |   96   |   96   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   228  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   71   |  2082  |  1541  |
+-----------+--------+--------+--------+--------+
