# system info nio2_sys_tb on 2024.06.18.11:56:28
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1718708118
#
#
# Files generated for nio2_sys_tb on 2024.06.18.11:56:28
files:
filepath,kind,attributes,module,is_top
nio2_sys/testbench/nio2_sys_tb/simulation/nio2_sys_tb.v,VERILOG,,nio2_sys_tb,true
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys.v,VERILOG,,nio2_sys,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_sdram_partner_module.v,VERILOG,,altera_sdram_partner_module,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu.v,VERILOG,,nio2_sys_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_dma.v,VERILOG,,nio2_sys_dma,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/dma_access.v,VERILOG,,dma_access,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_jtag_uart.v,VERILOG,,nio2_sys_jtag_uart,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_led_pio.v,VERILOG,,nio2_sys_led_pio,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_wrapper.v,VERILOG,,fpoint_wrapper,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_qsys.v,VERILOG,,fpoint_wrapper,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/fpoint_hw_qsys.v,VERILOG,,fpoint_wrapper,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_sdram.v,VERILOG,,nio2_sys_sdram,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_sdram_test_component.v,VERILOG,,nio2_sys_sdram,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_sys_clk_timer.v,VERILOG,,nio2_sys_sys_clk_timer,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_sysid.v,VERILOG,,nio2_sys_sysid,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_customins_master_translator.v,VERILOG,,altera_customins_master_translator,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv,SYSTEM_VERILOG,,nio2_sys_cpu_custom_instruction_master_multi_xconnect,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_customins_slave_translator.sv,SYSTEM_VERILOG,,altera_customins_slave_translator,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0.v,VERILOG,,nio2_sys_mm_interconnect_0,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_irq_mapper.sv,SYSTEM_VERILOG,,nio2_sys_irq_mapper,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu.sdc,SDC,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu.vo,VERILOG,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_bht_ram.dat,DAT,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_bht_ram.hex,HEX,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_bht_ram.mif,MIF,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_dc_tag_ram.dat,DAT,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_dc_tag_ram.hex,HEX,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_dc_tag_ram.mif,MIF,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v,VERILOG,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v,VERILOG,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v,VERILOG,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_ic_tag_ram.dat,DAT,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_ic_tag_ram.hex,HEX,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_ic_tag_ram.mif,MIF,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_nios2_waves.do,OTHER,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_ociram_default_contents.dat,DAT,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_ociram_default_contents.hex,HEX,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_ociram_default_contents.mif,MIF,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_rf_ram_a.dat,DAT,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_rf_ram_a.hex,HEX,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_rf_ram_a.mif,MIF,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_rf_ram_b.dat,DAT,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_rf_ram_b.hex,HEX,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_rf_ram_b.mif,MIF,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_cpu_cpu_test_bench.v,VERILOG,,nio2_sys_cpu_cpu,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_router,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_router_001,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_router_002,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_router_004,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_router_005,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_router_008,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_router_011.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_router_011,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_cmd_demux,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_cmd_demux_001,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_cmd_demux_003,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_cmd_mux,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_cmd_mux,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_cmd_mux_001,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_cmd_mux_001,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_cmd_mux_004,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_cmd_mux_004,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_cmd_mux_007,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_cmd_mux_007,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_rsp_demux,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_rsp_demux_001,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_rsp_demux_007,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_rsp_mux,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_rsp_mux,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_rsp_mux_001,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_rsp_mux_001,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,nio2_sys_mm_interconnect_0_avalon_st_adapter,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v,VERILOG,,nio2_sys_mm_interconnect_0_avalon_st_adapter_007,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
nio2_sys/testbench/nio2_sys_tb/simulation/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv,SYSTEM_VERILOG,,nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nio2_sys_tb.nio2_sys_inst,nio2_sys
nio2_sys_tb.nio2_sys_inst.cpu,nio2_sys_cpu
nio2_sys_tb.nio2_sys_inst.cpu.cpu,nio2_sys_cpu_cpu
nio2_sys_tb.nio2_sys_inst.dma,nio2_sys_dma
nio2_sys_tb.nio2_sys_inst.dma_access_0,dma_access
nio2_sys_tb.nio2_sys_inst.jtag_uart,nio2_sys_jtag_uart
nio2_sys_tb.nio2_sys_inst.led_pio,nio2_sys_led_pio
nio2_sys_tb.nio2_sys_inst.nios_custom_instr_floating_point_0,fpoint_wrapper
nio2_sys_tb.nio2_sys_inst.sdram,nio2_sys_sdram
nio2_sys_tb.nio2_sys_inst.sys_clk_timer,nio2_sys_sys_clk_timer
nio2_sys_tb.nio2_sys_inst.sysid,nio2_sys_sysid
nio2_sys_tb.nio2_sys_inst.cpu_custom_instruction_master_translator,altera_customins_master_translator
nio2_sys_tb.nio2_sys_inst.cpu_custom_instruction_master_multi_xconnect,nio2_sys_cpu_custom_instruction_master_multi_xconnect
nio2_sys_tb.nio2_sys_inst.cpu_custom_instruction_master_multi_slave_translator0,altera_customins_slave_translator
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0,nio2_sys_mm_interconnect_0
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.dma_read_master_translator,altera_merlin_master_translator
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.dma_write_master_translator,altera_merlin_master_translator
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.dma_access_0_avalon_slave_0_translator,altera_merlin_slave_translator
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.dma_control_port_slave_translator,altera_merlin_slave_translator
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.sys_clk_timer_s1_translator,altera_merlin_slave_translator
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.led_pio_s1_translator,altera_merlin_slave_translator
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.dma_read_master_agent,altera_merlin_master_agent
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.dma_write_master_agent,altera_merlin_master_agent
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.dma_access_0_avalon_slave_0_agent,altera_merlin_slave_agent
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.dma_control_port_slave_agent,altera_merlin_slave_agent
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.sysid_control_slave_agent,altera_merlin_slave_agent
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.sys_clk_timer_s1_agent,altera_merlin_slave_agent
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.led_pio_s1_agent,altera_merlin_slave_agent
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.dma_access_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.dma_control_port_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.sysid_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.sys_clk_timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.led_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.router,nio2_sys_mm_interconnect_0_router
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.router_001,nio2_sys_mm_interconnect_0_router_001
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.router_002,nio2_sys_mm_interconnect_0_router_002
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.router_003,nio2_sys_mm_interconnect_0_router_002
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.router_004,nio2_sys_mm_interconnect_0_router_004
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.router_006,nio2_sys_mm_interconnect_0_router_004
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.router_007,nio2_sys_mm_interconnect_0_router_004
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.router_009,nio2_sys_mm_interconnect_0_router_004
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.router_010,nio2_sys_mm_interconnect_0_router_004
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.router_005,nio2_sys_mm_interconnect_0_router_005
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.router_008,nio2_sys_mm_interconnect_0_router_008
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.router_011,nio2_sys_mm_interconnect_0_router_011
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cpu_data_master_limiter,altera_merlin_traffic_limiter
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cpu_instruction_master_limiter,altera_merlin_traffic_limiter
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.dma_read_master_limiter,altera_merlin_traffic_limiter
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cmd_demux,nio2_sys_mm_interconnect_0_cmd_demux
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cmd_demux_001,nio2_sys_mm_interconnect_0_cmd_demux_001
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cmd_demux_002,nio2_sys_mm_interconnect_0_cmd_demux_001
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cmd_demux_003,nio2_sys_mm_interconnect_0_cmd_demux_003
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.rsp_demux_004,nio2_sys_mm_interconnect_0_cmd_demux_003
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cmd_mux,nio2_sys_mm_interconnect_0_cmd_mux
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cmd_mux_002,nio2_sys_mm_interconnect_0_cmd_mux
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cmd_mux_003,nio2_sys_mm_interconnect_0_cmd_mux
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cmd_mux_005,nio2_sys_mm_interconnect_0_cmd_mux
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cmd_mux_006,nio2_sys_mm_interconnect_0_cmd_mux
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cmd_mux_001,nio2_sys_mm_interconnect_0_cmd_mux_001
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cmd_mux_004,nio2_sys_mm_interconnect_0_cmd_mux_004
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.cmd_mux_007,nio2_sys_mm_interconnect_0_cmd_mux_007
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.rsp_demux,nio2_sys_mm_interconnect_0_rsp_demux
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.rsp_demux_002,nio2_sys_mm_interconnect_0_rsp_demux
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.rsp_demux_003,nio2_sys_mm_interconnect_0_rsp_demux
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.rsp_demux_005,nio2_sys_mm_interconnect_0_rsp_demux
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.rsp_demux_006,nio2_sys_mm_interconnect_0_rsp_demux
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.rsp_demux_001,nio2_sys_mm_interconnect_0_rsp_demux_001
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.rsp_demux_007,nio2_sys_mm_interconnect_0_rsp_demux_007
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.rsp_mux,nio2_sys_mm_interconnect_0_rsp_mux
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.rsp_mux_001,nio2_sys_mm_interconnect_0_rsp_mux_001
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.rsp_mux_002,nio2_sys_mm_interconnect_0_rsp_mux_001
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.rsp_mux_003,nio2_sys_mm_interconnect_0_rsp_mux_001
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter,nio2_sys_mm_interconnect_0_avalon_st_adapter
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_001,nio2_sys_mm_interconnect_0_avalon_st_adapter
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_002,nio2_sys_mm_interconnect_0_avalon_st_adapter
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_003,nio2_sys_mm_interconnect_0_avalon_st_adapter
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_004,nio2_sys_mm_interconnect_0_avalon_st_adapter
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_005,nio2_sys_mm_interconnect_0_avalon_st_adapter
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_006,nio2_sys_mm_interconnect_0_avalon_st_adapter
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_007,nio2_sys_mm_interconnect_0_avalon_st_adapter_007
nio2_sys_tb.nio2_sys_inst.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0
nio2_sys_tb.nio2_sys_inst.irq_mapper,nio2_sys_irq_mapper
nio2_sys_tb.nio2_sys_inst.rst_controller,altera_reset_controller
nio2_sys_tb.nio2_sys_inst_clk_bfm,altera_avalon_clock_source
nio2_sys_tb.nio2_sys_inst_reset_bfm,altera_avalon_reset_source
nio2_sys_tb.sdram_my_partner,altera_sdram_partner_module
