#include <doctest/doctest.h>

#include <array>

#include <forge6502/cpu6502.hpp>

namespace
{

class MemoryCpuBus final : public forge6502::CpuBus
{
public:
    std::uint8_t CpuRead(std::uint16_t address) override
    {
        return memory[address];
    }

    void CpuWrite(std::uint16_t address, std::uint8_t data) override
    {
        memory[address] = data;
    }

    std::array<std::uint8_t, 65536> memory{};
};

void CompleteInstruction(forge6502::CPU6502& cpu)
{
    cpu.Clock();

    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
    }
}

} // namespace

TEST_CASE("CPU6502 works with a platform-specific CpuBus")
{
    MemoryCpuBus bus;
    bus.memory[0xFFFC] = 0x00;
    bus.memory[0xFFFD] = 0x80;
    bus.memory[0x8000] = 0xF8; // SED
    bus.memory[0x8001] = 0x18; // CLC
    bus.memory[0x8002] = 0xA9; // LDA #$45
    bus.memory[0x8003] = 0x45;
    bus.memory[0x8004] = 0x69; // ADC #$55
    bus.memory[0x8005] = 0x55;

    forge6502::CPU6502 cpu;
    cpu.ConnectBus(&bus);
    cpu.Reset();

    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
    }

    CompleteInstruction(cpu);
    CompleteInstruction(cpu);
    CompleteInstruction(cpu);
    CompleteInstruction(cpu);

    CHECK(cpu.Accumulator() == 0x00);
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::N));
    CHECK_FALSE(cpu.GetFlag(forge6502::CPU6502::Flags::Z));
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::V));
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::C));
}

TEST_CASE("CPU6502 applies page-crossing and branch cycle penalties")
{
    MemoryCpuBus bus;
    bus.memory[0xFFFC] = 0xF9;
    bus.memory[0xFFFD] = 0x80;
    bus.memory[0x80F9] = 0xA9; // LDA #$01
    bus.memory[0x80FA] = 0x01;
    bus.memory[0x80FB] = 0xD0; // BNE $8100
    bus.memory[0x80FC] = 0x03;
    bus.memory[0x8100] = 0xA2; // LDX #$01
    bus.memory[0x8101] = 0x01;
    bus.memory[0x8102] = 0xBD; // LDA $02FF,X
    bus.memory[0x8103] = 0xFF;
    bus.memory[0x8104] = 0x02;
    bus.memory[0x0300] = 0x5A;

    forge6502::CPU6502 cpu;
    cpu.ConnectBus(&bus);
    cpu.Reset();

    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
    }

    CompleteInstruction(cpu);
    // The branch executes per cycle (Phase 4): after its opcode-fetch
    // cycle only the operand read remains scheduled, the taken target
    // applies on the dummy-fetch cycle, and the total keeps the base two
    // cycles plus one for taken and one for the page cross.
    cpu.Clock();
    CHECK(cpu.Cycles() == 1);
    int branchClocks = 1;
    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
        ++branchClocks;
    }
    CHECK(branchClocks == 4);
    CHECK(cpu.ProgramCounter() == 0x8100);

    CompleteInstruction(cpu);

    // Per-cycle execution recognizes the page-cross penalty only when the
    // indexed address is formed, so a mid-instruction Cycles() probe no
    // longer sees the penalty up front. Validate the contract instead:
    // the completed instruction takes four base cycles plus one.
    int clocks = 0;
    cpu.Clock();
    ++clocks;
    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
        ++clocks;
    }
    CHECK(clocks == 5);
    CHECK(cpu.Accumulator() == 0x5A);
}

TEST_CASE("CPU6502 wraps indirect JMP reads at page boundaries")
{
    MemoryCpuBus bus;
    bus.memory[0xFFFC] = 0x00;
    bus.memory[0xFFFD] = 0x80;
    bus.memory[0x8000] = 0x6C; // JMP ($00FF)
    bus.memory[0x8001] = 0xFF;
    bus.memory[0x8002] = 0x00;
    bus.memory[0x00FF] = 0x34;
    bus.memory[0x0000] = 0x90;
    bus.memory[0x0100] = 0x91;

    forge6502::CPU6502 cpu;
    cpu.ConnectBus(&bus);
    cpu.Reset();

    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
    }

    CompleteInstruction(cpu);
    CHECK(cpu.ProgramCounter() == 0x9034);
}

TEST_CASE("CPU6502 gives unknown opcodes a finite execution time")
{
    MemoryCpuBus bus;
    bus.memory[0xFFFC] = 0x00;
    bus.memory[0xFFFD] = 0x80;
    bus.memory[0x8000] = 0x02;

    forge6502::CPU6502 cpu;
    cpu.ConnectBus(&bus);
    cpu.Reset();

    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
    }

    cpu.Clock();

    CHECK(cpu.ProgramCounter() == 0x8001);
    CHECK(cpu.Cycles() == 1);
}

TEST_CASE("CPU6502 stack and subroutine instructions preserve their stack contract")
{
    MemoryCpuBus bus;
    bus.memory[0xFFFC] = 0x00;
    bus.memory[0xFFFD] = 0x80;
    bus.memory[0x8000] = 0xA9; // LDA #$42
    bus.memory[0x8001] = 0x42;
    bus.memory[0x8002] = 0x48; // PHA
    bus.memory[0x8003] = 0x08; // PHP
    bus.memory[0x8004] = 0x20; // JSR $800A
    bus.memory[0x8005] = 0x0A;
    bus.memory[0x8006] = 0x80;
    bus.memory[0x8007] = 0xEA; // NOP
    bus.memory[0x800A] = 0x60; // RTS

    forge6502::CPU6502 cpu;
    cpu.ConnectBus(&bus);
    cpu.Reset();

    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
    }

    CompleteInstruction(cpu);

    cpu.Clock();
    CHECK(cpu.Cycles() == 2);
    // Sequenced execution (Phase 3): the stack write happens on PHA's
    // final cycle, not on the opcode-fetch cycle.
    CHECK(bus.memory[0x01FD] == 0x00);
    CompleteInstruction(cpu);
    CHECK(bus.memory[0x01FD] == 0x42);

    CompleteInstruction(cpu);
    CHECK((bus.memory[0x01FC] & 0x30) == 0x30);

    cpu.Clock();
    CHECK(cpu.Cycles() == 5);
    // JSR pushes both return-address bytes only after its internal cycle,
    // so the stack is still untouched on the opcode-fetch cycle.
    CompleteInstruction(cpu);
    CHECK(cpu.ProgramCounter() == 0x800A);
    CHECK(bus.memory[0x01FB] == 0x80);
    CHECK(bus.memory[0x01FA] == 0x06);

    CompleteInstruction(cpu);
    CHECK(cpu.ProgramCounter() == 0x8007);
    CHECK(cpu.StackPointer() == 0xFB);
}

TEST_CASE("CPU6502 services BRK, IRQ, and NMI through the stack and vectors")
{
    MemoryCpuBus bus;
    bus.memory[0xFFFC] = 0x00;
    bus.memory[0xFFFD] = 0x80;
    bus.memory[0x8000] = 0x00; // BRK
    bus.memory[0x8001] = 0xEA; // BRK padding byte
    bus.memory[0xFFFE] = 0x00;
    bus.memory[0xFFFF] = 0x90;
    bus.memory[0xFFFA] = 0x00;
    bus.memory[0xFFFB] = 0xA0;
    bus.memory[0x9000] = 0x40; // RTI

    forge6502::CPU6502 cpu;
    cpu.ConnectBus(&bus);
    cpu.Reset();

    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
    }

    cpu.SetFlag(forge6502::CPU6502::Flags::I, false);
    cpu.Clock();
    CHECK(cpu.Cycles() == 6);
    // Sequenced execution (Phase 3): BRK touches the stack and loads the
    // vector only on its later cycles; only the opcode was fetched so far.
    CHECK(cpu.StackPointer() == 0xFD);
    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
    }
    CHECK(cpu.ProgramCounter() == 0x9000);
    CHECK(cpu.StackPointer() == 0xFA);
    CHECK(bus.memory[0x01FD] == 0x80);
    CHECK(bus.memory[0x01FC] == 0x02);
    CHECK((bus.memory[0x01FB] & 0x30) == 0x30);
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::I));

    CompleteInstruction(cpu);
    CHECK(cpu.ProgramCounter() == 0x8002);
    CHECK(cpu.StackPointer() == 0xFD);
    CHECK_FALSE(cpu.GetFlag(forge6502::CPU6502::Flags::I));
    CHECK_FALSE(cpu.GetFlag(forge6502::CPU6502::Flags::B));
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::U));

    cpu.SetFlag(forge6502::CPU6502::Flags::I, false);
    cpu.IRQ();
    // Hardware polls the lines during an instruction's penultimate cycle
    // (Phase 5), so the instruction at the return address executes once
    // before the entry sequence begins.
    bus.memory[0x8002] = 0xEA; // NOP
    CompleteInstruction(cpu);
    CHECK(cpu.ProgramCounter() == 0x8003);
    CHECK(cpu.StackPointer() == 0xFD);

    cpu.Clock(); // interrupt-entry cycle 1: dummy fetch at PC
    CHECK(cpu.Cycles() == 6);
    CHECK(cpu.StackPointer() == 0xFD);
    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
    }
    CHECK(cpu.ProgramCounter() == 0x9000);
    CHECK(cpu.StackPointer() == 0xFA);
    CHECK(bus.memory[0x01FD] == 0x80);
    CHECK(bus.memory[0x01FC] == 0x03);
    CHECK((bus.memory[0x01FB] & 0x30) == 0x20);
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::I));

    CompleteInstruction(cpu); // RTI
    CHECK(cpu.ProgramCounter() == 0x8003);
    CHECK(cpu.StackPointer() == 0xFD);

    cpu.Reset();
    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
    }
    CHECK(cpu.ProgramCounter() == 0x8000);
    // Reset performs three suppressed stack reads. It does not reload SP,
    // so a reset entered with $FD leaves it at $FA.
    CHECK(cpu.StackPointer() == 0xFA);

    cpu.SetFlag(forge6502::CPU6502::Flags::I, true);
    cpu.IRQ(); // masked by I: the line never latches
    cpu.NMI();
    bus.memory[0x8000] = 0xEA; // NOP: one instruction precedes the entry
    CompleteInstruction(cpu);
    CHECK(cpu.ProgramCounter() == 0x8001);
    CHECK(cpu.StackPointer() == 0xFA);

    cpu.Clock(); // NMI-entry cycle 1: dummy fetch at PC
    CHECK(cpu.Cycles() == 6);
    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
    }
    CHECK(cpu.ProgramCounter() == 0xA000);
    CHECK(cpu.StackPointer() == 0xF7);
    CHECK(bus.memory[0x01FA] == 0x80);
    CHECK(bus.memory[0x01F9] == 0x01);
    CHECK((bus.memory[0x01F8] & 0x30) == 0x20);
}

TEST_CASE("CPU6502 rotates and shifts the accumulator with the carry flag")
{
    MemoryCpuBus bus;
    bus.memory[0xFFFC] = 0x00;
    bus.memory[0xFFFD] = 0x80;
    bus.memory[0x8000] = 0x18; // CLC
    bus.memory[0x8001] = 0xA9; // LDA #$80
    bus.memory[0x8002] = 0x80;
    bus.memory[0x8003] = 0x2A; // ROL A
    bus.memory[0x8004] = 0x38; // SEC
    bus.memory[0x8005] = 0xA9; // LDA #$01
    bus.memory[0x8006] = 0x01;
    bus.memory[0x8007] = 0x6A; // ROR A
    bus.memory[0x8008] = 0x4A; // LSR A

    forge6502::CPU6502 cpu;
    cpu.ConnectBus(&bus);
    cpu.Reset();

    while (cpu.Cycles() > 0)
    {
        cpu.Clock();
    }

    CompleteInstruction(cpu);
    CompleteInstruction(cpu);
    CompleteInstruction(cpu);
    CHECK(cpu.Accumulator() == 0x00);
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::C));
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::Z));

    CompleteInstruction(cpu);
    CompleteInstruction(cpu);
    CompleteInstruction(cpu);
    CHECK(cpu.Accumulator() == 0x80);
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::C));
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::N));

    CompleteInstruction(cpu);
    CHECK(cpu.Accumulator() == 0x40);
    CHECK_FALSE(cpu.GetFlag(forge6502::CPU6502::Flags::C));
    CHECK_FALSE(cpu.GetFlag(forge6502::CPU6502::Flags::N));
}

TEST_CASE("CPU6502 applies logical operations through indexed and indirect modes")
{
    MemoryCpuBus bus;
    bus.memory[0xFFFC] = 0x00;
    bus.memory[0xFFFD] = 0x80;
    bus.memory[0x8000] = 0xA2; // LDX #$01
    bus.memory[0x8001] = 0x01;
    bus.memory[0x8002] = 0xA9; // LDA #$10
    bus.memory[0x8003] = 0x10;
    bus.memory[0x8004] = 0x15; // ORA $0F,X
    bus.memory[0x8005] = 0x0F;
    bus.memory[0x0010] = 0x81;
    bus.memory[0x8006] = 0x3D; // AND $0200,X
    bus.memory[0x8007] = 0x00;
    bus.memory[0x8008] = 0x02;
    bus.memory[0x0201] = 0x91;
    bus.memory[0x8009] = 0x41; // EOR ($1F,X)
    bus.memory[0x800A] = 0x1F;
    bus.memory[0x0020] = 0x00;
    bus.memory[0x0021] = 0x03;
    bus.memory[0x0300] = 0x11;
    bus.memory[0x800B] = 0x2C; // BIT $0400
    bus.memory[0x800C] = 0x00;
    bus.memory[0x800D] = 0x04;
    bus.memory[0x0400] = 0xC0;

    forge6502::CPU6502 cpu;
    cpu.ConnectBus(&bus);
    cpu.Reset();
    while (cpu.Cycles() > 0) cpu.Clock();

    CompleteInstruction(cpu);
    CompleteInstruction(cpu);
    CompleteInstruction(cpu);
    CHECK(cpu.Accumulator() == 0x91);
    CompleteInstruction(cpu);
    CHECK(cpu.Accumulator() == 0x91);
    CompleteInstruction(cpu);
    CHECK(cpu.Accumulator() == 0x80);
    CompleteInstruction(cpu);
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::N));
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::V));
    CHECK_FALSE(cpu.GetFlag(forge6502::CPU6502::Flags::Z));
}

TEST_CASE("CPU6502 compares through memory forms and executes NOP")
{
    MemoryCpuBus bus;
    bus.memory[0xFFFC] = 0x00;
    bus.memory[0xFFFD] = 0x80;
    bus.memory[0x8000] = 0xA9; // LDA #$20
    bus.memory[0x8001] = 0x20;
    bus.memory[0x8002] = 0xC5; // CMP $10
    bus.memory[0x8003] = 0x10;
    bus.memory[0x0010] = 0x20;
    bus.memory[0x8004] = 0xA2; // LDX #$30
    bus.memory[0x8005] = 0x30;
    bus.memory[0x8006] = 0xEC; // CPX $0200
    bus.memory[0x8007] = 0x00;
    bus.memory[0x8008] = 0x02;
    bus.memory[0x0200] = 0x30;
    bus.memory[0x8009] = 0xA0; // LDY #$40
    bus.memory[0x800A] = 0x40;
    bus.memory[0x800B] = 0xC4; // CPY $11
    bus.memory[0x800C] = 0x11;
    bus.memory[0x0011] = 0x40;
    bus.memory[0x800D] = 0xEA; // NOP

    forge6502::CPU6502 cpu;
    cpu.ConnectBus(&bus);
    cpu.Reset();
    while (cpu.Cycles() > 0) cpu.Clock();

    CompleteInstruction(cpu);
    CompleteInstruction(cpu);
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::C));
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::Z));
    CompleteInstruction(cpu);
    CompleteInstruction(cpu);
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::Z));
    CompleteInstruction(cpu);
    CompleteInstruction(cpu);
    CHECK(cpu.GetFlag(forge6502::CPU6502::Flags::Z));
    CompleteInstruction(cpu);
    CHECK(cpu.Opcode() == 0xEA);
}
