{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1702032012619 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_ON_DE0 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"CPU_ON_DE0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702032012637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702032012677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702032012678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702032012678 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702032012828 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702032012838 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1702032013047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1702032013047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1702032013047 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702032013047 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2480 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1702032013051 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2482 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1702032013051 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2484 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1702032013051 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2486 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1702032013051 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2488 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1702032013051 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702032013051 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702032013053 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1024 " "TimeQuest Timing Analyzer is analyzing 1024 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1702032013989 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_ON_DE0.sdc " "Synopsys Design Constraints File file not found: 'CPU_ON_DE0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702032013992 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702032013992 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702032014008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702032014008 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702032014011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node clk~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpuC\|m_en " "Destination node cpu:cpuC\|m_en" {  } { { "cpu.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/cpu.vhd" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpuC|m_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1702032014075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpuC\|m_rw " "Destination node cpu:cpuC\|m_rw" {  } { { "cpu.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/cpu.vhd" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpuC|m_rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1702032014075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpuC\|aBus\[3\] " "Destination node cpu:cpuC\|aBus\[3\]" {  } { { "cpu.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/cpu.vhd" 155 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpuC|aBus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1702032014075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpuC\|aBus\[0\] " "Destination node cpu:cpuC\|aBus\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/cpu.vhd" 155 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpuC|aBus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1702032014075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpuC\|aBus\[1\] " "Destination node cpu:cpuC\|aBus\[1\]" {  } { { "cpu.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/cpu.vhd" 155 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpuC|aBus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1702032014075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpuC\|aBus\[2\] " "Destination node cpu:cpuC\|aBus\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/cpu.vhd" 155 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpuC|aBus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1702032014075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpuC\|aBus\[4\] " "Destination node cpu:cpuC\|aBus\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/cpu.vhd" 155 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpuC|aBus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1702032014075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpuC\|aBus\[5\] " "Destination node cpu:cpuC\|aBus\[5\]" {  } { { "cpu.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/cpu.vhd" 155 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpuC|aBus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1702032014075 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1702032014075 ""}  } { { "CPU_ON_DE0.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2475 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014075 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~12  " "Automatically promoted node ram1:ramC\|Decoder0~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014076 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2177 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~13  " "Automatically promoted node ram1:ramC\|Decoder0~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014076 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2178 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~14  " "Automatically promoted node ram1:ramC\|Decoder0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014076 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2179 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~15  " "Automatically promoted node ram1:ramC\|Decoder0~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014077 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2180 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~16  " "Automatically promoted node ram1:ramC\|Decoder0~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014077 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2181 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~17  " "Automatically promoted node ram1:ramC\|Decoder0~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014077 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2182 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~18  " "Automatically promoted node ram1:ramC\|Decoder0~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014077 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2183 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~19  " "Automatically promoted node ram1:ramC\|Decoder0~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014077 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2184 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~20  " "Automatically promoted node ram1:ramC\|Decoder0~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014077 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2185 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~21  " "Automatically promoted node ram1:ramC\|Decoder0~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014077 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2186 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~22  " "Automatically promoted node ram1:ramC\|Decoder0~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014077 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2187 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~23  " "Automatically promoted node ram1:ramC\|Decoder0~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014078 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2188 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~24  " "Automatically promoted node ram1:ramC\|Decoder0~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014078 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2189 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|Decoder0~25  " "Automatically promoted node ram1:ramC\|Decoder0~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014078 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 43 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|Decoder0~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2191 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|ram\[14\]\[0\]~36  " "Automatically promoted node ram1:ramC\|ram\[14\]\[0\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014078 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|ram[14][0]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2190 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|ram\[15\]\[0\]~37  " "Automatically promoted node ram1:ramC\|ram\[15\]\[0\]~37 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014078 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|ram[15][0]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2192 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|ram\[16\]\[0\]~12  " "Automatically promoted node ram1:ramC\|ram\[16\]\[0\]~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014078 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|ram[16][0]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2152 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|ram\[17\]\[0\]~8  " "Automatically promoted node ram1:ramC\|ram\[17\]\[0\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014078 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|ram[17][0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2147 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram1:ramC\|ram\[18\]\[0\]~11  " "Automatically promoted node ram1:ramC\|ram\[18\]\[0\]~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702032014078 ""}  } { { "ram1.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/ram1.vhd" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram1:ramC|ram[18][0]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 2151 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702032014078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702032014422 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702032014423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702032014423 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702032014425 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702032014426 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702032014426 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702032014427 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702032014427 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702032014428 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1702032014429 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702032014429 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702032014548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702032015592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702032016531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702032016542 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702032019610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702032019610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702032020024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 4.5% " "1e+03 ns of routing delay (approximately 4.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1702032027261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1702032028213 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702032028213 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1702032043973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702032050846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1702032050847 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702032050847 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "8.81 " "Total time spent on timing analysis during the Fitter is 8.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1702032050888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702032050926 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702032051452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702032051488 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702032051870 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702032052698 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone III " "9 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ex_mem_addr\[2\] 3.3-V LVTTL H6 " "Pin ex_mem_addr\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ex_mem_addr[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ex_mem_addr\[2\]" } } } } { "CPU_ON_DE0.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ex_mem_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1702032053411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mem_mux_sw 3.3-V LVTTL D2 " "Pin mem_mux_sw uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_mux_sw } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_mux_sw" } } } } { "CPU_ON_DE0.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_mux_sw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1702032053411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ex_mem_addr\[1\] 3.3-V LVTTL H5 " "Pin ex_mem_addr\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ex_mem_addr[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ex_mem_addr\[1\]" } } } } { "CPU_ON_DE0.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ex_mem_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1702032053411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ex_mem_addr\[3\] 3.3-V LVTTL G4 " "Pin ex_mem_addr\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ex_mem_addr[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ex_mem_addr\[3\]" } } } } { "CPU_ON_DE0.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ex_mem_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1702032053411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ex_mem_addr\[0\] 3.3-V LVTTL J6 " "Pin ex_mem_addr\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ex_mem_addr[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ex_mem_addr\[0\]" } } } } { "CPU_ON_DE0.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ex_mem_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1702032053411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ex_mem_addr\[4\] 3.3-V LVTTL G5 " "Pin ex_mem_addr\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ex_mem_addr[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ex_mem_addr\[4\]" } } } } { "CPU_ON_DE0.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ex_mem_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1702032053411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ex_mem_addr\[5\] 3.3-V LVTTL J7 " "Pin ex_mem_addr\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ex_mem_addr[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ex_mem_addr\[5\]" } } } } { "CPU_ON_DE0.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ex_mem_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1702032053411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL H2 " "Pin reset uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "CPU_ON_DE0.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1702032053411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL B12 " "Pin clk uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "CPU_ON_DE0.vhd" "" { Text "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/CPU_ON_DE0.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1702032053411 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1702032053411 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/output_files/CPU_ON_DE0.fit.smsg " "Generated suppressed messages file C:/Users/user/Documents/GitHub/hdl/CPU_ON_DE0 _HEX/output_files/CPU_ON_DE0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702032053562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702032053982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 18:40:53 2023 " "Processing ended: Fri Dec 08 18:40:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702032053982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702032053982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702032053982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702032053982 ""}
