#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe1fe89d0 .scope module, "banco_final_logic" "banco_final_logic" 2 4;
 .timescale 0 0;
v0x7fffe20179a0_0 .net "D0_pop", 0 0, v0x7fffe2016ca0_0;  1 drivers
v0x7fffe2017a60_0 .net "D1_pop", 0 0, v0x7fffe2016d90_0;  1 drivers
v0x7fffe2017b20_0 .net "clk", 0 0, v0x7fffe2016ea0_0;  1 drivers
v0x7fffe2017bc0_0 .net "data_out_D0", 5 0, v0x7fffe20103e0_0;  1 drivers
v0x7fffe2017c60_0 .net "data_out_D1", 5 0, v0x7fffe2012370_0;  1 drivers
v0x7fffe2017d50_0 .net "data_out_VC0", 5 0, v0x7fffe2017170_0;  1 drivers
v0x7fffe2017ea0_0 .net "data_out_VC1", 5 0, v0x7fffe2017230_0;  1 drivers
v0x7fffe2017ff0_0 .net "empty_fifo_VC0", 0 0, v0x7fffe20172f0_0;  1 drivers
v0x7fffe2018090_0 .net "empty_fifo_VC1", 0 0, v0x7fffe2017390_0;  1 drivers
v0x7fffe2018250_0 .net "error_D0", 0 0, L_0x7fffe2028bb0;  1 drivers
v0x7fffe20182f0_0 .net "error_D1", 0 0, L_0x7fffe2029980;  1 drivers
v0x7fffe2018390_0 .net "pop_VC0_fifo", 0 0, v0x7fffe20140c0_0;  1 drivers
v0x7fffe20184c0_0 .net "pop_VC1_fifo", 0 0, v0x7fffe2014250_0;  1 drivers
v0x7fffe20185f0_0 .net "reset_L", 0 0, v0x7fffe2017740_0;  1 drivers
S_0x7fffe1feb9e0 .scope module, "final_logic_cond" "final_logic" 2 9, 3 5 0, S_0x7fffe1fe89d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "data_out_VC0"
    .port_info 1 /INPUT 6 "data_out_VC1"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /INPUT 1 "empty_fifo_VC0"
    .port_info 5 /INPUT 1 "empty_fifo_VC1"
    .port_info 6 /INPUT 1 "D0_pop"
    .port_info 7 /INPUT 1 "D1_pop"
    .port_info 8 /OUTPUT 6 "data_out_D0"
    .port_info 9 /OUTPUT 6 "data_out_D1"
    .port_info 10 /OUTPUT 1 "pop_VC0_fifo"
    .port_info 11 /OUTPUT 1 "pop_VC1_fifo"
    .port_info 12 /OUTPUT 1 "error_D1"
    .port_info 13 /OUTPUT 1 "error_D0"
P_0x7fffe1fefd40 .param/l "address_width" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x7fffe1fefd80 .param/l "data_width" 0 3 6, +C4<00000000000000000000000000000110>;
v0x7fffe2015270_0 .net "D0_out", 5 0, v0x7fffe2013270_0;  1 drivers
v0x7fffe2015350_0 .net "D0_pop", 0 0, v0x7fffe2016ca0_0;  alias, 1 drivers
v0x7fffe2015410_0 .net "D1_out", 5 0, v0x7fffe2013380_0;  1 drivers
v0x7fffe20154e0_0 .net "D1_pop", 0 0, v0x7fffe2016d90_0;  alias, 1 drivers
v0x7fffe20155b0_0 .net "almost_empty_fifo_D0", 0 0, L_0x7fffe2028ea0;  1 drivers
v0x7fffe20156a0_0 .net "almost_empty_fifo_D1", 0 0, L_0x7fffe2029d80;  1 drivers
v0x7fffe2015770_0 .net "clk", 0 0, v0x7fffe2016ea0_0;  alias, 1 drivers
v0x7fffe2015810_0 .net "data_out_D0", 5 0, v0x7fffe20103e0_0;  alias, 1 drivers
v0x7fffe20158e0_0 .net "data_out_D1", 5 0, v0x7fffe2012370_0;  alias, 1 drivers
v0x7fffe2015a40_0 .net "data_out_VC0", 5 0, v0x7fffe2017170_0;  alias, 1 drivers
v0x7fffe2015ae0_0 .net "data_out_VC1", 5 0, v0x7fffe2017230_0;  alias, 1 drivers
v0x7fffe2015bd0_0 .net "empty_fifo_D0", 0 0, L_0x7fffe2028930;  1 drivers
v0x7fffe2015c70_0 .net "empty_fifo_D1", 0 0, L_0x7fffe2029700;  1 drivers
v0x7fffe2015d10_0 .net "empty_fifo_VC0", 0 0, v0x7fffe20172f0_0;  alias, 1 drivers
v0x7fffe2015db0_0 .net "empty_fifo_VC1", 0 0, v0x7fffe2017390_0;  alias, 1 drivers
v0x7fffe2015ea0_0 .net "error_D0", 0 0, L_0x7fffe2028bb0;  alias, 1 drivers
v0x7fffe2015f40_0 .net "error_D1", 0 0, L_0x7fffe2029980;  alias, 1 drivers
v0x7fffe2016120_0 .net "full_fifo_D0", 0 0, L_0x7fffe20287f0;  1 drivers
v0x7fffe20161f0_0 .net "full_fifo_D1", 0 0, L_0x7fffe2029430;  1 drivers
v0x7fffe20162c0_0 .net "fulloralmostfull_D0", 0 0, L_0x7fffe2029200;  1 drivers
v0x7fffe2016360_0 .net "fulloralmostfull_D1", 0 0, L_0x7fffe202a050;  1 drivers
v0x7fffe2016400_0 .net "pop_VC0_fifo", 0 0, v0x7fffe20140c0_0;  alias, 1 drivers
v0x7fffe20164f0_0 .net "pop_VC1_fifo", 0 0, v0x7fffe2014250_0;  alias, 1 drivers
o0x7f81427e04f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe20165e0_0 .net "reset", 0 0, o0x7f81427e04f8;  0 drivers
v0x7fffe20166d0_0 .net "reset_L", 0 0, v0x7fffe2017740_0;  alias, 1 drivers
o0x7f81427e0528 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe20167c0_0 .net "wr_enable", 0 0, o0x7f81427e0528;  0 drivers
S_0x7fffe1fecc70 .scope module, "u_D0_fifo" "D0_fifo" 3 34, 4 1 0, S_0x7fffe1feb9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /INPUT 6 "data_in"
    .port_info 5 /OUTPUT 1 "full_fifo_D0"
    .port_info 6 /OUTPUT 1 "empty_fifo_D0"
    .port_info 7 /OUTPUT 1 "almost_full_fifo_D0"
    .port_info 8 /OUTPUT 1 "almost_empty_fifo_D0"
    .port_info 9 /OUTPUT 1 "error_D0"
    .port_info 10 /OUTPUT 6 "data_out_D0"
P_0x7fffe1ff0ff0 .param/l "address_width" 0 4 3, +C4<00000000000000000000000000000010>;
P_0x7fffe1ff1030 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000000110>;
P_0x7fffe1ff1070 .param/l "size_fifo" 0 4 16, +C4<00000000000000000000000000000100>;
v0x7fffe1fb1ae0_0 .net *"_s0", 31 0, L_0x7fffe2018720;  1 drivers
L_0x7f81427900a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe1fb12f0_0 .net *"_s11", 28 0, L_0x7f81427900a8;  1 drivers
L_0x7f81427900f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe1fed9b0_0 .net/2u *"_s12", 31 0, L_0x7f81427900f0;  1 drivers
v0x7fffe1fee7d0_0 .net *"_s16", 31 0, L_0x7fffe2028a70;  1 drivers
L_0x7f8142790138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe1fef730_0 .net *"_s19", 28 0, L_0x7f8142790138;  1 drivers
L_0x7f8142790180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe1fe5da0_0 .net/2u *"_s20", 31 0, L_0x7f8142790180;  1 drivers
v0x7fffe1fe6bc0_0 .net *"_s24", 31 0, L_0x7fffe2028d70;  1 drivers
L_0x7f81427901c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe200f8e0_0 .net *"_s27", 28 0, L_0x7f81427901c8;  1 drivers
L_0x7f8142790210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffe200f9c0_0 .net/2u *"_s28", 31 0, L_0x7f8142790210;  1 drivers
L_0x7f8142790018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe200faa0_0 .net *"_s3", 28 0, L_0x7f8142790018;  1 drivers
v0x7fffe200fb80_0 .net *"_s32", 31 0, L_0x7fffe2029080;  1 drivers
L_0x7f8142790258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe200fc60_0 .net *"_s35", 28 0, L_0x7f8142790258;  1 drivers
L_0x7f81427902a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffe200fd40_0 .net/2u *"_s36", 31 0, L_0x7f81427902a0;  1 drivers
L_0x7f8142790060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe200fe20_0 .net/2u *"_s4", 31 0, L_0x7f8142790060;  1 drivers
v0x7fffe200ff00_0 .net *"_s8", 31 0, L_0x7fffe2028890;  1 drivers
v0x7fffe200ffe0_0 .net "almost_empty_fifo_D0", 0 0, L_0x7fffe2028ea0;  alias, 1 drivers
v0x7fffe20100a0_0 .net "almost_full_fifo_D0", 0 0, L_0x7fffe2029200;  alias, 1 drivers
v0x7fffe2010160_0 .net "clk", 0 0, v0x7fffe2016ea0_0;  alias, 1 drivers
v0x7fffe2010220_0 .var "cnt", 2 0;
v0x7fffe2010300_0 .net "data_in", 5 0, v0x7fffe2013270_0;  alias, 1 drivers
v0x7fffe20103e0_0 .var "data_out_D0", 5 0;
v0x7fffe20104c0_0 .net "empty_fifo_D0", 0 0, L_0x7fffe2028930;  alias, 1 drivers
v0x7fffe2010580_0 .net "error_D0", 0 0, L_0x7fffe2028bb0;  alias, 1 drivers
v0x7fffe2010640_0 .net "full_fifo_D0", 0 0, L_0x7fffe20287f0;  alias, 1 drivers
v0x7fffe2010700 .array "mem", 3 0, 5 0;
v0x7fffe20107c0_0 .net "rd_enable", 0 0, v0x7fffe2016ca0_0;  alias, 1 drivers
v0x7fffe2010880_0 .var "rd_ptr", 1 0;
v0x7fffe2010960_0 .net "reset", 0 0, o0x7f81427e04f8;  alias, 0 drivers
v0x7fffe2010a20_0 .net "wr_enable", 0 0, o0x7f81427e0528;  alias, 0 drivers
v0x7fffe2010ae0_0 .var "wr_ptr", 1 0;
E_0x7fffe1fc2250 .event posedge, v0x7fffe2010160_0;
L_0x7fffe2018720 .concat [ 3 29 0 0], v0x7fffe2010220_0, L_0x7f8142790018;
L_0x7fffe20287f0 .cmp/eq 32, L_0x7fffe2018720, L_0x7f8142790060;
L_0x7fffe2028890 .concat [ 3 29 0 0], v0x7fffe2010220_0, L_0x7f81427900a8;
L_0x7fffe2028930 .cmp/eq 32, L_0x7fffe2028890, L_0x7f81427900f0;
L_0x7fffe2028a70 .concat [ 3 29 0 0], v0x7fffe2010220_0, L_0x7f8142790138;
L_0x7fffe2028bb0 .cmp/gt 32, L_0x7fffe2028a70, L_0x7f8142790180;
L_0x7fffe2028d70 .concat [ 3 29 0 0], v0x7fffe2010220_0, L_0x7f81427901c8;
L_0x7fffe2028ea0 .cmp/eq 32, L_0x7fffe2028d70, L_0x7f8142790210;
L_0x7fffe2029080 .concat [ 3 29 0 0], v0x7fffe2010220_0, L_0x7f8142790258;
L_0x7fffe2029200 .cmp/eq 32, L_0x7fffe2029080, L_0x7f81427902a0;
S_0x7fffe2010d20 .scope module, "u_D1_fifo" "D1_fifo" 3 48, 5 1 0, S_0x7fffe1feb9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /INPUT 6 "data_in"
    .port_info 5 /OUTPUT 1 "full_fifo_D1"
    .port_info 6 /OUTPUT 1 "empty_fifo_D1"
    .port_info 7 /OUTPUT 1 "almost_full_fifo_D1"
    .port_info 8 /OUTPUT 1 "almost_empty_fifo_D1"
    .port_info 9 /OUTPUT 1 "error_D1"
    .port_info 10 /OUTPUT 6 "data_out_D1"
P_0x7fffe1ff2c20 .param/l "address_width" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x7fffe1ff2c60 .param/l "data_width" 0 5 2, +C4<00000000000000000000000000000110>;
P_0x7fffe1ff2ca0 .param/l "size_fifo" 0 5 16, +C4<00000000000000000000000000000100>;
v0x7fffe2011120_0 .net *"_s0", 31 0, L_0x7fffe2029390;  1 drivers
L_0x7f8142790378 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe2011200_0 .net *"_s11", 28 0, L_0x7f8142790378;  1 drivers
L_0x7f81427903c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe20112e0_0 .net/2u *"_s12", 31 0, L_0x7f81427903c0;  1 drivers
v0x7fffe20113d0_0 .net *"_s16", 31 0, L_0x7fffe2029890;  1 drivers
L_0x7f8142790408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe20114b0_0 .net *"_s19", 28 0, L_0x7f8142790408;  1 drivers
L_0x7f8142790450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe20115e0_0 .net/2u *"_s20", 31 0, L_0x7f8142790450;  1 drivers
v0x7fffe20116c0_0 .net *"_s24", 31 0, L_0x7fffe2029b40;  1 drivers
L_0x7f8142790498 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe20117a0_0 .net *"_s27", 28 0, L_0x7f8142790498;  1 drivers
L_0x7f81427904e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffe2011880_0 .net/2u *"_s28", 31 0, L_0x7f81427904e0;  1 drivers
L_0x7f81427902e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe2011960_0 .net *"_s3", 28 0, L_0x7f81427902e8;  1 drivers
v0x7fffe2011a40_0 .net *"_s32", 31 0, L_0x7fffe2029f60;  1 drivers
L_0x7f8142790528 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe2011b20_0 .net *"_s35", 28 0, L_0x7f8142790528;  1 drivers
L_0x7f8142790570 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffe2011c00_0 .net/2u *"_s36", 31 0, L_0x7f8142790570;  1 drivers
L_0x7f8142790330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe2011ce0_0 .net/2u *"_s4", 31 0, L_0x7f8142790330;  1 drivers
v0x7fffe2011dc0_0 .net *"_s8", 31 0, L_0x7fffe20295c0;  1 drivers
v0x7fffe2011ea0_0 .net "almost_empty_fifo_D1", 0 0, L_0x7fffe2029d80;  alias, 1 drivers
v0x7fffe2011f60_0 .net "almost_full_fifo_D1", 0 0, L_0x7fffe202a050;  alias, 1 drivers
v0x7fffe2012130_0 .net "clk", 0 0, v0x7fffe2016ea0_0;  alias, 1 drivers
v0x7fffe20121d0_0 .var "cnt", 2 0;
v0x7fffe2012290_0 .net "data_in", 5 0, v0x7fffe2013380_0;  alias, 1 drivers
v0x7fffe2012370_0 .var "data_out_D1", 5 0;
v0x7fffe2012450_0 .net "empty_fifo_D1", 0 0, L_0x7fffe2029700;  alias, 1 drivers
v0x7fffe2012510_0 .net "error_D1", 0 0, L_0x7fffe2029980;  alias, 1 drivers
v0x7fffe20125d0_0 .net "full_fifo_D1", 0 0, L_0x7fffe2029430;  alias, 1 drivers
v0x7fffe2012690 .array "mem", 3 0, 5 0;
v0x7fffe2012750_0 .net "rd_enable", 0 0, v0x7fffe2016d90_0;  alias, 1 drivers
v0x7fffe2012810_0 .var "rd_ptr", 1 0;
v0x7fffe20128f0_0 .net "reset", 0 0, o0x7f81427e04f8;  alias, 0 drivers
v0x7fffe20129c0_0 .net "wr_enable", 0 0, o0x7f81427e0528;  alias, 0 drivers
v0x7fffe2012a90_0 .var "wr_ptr", 1 0;
L_0x7fffe2029390 .concat [ 3 29 0 0], v0x7fffe20121d0_0, L_0x7f81427902e8;
L_0x7fffe2029430 .cmp/eq 32, L_0x7fffe2029390, L_0x7f8142790330;
L_0x7fffe20295c0 .concat [ 3 29 0 0], v0x7fffe20121d0_0, L_0x7f8142790378;
L_0x7fffe2029700 .cmp/eq 32, L_0x7fffe20295c0, L_0x7f81427903c0;
L_0x7fffe2029890 .concat [ 3 29 0 0], v0x7fffe20121d0_0, L_0x7f8142790408;
L_0x7fffe2029980 .cmp/gt 32, L_0x7fffe2029890, L_0x7f8142790450;
L_0x7fffe2029b40 .concat [ 3 29 0 0], v0x7fffe20121d0_0, L_0x7f8142790498;
L_0x7fffe2029d80 .cmp/eq 32, L_0x7fffe2029b40, L_0x7f81427904e0;
L_0x7fffe2029f60 .concat [ 3 29 0 0], v0x7fffe20121d0_0, L_0x7f8142790528;
L_0x7fffe202a050 .cmp/eq 32, L_0x7fffe2029f60, L_0x7f8142790570;
S_0x7fffe2012c90 .scope module, "u_arbitro_enrutamiento" "arbitro_enrutamiento" 3 19, 6 6 0, S_0x7fffe1feb9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "VC0"
    .port_info 1 /INPUT 6 "VC1"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /INPUT 1 "VC0_empty"
    .port_info 5 /INPUT 1 "VC1_empty"
    .port_info 6 /INPUT 1 "D1_pause"
    .port_info 7 /INPUT 1 "D0_pause"
    .port_info 8 /OUTPUT 1 "VC1_pop"
    .port_info 9 /OUTPUT 1 "VC0_pop"
    .port_info 10 /OUTPUT 6 "D0_out"
    .port_info 11 /OUTPUT 6 "D1_out"
v0x7fffe20145c0_0 .net "D0_out", 5 0, v0x7fffe2013270_0;  alias, 1 drivers
v0x7fffe20146a0_0 .net "D0_pause", 0 0, L_0x7fffe2029200;  alias, 1 drivers
v0x7fffe20147b0_0 .net "D1_out", 5 0, v0x7fffe2013380_0;  alias, 1 drivers
v0x7fffe20148a0_0 .net "D1_pause", 0 0, L_0x7fffe202a050;  alias, 1 drivers
v0x7fffe2014990_0 .net "VC0", 5 0, v0x7fffe2017170_0;  alias, 1 drivers
v0x7fffe2014a80_0 .net "VC0_empty", 0 0, v0x7fffe20172f0_0;  alias, 1 drivers
v0x7fffe2014b70_0 .net "VC0_pop", 0 0, v0x7fffe20140c0_0;  alias, 1 drivers
v0x7fffe2014c10_0 .net "VC1", 5 0, v0x7fffe2017230_0;  alias, 1 drivers
v0x7fffe2014cb0_0 .net "VC1_empty", 0 0, v0x7fffe2017390_0;  alias, 1 drivers
v0x7fffe2014de0_0 .net "VC1_pop", 0 0, v0x7fffe2014250_0;  alias, 1 drivers
v0x7fffe2014e80_0 .net "clk", 0 0, v0x7fffe2016ea0_0;  alias, 1 drivers
v0x7fffe2014fb0_0 .net "pop_delay_VC0", 0 0, v0x7fffe2014390_0;  1 drivers
v0x7fffe2015050_0 .net "pop_delay_VC1", 0 0, v0x7fffe2014430_0;  1 drivers
v0x7fffe20150f0_0 .net "reset_L", 0 0, v0x7fffe2017740_0;  alias, 1 drivers
S_0x7fffe2012f70 .scope module, "u_arbitro_muxes" "arbitro_mux" 6 14, 7 1 0, S_0x7fffe2012c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_L"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 6 "VC0"
    .port_info 3 /INPUT 6 "VC1"
    .port_info 4 /INPUT 1 "pop_delay_VC0"
    .port_info 5 /INPUT 1 "pop_delay_VC1"
    .port_info 6 /INPUT 1 "VC0_empty"
    .port_info 7 /OUTPUT 6 "D0_out"
    .port_info 8 /OUTPUT 6 "D1_out"
v0x7fffe2013270_0 .var "D0_out", 5 0;
v0x7fffe2013380_0 .var "D1_out", 5 0;
v0x7fffe2013450_0 .net "VC0", 5 0, v0x7fffe2017170_0;  alias, 1 drivers
v0x7fffe2013520_0 .net "VC0_empty", 0 0, v0x7fffe20172f0_0;  alias, 1 drivers
v0x7fffe20135e0_0 .net "VC1", 5 0, v0x7fffe2017230_0;  alias, 1 drivers
v0x7fffe2013710_0 .net "clk", 0 0, v0x7fffe2016ea0_0;  alias, 1 drivers
v0x7fffe2013800_0 .net "pop_delay_VC0", 0 0, v0x7fffe2014390_0;  alias, 1 drivers
v0x7fffe20138c0_0 .net "pop_delay_VC1", 0 0, v0x7fffe2014430_0;  alias, 1 drivers
v0x7fffe2013980_0 .net "reset_L", 0 0, v0x7fffe2017740_0;  alias, 1 drivers
S_0x7fffe2013b60 .scope module, "u_logica_pops" "logica_pops" 6 37, 8 1 0, S_0x7fffe2012c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "VC0_empty"
    .port_info 1 /INPUT 1 "VC1_empty"
    .port_info 2 /INPUT 1 "D0_pause"
    .port_info 3 /INPUT 1 "D1_pause"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 1 "VC0_pop"
    .port_info 6 /OUTPUT 1 "VC1_pop"
    .port_info 7 /OUTPUT 1 "pop_delay_VC0"
    .port_info 8 /OUTPUT 1 "pop_delay_VC1"
v0x7fffe2013e60_0 .net "D0_pause", 0 0, L_0x7fffe2029200;  alias, 1 drivers
v0x7fffe2013f20_0 .net "D1_pause", 0 0, L_0x7fffe202a050;  alias, 1 drivers
v0x7fffe2013fc0_0 .net "VC0_empty", 0 0, v0x7fffe20172f0_0;  alias, 1 drivers
v0x7fffe20140c0_0 .var "VC0_pop", 0 0;
v0x7fffe2014160_0 .net "VC1_empty", 0 0, v0x7fffe2017390_0;  alias, 1 drivers
v0x7fffe2014250_0 .var "VC1_pop", 0 0;
v0x7fffe20142f0_0 .net "clk", 0 0, v0x7fffe2016ea0_0;  alias, 1 drivers
v0x7fffe2014390_0 .var "pop_delay_VC0", 0 0;
v0x7fffe2014430_0 .var "pop_delay_VC1", 0 0;
E_0x7fffe1fbfb10 .event edge, v0x7fffe20100a0_0, v0x7fffe2011f60_0, v0x7fffe2014160_0, v0x7fffe2013520_0;
S_0x7fffe2016950 .scope module, "probador_final_logic" "probador_final_logic" 2 27, 9 1 0, S_0x7fffe1fe89d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "data_out_VC0"
    .port_info 1 /OUTPUT 6 "data_out_VC1"
    .port_info 2 /OUTPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "reset_L"
    .port_info 4 /OUTPUT 1 "empty_fifo_VC0"
    .port_info 5 /OUTPUT 1 "empty_fifo_VC1"
    .port_info 6 /OUTPUT 1 "D0_pop"
    .port_info 7 /OUTPUT 1 "D1_pop"
    .port_info 8 /INPUT 6 "data_out_D0"
    .port_info 9 /INPUT 6 "data_out_D1"
    .port_info 10 /INPUT 1 "pop_VC0_fifo"
    .port_info 11 /INPUT 1 "pop_VC1_fifo"
    .port_info 12 /INPUT 1 "error_D0"
    .port_info 13 /INPUT 1 "error_D1"
v0x7fffe2016ca0_0 .var "D0_pop", 0 0;
v0x7fffe2016d90_0 .var "D1_pop", 0 0;
v0x7fffe2016ea0_0 .var "clk", 0 0;
v0x7fffe2016f40_0 .net "data_out_D0", 5 0, v0x7fffe20103e0_0;  alias, 1 drivers
v0x7fffe2017030_0 .net "data_out_D1", 5 0, v0x7fffe2012370_0;  alias, 1 drivers
v0x7fffe2017170_0 .var "data_out_VC0", 5 0;
v0x7fffe2017230_0 .var "data_out_VC1", 5 0;
v0x7fffe20172f0_0 .var "empty_fifo_VC0", 0 0;
v0x7fffe2017390_0 .var "empty_fifo_VC1", 0 0;
v0x7fffe20174c0_0 .net "error_D0", 0 0, L_0x7fffe2028bb0;  alias, 1 drivers
v0x7fffe2017560_0 .net "error_D1", 0 0, L_0x7fffe2029980;  alias, 1 drivers
v0x7fffe2017600_0 .net "pop_VC0_fifo", 0 0, v0x7fffe20140c0_0;  alias, 1 drivers
v0x7fffe20176a0_0 .net "pop_VC1_fifo", 0 0, v0x7fffe2014250_0;  alias, 1 drivers
v0x7fffe2017740_0 .var "reset_L", 0 0;
    .scope S_0x7fffe2012f70;
T_0 ;
    %wait E_0x7fffe1fc2250;
    %load/vec4 v0x7fffe2013980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffe2013270_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffe2013380_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffe2013520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fffe2013800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fffe2013450_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x7fffe2013450_0;
    %assign/vec4 v0x7fffe2013270_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fffe2013450_0;
    %assign/vec4 v0x7fffe2013380_0, 0;
T_0.7 ;
T_0.4 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fffe20138c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x7fffe20135e0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x7fffe20135e0_0;
    %assign/vec4 v0x7fffe2013270_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fffe20135e0_0;
    %assign/vec4 v0x7fffe2013380_0, 0;
T_0.11 ;
T_0.8 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffe2013b60;
T_1 ;
    %wait E_0x7fffe1fc2250;
    %load/vec4 v0x7fffe20140c0_0;
    %assign/vec4 v0x7fffe2014390_0, 0;
    %load/vec4 v0x7fffe2014250_0;
    %assign/vec4 v0x7fffe2014430_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffe2013b60;
T_2 ;
    %wait E_0x7fffe1fbfb10;
    %load/vec4 v0x7fffe2013e60_0;
    %load/vec4 v0x7fffe2013f20_0;
    %or;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fffe2014160_0;
    %inv;
    %load/vec4 v0x7fffe2013fc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe2014250_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe2014250_0, 0, 1;
T_2.3 ;
    %load/vec4 v0x7fffe2013fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe20140c0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe20140c0_0, 0, 1;
T_2.5 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe20140c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe2014250_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffe1fecc70;
T_3 ;
    %wait E_0x7fffe1fc2250;
    %load/vec4 v0x7fffe2010960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe2010ae0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffe2010a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fffe2010300_0;
    %load/vec4 v0x7fffe2010ae0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe2010700, 0, 4;
    %load/vec4 v0x7fffe2010ae0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fffe2010ae0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffe1fecc70;
T_4 ;
    %wait E_0x7fffe1fc2250;
    %load/vec4 v0x7fffe2010960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe2010880_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffe20103e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffe20107c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fffe2010880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fffe2010700, 4;
    %assign/vec4 v0x7fffe20103e0_0, 0;
    %load/vec4 v0x7fffe2010880_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fffe2010880_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffe20103e0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffe1fecc70;
T_5 ;
    %wait E_0x7fffe1fc2250;
    %load/vec4 v0x7fffe2010960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe2010220_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffe2010a20_0;
    %load/vec4 v0x7fffe20107c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %load/vec4 v0x7fffe2010220_0;
    %assign/vec4 v0x7fffe2010220_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x7fffe2010220_0;
    %assign/vec4 v0x7fffe2010220_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x7fffe2010220_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x7fffe2010220_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x7fffe2010220_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffe2010220_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x7fffe2010220_0;
    %assign/vec4 v0x7fffe2010220_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffe2010d20;
T_6 ;
    %wait E_0x7fffe1fc2250;
    %load/vec4 v0x7fffe20128f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe2012a90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fffe20129c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7fffe2012290_0;
    %load/vec4 v0x7fffe2012a90_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe2012690, 0, 4;
    %load/vec4 v0x7fffe2012a90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fffe2012a90_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffe2010d20;
T_7 ;
    %wait E_0x7fffe1fc2250;
    %load/vec4 v0x7fffe20128f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe2012810_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffe2012370_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffe2012750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7fffe2012810_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fffe2012690, 4;
    %assign/vec4 v0x7fffe2012370_0, 0;
    %load/vec4 v0x7fffe2012810_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fffe2012810_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffe2012370_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffe2010d20;
T_8 ;
    %wait E_0x7fffe1fc2250;
    %load/vec4 v0x7fffe20128f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe20121d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffe20129c0_0;
    %load/vec4 v0x7fffe2012750_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %load/vec4 v0x7fffe20121d0_0;
    %assign/vec4 v0x7fffe20121d0_0, 0;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x7fffe20121d0_0;
    %assign/vec4 v0x7fffe20121d0_0, 0;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x7fffe20121d0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x7fffe20121d0_0, 0;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x7fffe20121d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffe20121d0_0, 0;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x7fffe20121d0_0;
    %assign/vec4 v0x7fffe20121d0_0, 0;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffe2016950;
T_9 ;
    %vpi_call 9 9 "$dumpfile", "final_logic.vcd" {0 0 0};
    %vpi_call 9 10 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe2017740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe20172f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe2017390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe2016ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe2016d90_0, 0;
    %wait E_0x7fffe1fc2250;
    %wait E_0x7fffe1fc2250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe2017740_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x7fffe2017170_0, 0;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x7fffe2017230_0, 0;
    %wait E_0x7fffe1fc2250;
    %pushi/vec4 37, 0, 6;
    %assign/vec4 v0x7fffe2017170_0, 0;
    %pushi/vec4 44, 0, 6;
    %assign/vec4 v0x7fffe2017230_0, 0;
    %wait E_0x7fffe1fc2250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe20172f0_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x7fffe2017170_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x7fffe2017230_0, 0;
    %wait E_0x7fffe1fc2250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe2016ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe2016d90_0, 0;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x7fffe2017170_0, 0;
    %pushi/vec4 53, 0, 6;
    %assign/vec4 v0x7fffe2017230_0, 0;
    %wait E_0x7fffe1fc2250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe2016ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe2016d90_0, 0;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x7fffe2017170_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x7fffe2017230_0, 0;
    %wait E_0x7fffe1fc2250;
    %pushi/vec4 61, 0, 6;
    %assign/vec4 v0x7fffe2017170_0, 0;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x7fffe2017230_0, 0;
    %wait E_0x7fffe1fc2250;
    %wait E_0x7fffe1fc2250;
    %vpi_call 9 53 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fffe2016950;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe2016ea0_0, 0;
    %end;
    .thread T_10;
    .scope S_0x7fffe2016950;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0x7fffe2016ea0_0;
    %inv;
    %assign/vec4 v0x7fffe2016ea0_0, 0;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "banco_final_logic.v";
    "./final_logic.v";
    "./D0_fifo.v";
    "./D1_fifo.v";
    "./arbitro_enrutamiento.v";
    "./arbitro_mux.v";
    "./logica_pops.v";
    "./probador_final_logic.v";
