;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP 300, 90
	JMZ 12, #50
	DJN -81, 20
	SLT 221, 101
	SUB 10, 200
	SUB 10, 200
	SUB 10, 200
	SUB #52, @4
	SUB #0, -5
	SLT 300, 90
	SUB @0, @2
	SUB @127, 106
	SUB 1, <-0
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	JMP @12, #200
	JMP 12, #10
	JMZ 300, 90
	SUB @-127, 100
	ADD 12, @10
	JMN 12, #10
	SUB #0, -5
	SPL 910, 400
	SPL 210, 60
	CMP #0, -5
	JMN 12, #10
	SPL 0, <-54
	SUB #0, -5
	DAT <0, #-5
	DAT <0, #-5
	CMP -207, <-120
	JMP 121, 2
	JMP 121, 2
	ADD @0, @2
	JMN 0, #2
	JMN 0, #2
	JMN 0, #2
	MOV -1, <-20
	ADD 270, 60
	SUB #0, -5
	SUB #0, -5
	SLT -1, <1
	SPL 0, <-54
	SUB #12, @8
