// Seed: 2798008252
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    output supply1 id_4
);
  assign id_0 = 1 == id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    input wand id_3,
    output supply1 id_4
);
  wire id_6;
  wand id_7 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.type_7 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_3 (
    input  logic id_0,
    output logic id_1,
    input  uwire id_2
);
  assign id_1 = id_0;
  wire id_4;
  reg  id_5;
  initial begin : LABEL_0
    id_5 <= id_0;
  end
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_5 = 1;
endmodule
