name,explain,op[6:2],funct3,funct7[5],inst_type,reg_wr_en,branch,mem2reg,mem_rd_en,mem_wr_en,mem_op,alu_src_a,alu_src_b,alu_ctr
,,,,,3,1,3,1,1,1,3,1,2,4
lui,load imm,01101,,,001,1,000,0,0,0,,,01,0011
auipc,PC + imm,00101,,,001,1,000,0,0,0,,1,01,0000
addi,rs1 + imm,00100,000,,000,1,000,0,0,0,,0,01,0000
slti,"slt rs1, imm",00100,010,,000,1,000,0,0,0,,0,01,0010
sltiu,"sltu rs1, imm",00100,011,,000,1,000,0,0,0,,0,01,1010
xori,rs1 ^ imm,00100,100,,000,1,000,0,0,0,,0,01,0100
ori,rs1 | imm,00100,110,,000,1,000,0,0,0,,0,01,0110
andi,rs1 & imm,00100,111,,000,1,000,0,0,0,,0,01,0111
slli,rs1 << imm[4:0],00100,001,0,000,1,000,0,0,0,,0,01,0001
srli,rs1 >> imm[4:0],00100,101,0,000,1,000,0,0,0,,0,01,0101
srai,rs1 >>> imm[4:0],00100,101,1,000,1,000,0,0,0,,0,01,1101
add,rs1 + rs2,01100,000,0,,1,000,0,0,0,,0,00,0000
sub,rs1 - rs2,01100,000,1,,1,000,0,0,0,,0,00,1000
sll,rs1 << rs2[4:0],01100,001,0,,1,000,0,0,0,,0,00,0001
slt,"slt rs1, rs2",01100,010,0,,1,000,0,0,0,,0,00,0010
sltu,"sltu rs1, rs2",01100,011,0,,1,000,0,0,0,,0,00,1010
xor,rs1 ^ rs2,01100,100,0,,1,000,0,0,0,,0,00,0100
srl,rs1 >> rs2[4:0],01100,101,0,,1,000,0,0,0,,0,00,0101
sra,rs1 >>> rs2[4:0],01100,101,1,,1,000,0,0,0,,0,00,1101
or,rs1 | rs2,01100,110,0,,1,000,0,0,0,,0,00,0110
and,rs1 & rs2,01100,111,0,,1,000,0,0,0,,0,00,0111
jal,PC+4,11011,,,100,1,001,0,0,0,,1,10,0000
jalr,PC+4,11001,000,,000,1,010,0,0,0,,1,10,0000
beq,"根据 rs1,rs2 设置 Zero",11000,000,,011,0,100,,0,0,,0,00,0010
bne,"根据 rs1,rs2 设置 Zero",11000,001,,011,0,101,,0,0,,0,00,0010
blt,"根据 rs1,rs2 设置带符号 Less",11000,100,,011,0,110,,0,0,,0,00,0010
bge,"根据 rs1,rs2 设置带符号 Less",11000,101,,011,0,111,,0,0,,0,00,0010
bltu,"根据 rs1,rs2 设置无符号 Less",11000,110,,011,0,110,,0,0,,0,00,1010
bgeu,"根据 rs1,rs2 设置无符号 Less",11000,111,,011,0,111,,0,0,,0,00,1010
lb,rs1 + imm,00000,000,,000,1,000,1,1,0,000,0,01,0000
lh,rs1 + imm,00000,001,,000,1,000,1,1,0,001,0,01,0000
lw,rs1 + imm,00000,010,,000,1,000,1,1,0,010,0,01,0000
lbu,rs1 + imm,00000,100,,000,1,000,1,1,0,100,0,01,0000
lhu,rs1 + imm,00000,101,,000,1,000,1,1,0,101,0,01,0000
sb,rs1 + imm,01000,000,,010,0,000,,0,1,000,0,01,0000
sh,rs1 + imm,01000,001,,010,0,000,,0,1,001,0,01,0000
sw,rs1 + imm,01000,010,,010,0,000,,0,1,010,0,01,0000
