
---------- Begin Simulation Statistics ----------
final_tick                                83841270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274938                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726788                       # Number of bytes of host memory used
host_op_rate                                   275486                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   363.72                       # Real time elapsed on the host
host_tick_rate                              230511430                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083841                       # Number of seconds simulated
sim_ticks                                 83841270000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.676825                       # CPI: cycles per instruction
system.cpu.discardedOps                        197554                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34741672                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.596365                       # IPC: instructions per cycle
system.cpu.numCycles                        167682540                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132940868                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370877                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          198                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       683792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          544                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1369098                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            544                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397435                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642767                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83182                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112921                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110702                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.894980                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66042                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              395                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51414461                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51414461                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51414964                       # number of overall hits
system.cpu.dcache.overall_hits::total        51414964                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737457                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737457                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745373                       # number of overall misses
system.cpu.dcache.overall_misses::total        745373                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24710912000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24710912000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24710912000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24710912000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52151918                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52151918                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52160337                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52160337                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014141                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014141                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014290                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014290                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33508.275059                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33508.275059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33152.410941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33152.410941                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       210518                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3254                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.695144                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       607452                       # number of writebacks
system.cpu.dcache.writebacks::total            607452                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        60745                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60745                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60745                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60745                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       676712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       676712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       684621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       684621                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22426511000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22426511000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23115718499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23115718499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012976                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012976                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013125                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013125                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33140.406850                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33140.406850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33764.255696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33764.255696                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683600                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40784910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40784910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       389953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        389953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9014289000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9014289000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41174863                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41174863                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23116.347355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23116.347355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          563                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          563                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       389390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       389390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8599272500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8599272500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22083.958242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22083.958242                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10629551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10629551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       347504                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       347504                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15696623000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15696623000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031657                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031657                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45169.618191                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45169.618191                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        60182                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60182                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       287322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13827238500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13827238500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48124.537975                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48124.537975                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7916                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7916                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    689207499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    689207499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87142.179669                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87142.179669                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.750298                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52099660                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            684624                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.099669                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.750298                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105005450                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105005450                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703836                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555108                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057174                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235660                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235660                       # number of overall hits
system.cpu.icache.overall_hits::total        10235660                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          683                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            683                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          683                       # number of overall misses
system.cpu.icache.overall_misses::total           683                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53107500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53107500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53107500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53107500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236343                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236343                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236343                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236343                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77756.222548                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77756.222548                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77756.222548                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77756.222548                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          190                       # number of writebacks
system.cpu.icache.writebacks::total               190                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          683                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          683                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          683                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          683                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52424500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52424500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76756.222548                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76756.222548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76756.222548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76756.222548                       # average overall mshr miss latency
system.cpu.icache.replacements                    190                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235660                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          683                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           683                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53107500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53107500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77756.222548                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77756.222548                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76756.222548                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76756.222548                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           447.868250                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236343                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               683                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14987.325037                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   447.868250                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.874743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.874743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40946055                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40946055                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83841270000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               483258                       # number of demand (read+write) hits
system.l2.demand_hits::total                   483281                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  23                       # number of overall hits
system.l2.overall_hits::.cpu.data              483258                       # number of overall hits
system.l2.overall_hits::total                  483281                       # number of overall hits
system.l2.demand_misses::.cpu.inst                660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201367                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202027                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               660                       # number of overall misses
system.l2.overall_misses::.cpu.data            201367                       # number of overall misses
system.l2.overall_misses::total                202027                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51141000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17010296000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17061437000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51141000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17010296000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17061437000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           684625                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               685308                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          684625                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              685308                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.966325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.294127                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.294797                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.966325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.294127                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.294797                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77486.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84474.099530                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84451.271365                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77486.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84474.099530                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84451.271365                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111268                       # number of writebacks
system.l2.writebacks::total                    111268                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202022                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202022                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44541000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14996358000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15040899000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44541000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14996358000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15040899000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.294120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.294790                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.294120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.294790                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67486.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74474.617852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74451.787429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67486.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74474.617852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74451.787429                       # average overall mshr miss latency
system.l2.replacements                         169400                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       607452                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           607452                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       607452                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       607452                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          186                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              186                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          186                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          186                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            151069                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                151069                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11808487000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11808487000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        287322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.474217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86665.886256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86665.886256                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10445967000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10445967000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.474217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76665.959649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76665.959649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51141000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51141000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.966325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77486.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77486.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44541000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44541000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67486.363636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67486.363636                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        332189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            332189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5201809000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5201809000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       397303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        397303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.163890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79887.719999                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79887.719999                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4550391000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4550391000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.163877                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.163877                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69888.817214                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69888.817214                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31895.567023                       # Cycle average of tags in use
system.l2.tags.total_refs                     1368894                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202168                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.771072                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.960742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        77.664632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31780.941649                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973375                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15714                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11153368                       # Number of tag accesses
system.l2.tags.data_accesses                 11153368                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003620710500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6656                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6656                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              526270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104769                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202021                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111268                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202021                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111268                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     33                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202021                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111268                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.346605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.853028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.261767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6493     97.55%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           32      0.48%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.94%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6656                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.714093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.684926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.002245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4363     65.55%     65.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      0.33%     65.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2094     31.46%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              167      2.51%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6656                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12929344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7121152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    154.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83840992000                       # Total gap between requests
system.mem_ctrls.avgGap                     267615.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12884992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7119936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 503809.162241936487                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 153683168.205825120211                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84921614.379171505570                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          660                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201361                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111268                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17497000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6701484250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1970158424750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26510.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33280.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17706424.35                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12887104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12929344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7121152                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7121152                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          660                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201361                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202021                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111268                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111268                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       503809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    153708359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        154212168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       503809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       503809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     84936118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        84936118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     84936118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       503809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    153708359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       239148286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201988                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111249                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12811                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12770                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7039                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6918                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7061                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7088                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2931706250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009940000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6718981250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14514.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33264.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138843                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70126                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       104260                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.275619                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   111.951699                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   257.491550                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68624     65.82%     65.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14527     13.93%     79.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2395      2.30%     82.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1432      1.37%     83.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9618      9.23%     92.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          915      0.88%     93.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          551      0.53%     94.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          515      0.49%     94.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5683      5.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       104260                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12927232                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7119936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              154.186977                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.921614                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       371365680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       197366565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      714763980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     289031400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6617828880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21220451340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14325193920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43736001765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   521.652424                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  37024482500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2799420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44017367500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       373107840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       198300135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      727430340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     291688380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6617828880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22017062250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13654363680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43879781505                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   523.367329                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35271052500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2799420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  45770797500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65769                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111268                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57588                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136252                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65769                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572898                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572898                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20050496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20050496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202021                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202021    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202021                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           847504000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1088068750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            397986                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       718720                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          190                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          134280                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287321                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           683                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       397303                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1556                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2052849                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2054405                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        55872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82692864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82748736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169400                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7121152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           854708                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000870                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029491                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 853964     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    744      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             854708                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83841270000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1292191000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1024500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1026938495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
