============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Feb 22 2023  12:54:41 pm
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[17]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3802                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[17]/C                 -       -      R     (arrival)      4     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[17]/Q                 -       C->Q   R     DFRQX2         9  76.8   339   415     415 
  neo430_cpu_inst_neo430_alu_inst_g6612/Q                            -       A->Q   F     NA2X2          2  25.3   142    99     514 
  neo430_cpu_inst_neo430_alu_inst_g6598/Q                            -       A->Q   R     NA2X4          4  48.3   146   111     625 
  neo430_cpu_inst_neo430_alu_inst_g6592/Q                            -       A->Q   F     INX3           6  55.1   110    90     715 
  g101172/Q                                                          -       A->Q   F     OA22X4         2  16.5    73   171     886 
  neo430_cpu_inst_neo430_alu_inst_g6643/Q                            -       AN->Q  F     NA2I1X1        2  21.2   153   187    1073 
  neo430_cpu_inst_neo430_alu_inst_g6432/Q                            -       B->Q   R     NA2X2          2  21.9   142   121    1195 
  neo430_cpu_inst_neo430_alu_inst_g6415/Q                            -       A->Q   F     NA2X2          1  12.3    82    54    1249 
  neo430_cpu_inst_neo430_alu_inst_g6413/Q                            -       A->Q   R     NA2X2          2  22.0   146    91    1340 
  neo430_cpu_inst_neo430_alu_inst_g6409/Q                            -       A->Q   F     NO2X2          1  12.4    82    50    1390 
  neo430_cpu_inst_neo430_alu_inst_g6408/Q                            -       A->Q   R     NO2X2          2  18.5   152    97    1487 
  neo430_cpu_inst_neo430_alu_inst_g6404/Q                            -       A->Q   F     NA2X2          3  24.4   108    78    1565 
  neo430_cpu_inst_neo430_alu_inst_g6401/Q                            -       A->Q   R     NO2X2          1  18.1   148   102    1666 
  neo430_cpu_inst_neo430_alu_inst_g6399/Q                            -       A->Q   F     NO2X4          2  26.9   104    52    1718 
  neo430_cpu_inst_neo430_alu_inst_g6394/Q                            -       A->Q   R     NO2X4          1  18.1   103    76    1794 
  neo430_cpu_inst_neo430_alu_inst_g6392/Q                            -       A->Q   F     NO2X4          2  28.5   102    51    1845 
  neo430_cpu_inst_neo430_alu_inst_g6387/Q                            -       A->Q   R     NO2X4          1  18.1   109    75    1920 
  neo430_cpu_inst_neo430_alu_inst_g6385/Q                            -       A->Q   F     NO2X4          2  21.9    94    46    1966 
  neo430_cpu_inst_neo430_alu_inst_g6371/Q                            -       A->Q   F     EN2X1          1  10.4   124   170    2136 
  g101171/Q                                                          -       A->Q   R     ON211X1        4  28.2   408   248    2383 
  g12432/Q                                                           -       IN0->Q R     MU2X1         16 101.4   839   588    2971 
  g12112/Q                                                           -       A->Q   R     AND3X1         1  10.6   137   216    3186 
  g12072/Q                                                           -       B->Q   F     NA2X1          2  18.2   150    96    3282 
  g12695/Q                                                           -       B->Q   R     NO2I1X1        1  14.8   214   157    3439 
  g11937/Q                                                           -       B->Q   F     NA2I1X2        3  45.8   164   119    3558 
  g11888/Q                                                           -       A->Q   R     NA2X1          1   8.7   146   104    3662 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/g7/Q      -       A->Q   R     OR2X1          1   9.4   109   140    3802 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/enl_reg/D -       -      R     DLLQX1         1     -     -     0    3802 
#------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[17]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3800                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[17]/C                 -       -      R     (arrival)      4     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[17]/Q                 -       C->Q   R     DFRQX2         9  76.8   339   415     415 
  neo430_cpu_inst_neo430_alu_inst_g6612/Q                            -       A->Q   F     NA2X2          2  25.3   142    99     514 
  neo430_cpu_inst_neo430_alu_inst_g6598/Q                            -       A->Q   R     NA2X4          4  48.3   146   111     625 
  neo430_cpu_inst_neo430_alu_inst_g6592/Q                            -       A->Q   F     INX3           6  55.1   110    90     715 
  g101172/Q                                                          -       A->Q   F     OA22X4         2  16.5    73   171     886 
  neo430_cpu_inst_neo430_alu_inst_g6643/Q                            -       AN->Q  F     NA2I1X1        2  21.2   153   187    1073 
  neo430_cpu_inst_neo430_alu_inst_g6432/Q                            -       B->Q   R     NA2X2          2  21.9   142   121    1195 
  neo430_cpu_inst_neo430_alu_inst_g6415/Q                            -       A->Q   F     NA2X2          1  12.3    82    54    1249 
  neo430_cpu_inst_neo430_alu_inst_g6413/Q                            -       A->Q   R     NA2X2          2  22.0   146    91    1340 
  neo430_cpu_inst_neo430_alu_inst_g6409/Q                            -       A->Q   F     NO2X2          1  12.4    82    50    1390 
  neo430_cpu_inst_neo430_alu_inst_g6408/Q                            -       A->Q   R     NO2X2          2  18.5   152    97    1487 
  neo430_cpu_inst_neo430_alu_inst_g6404/Q                            -       A->Q   F     NA2X2          3  24.4   108    78    1565 
  neo430_cpu_inst_neo430_alu_inst_g6401/Q                            -       A->Q   R     NO2X2          1  18.1   148   102    1666 
  neo430_cpu_inst_neo430_alu_inst_g6399/Q                            -       A->Q   F     NO2X4          2  26.9   104    52    1718 
  neo430_cpu_inst_neo430_alu_inst_g6394/Q                            -       A->Q   R     NO2X4          1  18.1   103    76    1794 
  neo430_cpu_inst_neo430_alu_inst_g6392/Q                            -       A->Q   F     NO2X4          2  28.5   102    51    1845 
  neo430_cpu_inst_neo430_alu_inst_g6387/Q                            -       A->Q   R     NO2X4          1  18.1   109    75    1920 
  neo430_cpu_inst_neo430_alu_inst_g6385/Q                            -       A->Q   F     NO2X4          2  21.9    94    46    1966 
  neo430_cpu_inst_neo430_alu_inst_g6371/Q                            -       A->Q   F     EN2X1          1  10.4   124   170    2136 
  g101171/Q                                                          -       A->Q   R     ON211X1        4  28.2   408   248    2383 
  g12432/Q                                                           -       IN0->Q R     MU2X1         16 101.4   839   588    2971 
  g12112/Q                                                           -       A->Q   R     AND3X1         1  10.6   137   216    3186 
  g12072/Q                                                           -       B->Q   F     NA2X1          2  18.2   150    96    3282 
  g12695/Q                                                           -       B->Q   R     NO2I1X1        1  14.8   214   157    3439 
  g11937/Q                                                           -       B->Q   F     NA2I1X2        3  45.8   164   119    3558 
  g11766/Q                                                           -       A->Q   R     NA2X1          1   8.7   128   104    3662 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/g7/Q      -       A->Q   R     OR2X1          1   9.4   109   138    3800 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/enl_reg/D -       -      R     DLLQX1         1     -     -     0    3800 
#------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6220/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2589                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                       -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                       -       C->Q  F     DFRX4          4  58.5   125   289     289 
  g11764/Q                                                                -       A->Q  F     BUX6           9 103.2    93   136     425 
  g11759/Q                                                                -       A->Q  R     INX1           2  38.0   201   134     559 
  g11655/Q                                                                -       B->Q  F     NA2X4          3  41.9    99    74     633 
  g11615/Q                                                                -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                                -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                                -       B->Q  R     NA3X1          1   9.8   174   120     874 
  g11289/Q                                                                -       A->Q  F     NO2X1          1  10.6    83    69     943 
  g11242/Q                                                                -       C->Q  R     AN31X1         1  11.0   245   153    1096 
  g11210/Q                                                                -       AN->Q R     NA3I1X2        4  44.5   264   203    1299 
  g11193/Q                                                                -       A->Q  F     NA2X2          1  18.0   127    75    1374 
  g11173/Q                                                                -       A->Q  R     NA2X4          5  34.1   126    91    1464 
  g12146/Q                                                                -       C->Q  R     AND5X1         2  15.6   226   254    1719 
  g12086/Q                                                                -       A->Q  R     AND3X2        17 103.3   433   349    2068 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1041/Q                       -       A->Q  R     AND2X1         5  32.5   294   248    2315 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1366/Q                       -       A->Q  R     AND2X1         1   8.7   108   138    2453 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6220/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   136    2589 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6220/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2589 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6219/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2589                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                       -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                       -       C->Q  F     DFRX4          4  58.5   125   289     289 
  g11764/Q                                                                -       A->Q  F     BUX6           9 103.2    93   136     425 
  g11759/Q                                                                -       A->Q  R     INX1           2  38.0   201   134     559 
  g11655/Q                                                                -       B->Q  F     NA2X4          3  41.9    99    74     633 
  g11615/Q                                                                -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                                -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                                -       B->Q  R     NA3X1          1   9.8   174   120     874 
  g11289/Q                                                                -       A->Q  F     NO2X1          1  10.6    83    69     943 
  g11242/Q                                                                -       C->Q  R     AN31X1         1  11.0   245   153    1096 
  g11210/Q                                                                -       AN->Q R     NA3I1X2        4  44.5   264   203    1299 
  g11193/Q                                                                -       A->Q  F     NA2X2          1  18.0   127    75    1374 
  g11173/Q                                                                -       A->Q  R     NA2X4          5  34.1   126    91    1464 
  g12146/Q                                                                -       C->Q  R     AND5X1         2  15.6   226   254    1719 
  g12086/Q                                                                -       A->Q  R     AND3X2        17 103.3   433   349    2068 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1041/Q                       -       A->Q  R     AND2X1         5  32.5   294   248    2315 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1380/Q                       -       A->Q  R     AND2X1         1   8.7   108   138    2453 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6219/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   136    2589 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6219/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2589 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6218/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2618                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                       -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                       -       C->Q  F     DFRX4          4  58.5   125   289     289 
  g11764/Q                                                                -       A->Q  F     BUX6           9 103.2    93   136     425 
  g11759/Q                                                                -       A->Q  R     INX1           2  38.0   201   134     559 
  g11655/Q                                                                -       B->Q  F     NA2X4          3  41.9    99    74     633 
  g11615/Q                                                                -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                                -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                                -       B->Q  R     NA3X1          1   9.8   174   120     874 
  g11289/Q                                                                -       A->Q  F     NO2X1          1  10.6    83    69     943 
  g11242/Q                                                                -       C->Q  R     AN31X1         1  11.0   245   153    1096 
  g11210/Q                                                                -       AN->Q R     NA3I1X2        4  44.5   264   203    1299 
  g11193/Q                                                                -       A->Q  F     NA2X2          1  18.0   127    75    1374 
  g11173/Q                                                                -       A->Q  R     NA2X4          5  34.1   126    91    1464 
  g12146/Q                                                                -       C->Q  R     AND5X1         2  15.6   226   254    1719 
  g12086/Q                                                                -       A->Q  R     AND3X2        17 103.3   433   349    2068 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1041/Q                       -       A->Q  R     AND2X1         5  32.5   294   248    2315 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1367/Q                       -       AN->Q R     NO2I1X1        1   8.7   155   162    2478 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6218/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   141    2618 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6218/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2618 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6217/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2618                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                       -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                       -       C->Q  F     DFRX4          4  58.5   125   289     289 
  g11764/Q                                                                -       A->Q  F     BUX6           9 103.2    93   136     425 
  g11759/Q                                                                -       A->Q  R     INX1           2  38.0   201   134     559 
  g11655/Q                                                                -       B->Q  F     NA2X4          3  41.9    99    74     633 
  g11615/Q                                                                -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                                -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                                -       B->Q  R     NA3X1          1   9.8   174   120     874 
  g11289/Q                                                                -       A->Q  F     NO2X1          1  10.6    83    69     943 
  g11242/Q                                                                -       C->Q  R     AN31X1         1  11.0   245   153    1096 
  g11210/Q                                                                -       AN->Q R     NA3I1X2        4  44.5   264   203    1299 
  g11193/Q                                                                -       A->Q  F     NA2X2          1  18.0   127    75    1374 
  g11173/Q                                                                -       A->Q  R     NA2X4          5  34.1   126    91    1464 
  g12146/Q                                                                -       C->Q  R     AND5X1         2  15.6   226   254    1719 
  g12086/Q                                                                -       A->Q  R     AND3X2        17 103.3   433   349    2068 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1041/Q                       -       A->Q  R     AND2X1         5  32.5   294   248    2315 
  neo430_wb32_if_inst_true.neo430_wb32_inst_g1365/Q                       -       AN->Q R     NO2I1X1        1   8.7   152   162    2478 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6217/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   140    2618 
  neo430_wb32_if_inst_true.neo430_wb32_inst_RC_CG_HIER_INST6217/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2618 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_uart_inst_true.neo430_uart_inst_RC_CG_HIER_INST6209/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2698                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                              Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                    -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                    -       C->Q  F     DFRX4          4  58.5   125   289     289 
  g11764/Q                                                             -       A->Q  F     BUX6           9 103.2    93   136     425 
  g11759/Q                                                             -       A->Q  R     INX1           2  38.0   201   134     559 
  g11655/Q                                                             -       B->Q  F     NA2X4          3  41.9    99    74     633 
  g11615/Q                                                             -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                             -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                             -       B->Q  R     NA3X1          1   9.8   174   120     874 
  g11289/Q                                                             -       A->Q  F     NO2X1          1  10.6    83    69     943 
  g11242/Q                                                             -       C->Q  R     AN31X1         1  11.0   245   153    1096 
  g11210/Q                                                             -       AN->Q R     NA3I1X2        4  44.5   264   203    1299 
  g11193/Q                                                             -       A->Q  F     NA2X2          1  18.0   127    75    1374 
  g11173/Q                                                             -       A->Q  R     NA2X4          5  34.1   126    91    1464 
  g12146/Q                                                             -       C->Q  R     AND5X1         2  15.6   226   254    1719 
  g12086/Q                                                             -       A->Q  R     AND3X2        17 103.3   433   349    2068 
  g101178/Q                                                            -       AN->Q R     NO5I4X1        2  15.8   159   354    2422 
  neo430_uart_inst_true.neo430_uart_inst_g1582/Q                       -       AN->Q R     NA2I1X1        1   8.7   130   138    2559 
  neo430_uart_inst_true.neo430_uart_inst_RC_CG_HIER_INST6209/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   138    2698 
  neo430_uart_inst_true.neo430_uart_inst_RC_CG_HIER_INST6209/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2698 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_twi_inst_true.neo430_twi_inst_RC_CG_HIER_INST6205/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2610                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                  -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                  -       C->Q  F     DFRX4          4  58.5   125   289     289 
  g11764/Q                                                           -       A->Q  F     BUX6           9 103.2    93   136     425 
  g11759/Q                                                           -       A->Q  R     INX1           2  38.0   201   134     559 
  g11655/Q                                                           -       B->Q  F     NA2X4          3  41.9    99    74     633 
  g11615/Q                                                           -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                           -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                           -       B->Q  R     NA3X1          1   9.8   174   120     874 
  g11289/Q                                                           -       A->Q  F     NO2X1          1  10.6    83    69     943 
  g11242/Q                                                           -       C->Q  R     AN31X1         1  11.0   245   153    1096 
  g11210/Q                                                           -       AN->Q R     NA3I1X2        4  44.5   264   203    1299 
  g11193/Q                                                           -       A->Q  F     NA2X2          1  18.0   127    75    1374 
  g11173/Q                                                           -       A->Q  R     NA2X4          5  34.1   126    91    1464 
  g12146/Q                                                           -       C->Q  R     AND5X1         2  15.6   226   254    1719 
  g12086/Q                                                           -       A->Q  R     AND3X2        17 103.3   433   349    2068 
  neo430_twi_inst_true.neo430_twi_inst_g1413/Q                       -       A->Q  R     AND2X1         4  30.9   282   241    2308 
  neo430_twi_inst_true.neo430_twi_inst_g1405/Q                       -       AN->Q R     NO2I1X1        1   8.7   150   161    2470 
  neo430_twi_inst_true.neo430_twi_inst_RC_CG_HIER_INST6205/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   140    2610 
  neo430_twi_inst_true.neo430_twi_inst_RC_CG_HIER_INST6205/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2610 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_twi_inst_true.neo430_twi_inst_RC_CG_HIER_INST6204/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2782                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                  -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                  -       C->Q  F     DFRX4          4  58.5   125   289     289 
  g11764/Q                                                           -       A->Q  F     BUX6           9 103.2    93   136     425 
  g11759/Q                                                           -       A->Q  R     INX1           2  38.0   201   134     559 
  g11655/Q                                                           -       B->Q  F     NA2X4          3  41.9    99    74     633 
  g11615/Q                                                           -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                           -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                           -       B->Q  R     NA3X1          1   9.8   174   120     874 
  g11289/Q                                                           -       A->Q  F     NO2X1          1  10.6    83    69     943 
  g11242/Q                                                           -       C->Q  R     AN31X1         1  11.0   245   153    1096 
  g11210/Q                                                           -       AN->Q R     NA3I1X2        4  44.5   264   203    1299 
  g11193/Q                                                           -       A->Q  F     NA2X2          1  18.0   127    75    1374 
  g11173/Q                                                           -       A->Q  R     NA2X4          5  34.1   126    91    1464 
  g12146/Q                                                           -       C->Q  R     AND5X1         2  15.6   226   254    1719 
  g12086/Q                                                           -       A->Q  R     AND3X2        17 103.3   433   349    2068 
  neo430_twi_inst_true.neo430_twi_inst_g1413/Q                       -       A->Q  R     AND2X1         4  30.9   282   241    2308 
  neo430_twi_inst_true.neo430_twi_inst_g1411/Q                       -       A->Q  R     AND2X1         2  15.3   158   166    2474 
  neo430_twi_inst_true.neo430_twi_inst_g1404/Q                       -       C->Q  R     AO22X1         1   8.7   118   171    2645 
  neo430_twi_inst_true.neo430_twi_inst_RC_CG_HIER_INST6204/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   137    2782 
  neo430_twi_inst_true.neo430_twi_inst_RC_CG_HIER_INST6204/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2782 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_timer_inst_true.neo430_timer_inst_thres_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_timer_inst_true.neo430_timer_inst_RC_CG_HIER_INST6202/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2666                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------------------------------------
#                             Timing Point                               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------------------------------
  neo430_timer_inst_true.neo430_timer_inst_thres_reg[2]/C                -       -     R     (arrival)     16     -     0     -       0 
  neo430_timer_inst_true.neo430_timer_inst_thres_reg[2]/QN               -       C->QN F     DFRX1          1  14.0   104   412     412 
  neo430_timer_inst_true.neo430_timer_inst_g1465/Q                       -       B->Q  F     EN2X1          1   9.9   131   190     602 
  neo430_timer_inst_true.neo430_timer_inst_g1454/Q                       -       E->Q  R     AN221X1        1  10.0   300   177     779 
  neo430_timer_inst_true.neo430_timer_inst_g1453/Q                       -       E->Q  F     ON221X1        1  11.5   202   165     944 
  neo430_timer_inst_true.neo430_timer_inst_g1443/Q                       -       B->Q  R     NO3X1          1   8.7   231   173    1117 
  neo430_timer_inst_true.neo430_timer_inst_g1441/Q                       -       A->Q  F     NA6X1          3  22.1   129   298    1415 
  neo430_timer_inst_true.neo430_timer_inst_g1440/Q                       -       B->Q  R     NO2I1X1       17 132.3  1411   801    2216 
  neo430_timer_inst_true.neo430_timer_inst_g1436/Q                       -       C->Q  R     AO21X1         1   9.9   134   154    2370 
  neo430_timer_inst_true.neo430_timer_inst_g1434/Q                       -       A->Q  F     NA2X1          1   9.9    91    70    2441 
  neo430_timer_inst_true.neo430_timer_inst_g1433/Q                       -       A->Q  R     NA2X1          1   8.7   135    86    2527 
  neo430_timer_inst_true.neo430_timer_inst_RC_CG_HIER_INST6202/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   139    2666 
  neo430_timer_inst_true.neo430_timer_inst_RC_CG_HIER_INST6202/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2666 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 11: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_spi_inst_true.neo430_spi_inst_RC_CG_HIER_INST6198/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2573                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                  -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                  -       C->Q  F     DFRX4          4  58.5   125   289     289 
  g11764/Q                                                           -       A->Q  F     BUX6           9 103.2    93   136     425 
  g11681/Q                                                           -       A->Q  R     NA2X2          2  45.7   228   144     569 
  g11664/Q                                                           -       A->Q  F     INX4           5  53.5    98    78     646 
  g11579/Q                                                           -       B->Q  R     NA2X2          3  25.7   149   115     761 
  g11508/Q                                                           -       A->Q  F     INX1           1  10.0    74    62     823 
  g11404/Q                                                           -       C->Q  R     AN21X1         1  12.3   217   137     960 
  g11314/Q                                                           -       A->Q  F     NA2X2          1  12.4    85    58    1018 
  g11274/Q                                                           -       A->Q  R     NO2X2          1  22.8   168   110    1128 
  g11224/Q                                                           -       B->Q  F     NA3X4          2  26.8   109    74    1202 
  g11201/Q                                                           -       A->Q  R     NA2X4          1  18.0   108    68    1270 
  g11185/Q                                                           -       A->Q  F     NA2X4          5  45.4   106    71    1341 
  g2193/Q                                                            -       A->Q  F     BUX6          16 125.7   108   142    1483 
  g12533/Q                                                           -       B->Q  R     NO2I1X1        3  21.1   275   185    1668 
  g12417/Q                                                           -       A->Q  R     AND2X1         3  23.2   220   199    1867 
  g12249/Q                                                           -       A->Q  R     AND3X1         3  20.3   203   224    2091 
  g11933/Q                                                           -       A->Q  R     AND5X1         2  14.6   221   209    2300 
  g11870/Q                                                           -       D->Q  R     AO31X1         1   8.7   118   136    2436 
  neo430_spi_inst_true.neo430_spi_inst_RC_CG_HIER_INST6198/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   137    2573 
  neo430_spi_inst_true.neo430_spi_inst_RC_CG_HIER_INST6198/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2573 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 12: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6197/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2519                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                  -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                  -       C->Q  F     DFRX4          4  58.5   125   289     289 
  g11764/Q                                                           -       A->Q  F     BUX6           9 103.2    93   136     425 
  g11759/Q                                                           -       A->Q  R     INX1           2  38.0   201   134     559 
  g11655/Q                                                           -       B->Q  F     NA2X4          3  41.9    99    74     633 
  g11615/Q                                                           -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                           -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                           -       B->Q  R     NA3X1          1   9.8   174   120     874 
  g11289/Q                                                           -       A->Q  F     NO2X1          1  10.6    83    69     943 
  g11242/Q                                                           -       C->Q  R     AN31X1         1  11.0   245   153    1096 
  g11210/Q                                                           -       AN->Q R     NA3I1X2        4  44.5   264   203    1299 
  g11193/Q                                                           -       A->Q  F     NA2X2          1  18.0   127    75    1374 
  g11173/Q                                                           -       A->Q  R     NA2X4          5  34.1   126    91    1464 
  g12146/Q                                                           -       C->Q  R     AND5X1         2  15.6   226   254    1719 
  g12086/Q                                                           -       A->Q  R     AND3X2        17 103.3   433   349    2068 
  g12038/Q                                                           -       A->Q  F     NA3X1          3  22.2   240   174    2242 
  g11972/Q                                                           -       A->Q  R     NO2X1          1   8.7   171   135    2377 
  neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6197/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   142    2519 
  neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6197/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2519 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 13: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6195/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2519                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                  -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                  -       C->Q  F     DFRX4          4  58.5   125   289     289 
  g11764/Q                                                           -       A->Q  F     BUX6           9 103.2    93   136     425 
  g11759/Q                                                           -       A->Q  R     INX1           2  38.0   201   134     559 
  g11655/Q                                                           -       B->Q  F     NA2X4          3  41.9    99    74     633 
  g11615/Q                                                           -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                           -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                           -       B->Q  R     NA3X1          1   9.8   174   120     874 
  g11289/Q                                                           -       A->Q  F     NO2X1          1  10.6    83    69     943 
  g11242/Q                                                           -       C->Q  R     AN31X1         1  11.0   245   153    1096 
  g11210/Q                                                           -       AN->Q R     NA3I1X2        4  44.5   264   203    1299 
  g11193/Q                                                           -       A->Q  F     NA2X2          1  18.0   127    75    1374 
  g11173/Q                                                           -       A->Q  R     NA2X4          5  34.1   126    91    1464 
  g12146/Q                                                           -       C->Q  R     AND5X1         2  15.6   226   254    1719 
  g12086/Q                                                           -       A->Q  R     AND3X2        17 103.3   433   349    2068 
  g12038/Q                                                           -       A->Q  F     NA3X1          3  22.2   240   174    2242 
  g11971/Q                                                           -       A->Q  R     NO2X1          1   8.7   168   135    2377 
  neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6195/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   142    2519 
  neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6195/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2519 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 14: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6194/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2519                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                  -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                  -       C->Q  F     DFRX4          4  58.5   125   289     289 
  g11764/Q                                                           -       A->Q  F     BUX6           9 103.2    93   136     425 
  g11759/Q                                                           -       A->Q  R     INX1           2  38.0   201   134     559 
  g11655/Q                                                           -       B->Q  F     NA2X4          3  41.9    99    74     633 
  g11615/Q                                                           -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                           -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                           -       B->Q  R     NA3X1          1   9.8   174   120     874 
  g11289/Q                                                           -       A->Q  F     NO2X1          1  10.6    83    69     943 
  g11242/Q                                                           -       C->Q  R     AN31X1         1  11.0   245   153    1096 
  g11210/Q                                                           -       AN->Q R     NA3I1X2        4  44.5   264   203    1299 
  g11193/Q                                                           -       A->Q  F     NA2X2          1  18.0   127    75    1374 
  g11173/Q                                                           -       A->Q  R     NA2X4          5  34.1   126    91    1464 
  g12146/Q                                                           -       C->Q  R     AND5X1         2  15.6   226   254    1719 
  g12086/Q                                                           -       A->Q  R     AND3X2        17 103.3   433   349    2068 
  g12038/Q                                                           -       A->Q  F     NA3X1          3  22.2   240   174    2242 
  g11970/Q                                                           -       A->Q  R     NO2X1          1   8.7   168   135    2377 
  neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6194/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   142    2519 
  neo430_pwm_inst_true.neo430_pwm_inst_RC_CG_HIER_INST6194/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2519 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 15: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_muldiv_inst_true.neo430_muldiv_inst_RC_CG_HIER_INST6193/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2674                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                        -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                        -       C->Q  F     DFRX4          4  58.5   125   289     289 
  g11764/Q                                                                 -       A->Q  F     BUX6           9 103.2    93   136     425 
  g11759/Q                                                                 -       A->Q  R     INX1           2  38.0   201   134     559 
  g11655/Q                                                                 -       B->Q  F     NA2X4          3  41.9    99    74     633 
  g11615/Q                                                                 -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                                 -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                                 -       B->Q  R     NA3X1          1   9.8   174   120     874 
  g11289/Q                                                                 -       A->Q  F     NO2X1          1  10.6    83    69     943 
  g11242/Q                                                                 -       C->Q  R     AN31X1         1  11.0   245   153    1096 
  g11210/Q                                                                 -       AN->Q R     NA3I1X2        4  44.5   264   203    1299 
  g11193/Q                                                                 -       A->Q  F     NA2X2          1  18.0   127    75    1374 
  g11173/Q                                                                 -       A->Q  R     NA2X4          5  34.1   126    91    1464 
  g12146/Q                                                                 -       C->Q  R     AND5X1         2  15.6   226   254    1719 
  g12086/Q                                                                 -       A->Q  R     AND3X2        17 103.3   433   349    2068 
  g12037/Q                                                                 -       A->Q  R     AND3X1         4  33.2   305   301    2368 
  g11974/Q                                                                 -       A->Q  R     AND2X1         2  14.7   158   165    2533 
  neo430_muldiv_inst_true.neo430_muldiv_inst_RC_CG_HIER_INST6193/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   141    2674 
  neo430_muldiv_inst_true.neo430_muldiv_inst_RC_CG_HIER_INST6193/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2674 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 16: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_muldiv_inst_true.neo430_muldiv_inst_RC_CG_HIER_INST6192/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2674                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C                        -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q                        -       C->Q  F     DFRX4          4  58.5   125   289     289 
  g11764/Q                                                                 -       A->Q  F     BUX6           9 103.2    93   136     425 
  g11759/Q                                                                 -       A->Q  R     INX1           2  38.0   201   134     559 
  g11655/Q                                                                 -       B->Q  F     NA2X4          3  41.9    99    74     633 
  g11615/Q                                                                 -       A->Q  R     INX4           5  38.3    68    58     690 
  g11561/Q                                                                 -       A->Q  F     NA2X1          1  10.6    92    64     754 
  g11334/Q                                                                 -       B->Q  R     NA3X1          1   9.8   174   120     874 
  g11289/Q                                                                 -       A->Q  F     NO2X1          1  10.6    83    69     943 
  g11242/Q                                                                 -       C->Q  R     AN31X1         1  11.0   245   153    1096 
  g11210/Q                                                                 -       AN->Q R     NA3I1X2        4  44.5   264   203    1299 
  g11193/Q                                                                 -       A->Q  F     NA2X2          1  18.0   127    75    1374 
  g11173/Q                                                                 -       A->Q  R     NA2X4          5  34.1   126    91    1464 
  g12146/Q                                                                 -       C->Q  R     AND5X1         2  15.6   226   254    1719 
  g12086/Q                                                                 -       A->Q  R     AND3X2        17 103.3   433   349    2068 
  g12037/Q                                                                 -       A->Q  R     AND3X1         4  33.2   305   301    2368 
  g11973/Q                                                                 -       AN->Q R     NO2I1X1        1   8.7   171   163    2532 
  neo430_muldiv_inst_true.neo430_muldiv_inst_RC_CG_HIER_INST6192/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   142    2674 
  neo430_muldiv_inst_true.neo430_muldiv_inst_RC_CG_HIER_INST6192/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2674 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 17: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6189/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g195551/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6189/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6189/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 18: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6188/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196495/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g195488/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6188/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6188/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 19: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6187/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g195331/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6187/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6187/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 20: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6186/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196511/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g195425/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6186/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6186/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 21: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6185/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196512/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g196007/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6185/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6185/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 22: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6184/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3590                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  F     DFRX4          2  34.1    97   263     263 
  g11813/Q                                          -       A->Q  R     INX2           2  23.4    77    64     327 
  g11742/Q                                          -       A->Q  F     INX1           2  31.8   144   106     433 
  g11724/Q                                          -       B->Q  R     NA2X4          8  69.0   189   146     578 
  g11605/Q                                          -       B->Q  R     OR2X4          6  51.2   120   149     727 
  g11781/Q                                          -       A->Q  F     INX2           3  29.7    81    70     797 
  g11531/Q                                          -       A->Q  R     NA2X2          1  14.9   114    75     872 
  g11311/Q                                          -       C->Q  F     NA3X2          1  25.2   131    94     966 
  g11248/Q                                          -       C->Q  R     NO3X4          1  20.8   169   145    1110 
  g11222/Q                                          -       B->Q  F     NA2X4          5  49.1   103    78    1188 
  g11194/Q                                          -       A->Q  R     NA2X4          1  18.0   108    67    1256 
  g11182/Q                                          -       A->Q  F     NA2X4          1  56.0   136    79    1335 
  g11179/Q                                          -       A->Q  F     BUX20         72 519.9   123   156    1491 
  neo430_imem_inst/g200316/Q                        -       B->Q  R     NO2I1X2        7  73.6   428   258    1750 
  neo430_imem_inst/g200300/Q                        -       A->Q  F     INX1           2  21.2   170   132    1882 
  neo430_imem_inst/g200198/Q                        -       A->Q  R     NO2X2          1  20.9   167   124    2006 
  neo430_imem_inst/g199451/Q                        -       A->Q  F     INX3          66 490.0   747   472    2479 
  neo430_imem_inst/g196510/Q                        -       B->Q  F     OR2X2         64 400.2   815   716    3195 
  neo430_imem_inst/g195169/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3441 
  neo430_imem_inst/RC_CG_HIER_INST6184/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3590 
  neo430_imem_inst/RC_CG_HIER_INST6184/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3590 
#------------------------------------------------------------------------------------------------------------------



Path 23: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6183/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196511/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g194913/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6183/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6183/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 24: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6182/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3590                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  F     DFRX4          2  34.1    97   263     263 
  g11813/Q                                          -       A->Q  R     INX2           2  23.4    77    64     327 
  g11742/Q                                          -       A->Q  F     INX1           2  31.8   144   106     433 
  g11724/Q                                          -       B->Q  R     NA2X4          8  69.0   189   146     578 
  g11605/Q                                          -       B->Q  R     OR2X4          6  51.2   120   149     727 
  g11781/Q                                          -       A->Q  F     INX2           3  29.7    81    70     797 
  g11531/Q                                          -       A->Q  R     NA2X2          1  14.9   114    75     872 
  g11311/Q                                          -       C->Q  F     NA3X2          1  25.2   131    94     966 
  g11248/Q                                          -       C->Q  R     NO3X4          1  20.8   169   145    1110 
  g11222/Q                                          -       B->Q  F     NA2X4          5  49.1   103    78    1188 
  g11194/Q                                          -       A->Q  R     NA2X4          1  18.0   108    67    1256 
  g11182/Q                                          -       A->Q  F     NA2X4          1  56.0   136    79    1335 
  g11179/Q                                          -       A->Q  F     BUX20         72 519.9   123   156    1491 
  neo430_imem_inst/g200316/Q                        -       B->Q  R     NO2I1X2        7  73.6   428   258    1750 
  neo430_imem_inst/g200300/Q                        -       A->Q  F     INX1           2  21.2   170   132    1882 
  neo430_imem_inst/g200198/Q                        -       A->Q  R     NO2X2          1  20.9   167   124    2006 
  neo430_imem_inst/g199451/Q                        -       A->Q  F     INX3          66 490.0   747   472    2479 
  neo430_imem_inst/g196510/Q                        -       B->Q  F     OR2X2         64 400.2   815   716    3195 
  neo430_imem_inst/g196236/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3441 
  neo430_imem_inst/RC_CG_HIER_INST6182/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3590 
  neo430_imem_inst/RC_CG_HIER_INST6182/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3590 
#------------------------------------------------------------------------------------------------------------------



Path 25: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6181/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3590                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  F     DFRX4          2  34.1    97   263     263 
  g11813/Q                                          -       A->Q  R     INX2           2  23.4    77    64     327 
  g11742/Q                                          -       A->Q  F     INX1           2  31.8   144   106     433 
  g11724/Q                                          -       B->Q  R     NA2X4          8  69.0   189   146     578 
  g11605/Q                                          -       B->Q  R     OR2X4          6  51.2   120   149     727 
  g11781/Q                                          -       A->Q  F     INX2           3  29.7    81    70     797 
  g11531/Q                                          -       A->Q  R     NA2X2          1  14.9   114    75     872 
  g11311/Q                                          -       C->Q  F     NA3X2          1  25.2   131    94     966 
  g11248/Q                                          -       C->Q  R     NO3X4          1  20.8   169   145    1110 
  g11222/Q                                          -       B->Q  F     NA2X4          5  49.1   103    78    1188 
  g11194/Q                                          -       A->Q  R     NA2X4          1  18.0   108    67    1256 
  g11182/Q                                          -       A->Q  F     NA2X4          1  56.0   136    79    1335 
  g11179/Q                                          -       A->Q  F     BUX20         72 519.9   123   156    1491 
  neo430_imem_inst/g200316/Q                        -       B->Q  R     NO2I1X2        7  73.6   428   258    1750 
  neo430_imem_inst/g200300/Q                        -       A->Q  F     INX1           2  21.2   170   132    1882 
  neo430_imem_inst/g200198/Q                        -       A->Q  R     NO2X2          1  20.9   167   124    2006 
  neo430_imem_inst/g199451/Q                        -       A->Q  F     INX3          66 490.0   747   472    2479 
  neo430_imem_inst/g196510/Q                        -       B->Q  F     OR2X2         64 400.2   815   716    3195 
  neo430_imem_inst/g195665/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3441 
  neo430_imem_inst/RC_CG_HIER_INST6181/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3590 
  neo430_imem_inst/RC_CG_HIER_INST6181/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3590 
#------------------------------------------------------------------------------------------------------------------



Path 26: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6180/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g195441/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6180/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6180/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 27: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6179/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196495/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g194846/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6179/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6179/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 28: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6178/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196511/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g196395/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6178/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6178/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 29: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6177/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g194415/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6177/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6177/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 30: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6176/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196495/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g194411/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6176/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6176/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 31: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6175/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g194464/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6175/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6175/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 32: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6174/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196501/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g194530/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6174/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6174/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 33: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6173/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196495/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g194583/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6173/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6173/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 34: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6172/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g194840/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6172/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6172/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 35: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6171/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196495/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g194642/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6171/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6171/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 36: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6170/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g194703/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6170/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6170/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 37: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[3]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6169/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3464                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[3]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[3]/Q -       C->Q  F     DFRX4          6  86.2   152   314     314 
  g11738/Q                                          -       A->Q  R     INX6           3  43.4    68    58     372 
  g11721/Q                                          -       A->Q  R     AND2X4         3  59.1   136   141     513 
  g11697/Q                                          -       A->Q  F     INX8           9  82.6    69    58     571 
  g11821/Q                                          -       B->Q  R     NO2I1X4        7  56.9   197   122     693 
  g11544/Q                                          -       A->Q  F     NA2X1          1  10.6   107    79     772 
  g11331/Q                                          -       B->Q  R     NA3X1          1  15.5   224   148     921 
  g11284/Q                                          -       B->Q  F     NO2X2          1  18.1    94    80    1000 
  g11263/Q                                          -       A->Q  R     NO2X4          1  23.4   121    81    1081 
  g11238/Q                                          -       B->Q  F     NO2X4          1  18.7    61    55    1137 
  g11219/Q                                          -       A->Q  R     NA3X4          2  26.8   149    76    1212 
  g11200/Q                                          -       A->Q  F     NA2X4          1  18.0   104    48    1260 
  g11184/Q                                          -       A->Q  R     NA2X4          8  56.9   169   110    1370 
  neo430_imem_inst/g200313/Q                        -       AN->Q R     NO2I1X1        2  26.8   338   252    1622 
  neo430_imem_inst/g200297/Q                        -       A->Q  F     INX1           1  12.4   119    89    1712 
  neo430_imem_inst/g200257/Q                        -       A->Q  R     NO2X2          5  68.0   401   242    1954 
  neo430_imem_inst/g199361/Q                        -       B->Q  R     AND2X4        13  88.3   192   196    2150 
  neo430_imem_inst/g199153/Q                        -       A->Q  F     INX1          48 353.9  1429   871    3021 
  neo430_imem_inst/g194735/Q                        -       B->Q  R     NO2X1          1   8.7   289   290    3310 
  neo430_imem_inst/RC_CG_HIER_INST6169/g7/Q         -       A->Q  R     OR2X1          1   9.4   112   154    3464 
  neo430_imem_inst/RC_CG_HIER_INST6169/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3464 
#------------------------------------------------------------------------------------------------------------------



Path 38: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6168/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3555                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11761/Q                                          -       A->Q  F     INX2           4  33.3    83    72     488 
  g11711/Q                                          -       A->Q  R     NA2X1          1   9.1   127    86     574 
  g11555/Q                                          -       A->Q  R     AO21X1         1  10.6   124   187     760 
  g11421/Q                                          -       B->Q  F     NA2X1          1  12.3    98    76     837 
  g11342/Q                                          -       A->Q  R     NA2X2          1  14.6   121    79     916 
  g11285/Q                                          -       B->Q  R     AND2X4         1  22.8    73   110    1025 
  g11243/Q                                          -       B->Q  F     NA3X4          2  24.3   105    66    1091 
  g11208/Q                                          -       A->Q  R     NA2X4          1  18.0   108    68    1159 
  g11202/Q                                          -       A->Q  F     NA2X4          1  36.3    95    63    1222 
  g11197/Q                                          -       A->Q  F     BUX12         44 321.0   131   152    1374 
  neo430_imem_inst/g200305/Q                        -       B->Q  R     NO2X1          2  18.7   252   175    1548 
  neo430_imem_inst/g200294/Q                        -       A->Q  F     INX1           1  12.4   102    80    1629 
  neo430_imem_inst/g200286/Q                        -       A->Q  R     NO2X2          3  41.0   265   164    1792 
  neo430_imem_inst/g200273/Q                        -       A->Q  F     INX1           2  34.9   187   149    1941 
  neo430_imem_inst/g200195/Q                        -       B->Q  R     NO2X4         17 125.0   375   251    2192 
  neo430_imem_inst/g199389/Q                        -       A->Q  F     INX4          50 356.8   387   300    2492 
  neo430_imem_inst/g196487/Q                        -       B->Q  F     OR2X2         64 400.2   815   663    3155 
  neo430_imem_inst/g194843/Q                        -       A->Q  R     NO2X1          1   8.7   289   246    3401 
  neo430_imem_inst/RC_CG_HIER_INST6168/g7/Q         -       A->Q  R     OR2X1          1   9.4   112   154    3555 
  neo430_imem_inst/RC_CG_HIER_INST6168/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3555 
#------------------------------------------------------------------------------------------------------------------



Path 39: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6167/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3224                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11761/Q                                          -       A->Q  F     INX2           4  33.3    83    72     488 
  g11711/Q                                          -       A->Q  R     NA2X1          1   9.1   127    86     574 
  g11555/Q                                          -       A->Q  R     AO21X1         1  10.6   124   187     760 
  g11421/Q                                          -       B->Q  F     NA2X1          1  12.3    98    76     837 
  g11342/Q                                          -       A->Q  R     NA2X2          1  14.6   121    79     916 
  g11285/Q                                          -       B->Q  R     AND2X4         1  22.8    73   110    1025 
  g11243/Q                                          -       B->Q  F     NA3X4          2  24.3   105    66    1091 
  g11208/Q                                          -       A->Q  R     NA2X4          1  18.0   108    68    1159 
  g11202/Q                                          -       A->Q  F     NA2X4          1  36.3    95    63    1222 
  g11197/Q                                          -       A->Q  F     BUX12         44 321.0   131   152    1374 
  neo430_imem_inst/g200305/Q                        -       B->Q  R     NO2X1          2  18.7   252   175    1548 
  neo430_imem_inst/g200294/Q                        -       A->Q  F     INX1           1  12.4   102    80    1629 
  neo430_imem_inst/g200286/Q                        -       A->Q  R     NO2X2          3  41.0   265   164    1792 
  neo430_imem_inst/g200273/Q                        -       A->Q  F     INX1           2  34.9   187   149    1941 
  neo430_imem_inst/g200341/Q                        -       B->Q  F     OR2X4         66 490.7   566   476    2417 
  neo430_imem_inst/g196486/Q                        -       B->Q  F     OR2X4         64 400.2   468   476    2894 
  neo430_imem_inst/g194867/Q                        -       A->Q  R     NO2X1          1   8.7   199   186    3079 
  neo430_imem_inst/RC_CG_HIER_INST6167/g7/Q         -       A->Q  R     OR2X1          1   9.4   110   145    3224 
  neo430_imem_inst/RC_CG_HIER_INST6167/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3224 
#------------------------------------------------------------------------------------------------------------------



Path 40: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6166/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3550                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11761/Q                                          -       A->Q  F     INX2           4  33.3    83    72     488 
  g11711/Q                                          -       A->Q  R     NA2X1          1   9.1   127    86     574 
  g11555/Q                                          -       A->Q  R     AO21X1         1  10.6   124   187     760 
  g11421/Q                                          -       B->Q  F     NA2X1          1  12.3    98    76     837 
  g11342/Q                                          -       A->Q  R     NA2X2          1  14.6   121    79     916 
  g11285/Q                                          -       B->Q  R     AND2X4         1  22.8    73   110    1025 
  g11243/Q                                          -       B->Q  F     NA3X4          2  24.3   105    66    1091 
  g11208/Q                                          -       A->Q  R     NA2X4          1  18.0   108    68    1159 
  g11202/Q                                          -       A->Q  F     NA2X4          1  36.3    95    63    1222 
  g11197/Q                                          -       A->Q  F     BUX12         44 321.0   131   152    1374 
  neo430_imem_inst/g200305/Q                        -       B->Q  R     NO2X1          2  18.7   252   175    1548 
  neo430_imem_inst/g200294/Q                        -       A->Q  F     INX1           1  12.4   102    80    1629 
  neo430_imem_inst/g200286/Q                        -       A->Q  R     NO2X2          3  41.0   265   164    1792 
  neo430_imem_inst/g200273/Q                        -       A->Q  F     INX1           2  34.9   187   149    1941 
  neo430_imem_inst/g200195/Q                        -       B->Q  R     NO2X4         17 125.0   375   251    2192 
  neo430_imem_inst/g199389/Q                        -       A->Q  F     INX4          50 356.8   387   300    2492 
  neo430_imem_inst/g196487/Q                        -       B->Q  F     OR2X2         64 400.2   815   663    3155 
  neo430_imem_inst/g194870/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3401 
  neo430_imem_inst/RC_CG_HIER_INST6166/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3550 
  neo430_imem_inst/RC_CG_HIER_INST6166/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3550 
#------------------------------------------------------------------------------------------------------------------



Path 41: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6165/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196488/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g195557/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6165/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6165/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 42: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6164/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3226                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11761/Q                                          -       A->Q  F     INX2           4  33.3    83    72     488 
  g11711/Q                                          -       A->Q  R     NA2X1          1   9.1   127    86     574 
  g11555/Q                                          -       A->Q  R     AO21X1         1  10.6   124   187     760 
  g11421/Q                                          -       B->Q  F     NA2X1          1  12.3    98    76     837 
  g11342/Q                                          -       A->Q  R     NA2X2          1  14.6   121    79     916 
  g11285/Q                                          -       B->Q  R     AND2X4         1  22.8    73   110    1025 
  g11243/Q                                          -       B->Q  F     NA3X4          2  24.3   105    66    1091 
  g11208/Q                                          -       A->Q  R     NA2X4          1  18.0   108    68    1159 
  g11202/Q                                          -       A->Q  F     NA2X4          1  36.3    95    63    1222 
  g11197/Q                                          -       A->Q  F     BUX12         44 321.0   131   152    1374 
  neo430_imem_inst/g200305/Q                        -       B->Q  R     NO2X1          2  18.7   252   175    1548 
  neo430_imem_inst/g200294/Q                        -       A->Q  F     INX1           1  12.4   102    80    1629 
  neo430_imem_inst/g200286/Q                        -       A->Q  R     NO2X2          3  41.0   265   164    1792 
  neo430_imem_inst/g200273/Q                        -       A->Q  F     INX1           2  34.9   187   149    1941 
  neo430_imem_inst/g200341/Q                        -       B->Q  F     OR2X4         66 490.7   566   476    2417 
  neo430_imem_inst/g196486/Q                        -       B->Q  F     OR2X4         64 400.2   468   476    2894 
  neo430_imem_inst/g195041/Q                        -       A->Q  R     NO2X1          1   8.7   218   186    3079 
  neo430_imem_inst/RC_CG_HIER_INST6164/g7/Q         -       A->Q  R     OR2X1          1   9.4   110   147    3226 
  neo430_imem_inst/RC_CG_HIER_INST6164/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3226 
#------------------------------------------------------------------------------------------------------------------



Path 43: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6163/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196512/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g194974/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6163/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6163/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 44: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6162/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3590                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  F     DFRX4          2  34.1    97   263     263 
  g11813/Q                                          -       A->Q  R     INX2           2  23.4    77    64     327 
  g11742/Q                                          -       A->Q  F     INX1           2  31.8   144   106     433 
  g11724/Q                                          -       B->Q  R     NA2X4          8  69.0   189   146     578 
  g11605/Q                                          -       B->Q  R     OR2X4          6  51.2   120   149     727 
  g11781/Q                                          -       A->Q  F     INX2           3  29.7    81    70     797 
  g11531/Q                                          -       A->Q  R     NA2X2          1  14.9   114    75     872 
  g11311/Q                                          -       C->Q  F     NA3X2          1  25.2   131    94     966 
  g11248/Q                                          -       C->Q  R     NO3X4          1  20.8   169   145    1110 
  g11222/Q                                          -       B->Q  F     NA2X4          5  49.1   103    78    1188 
  g11194/Q                                          -       A->Q  R     NA2X4          1  18.0   108    67    1256 
  g11182/Q                                          -       A->Q  F     NA2X4          1  56.0   136    79    1335 
  g11179/Q                                          -       A->Q  F     BUX20         72 519.9   123   156    1491 
  neo430_imem_inst/g200316/Q                        -       B->Q  R     NO2I1X2        7  73.6   428   258    1750 
  neo430_imem_inst/g200300/Q                        -       A->Q  F     INX1           2  21.2   170   132    1882 
  neo430_imem_inst/g200198/Q                        -       A->Q  R     NO2X2          1  20.9   167   124    2006 
  neo430_imem_inst/g199451/Q                        -       A->Q  F     INX3          66 490.0   747   472    2479 
  neo430_imem_inst/g196510/Q                        -       B->Q  F     OR2X2         64 400.2   815   716    3195 
  neo430_imem_inst/g196337/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3441 
  neo430_imem_inst/RC_CG_HIER_INST6162/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3590 
  neo430_imem_inst/RC_CG_HIER_INST6162/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3590 
#------------------------------------------------------------------------------------------------------------------



Path 45: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6161/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3550                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11761/Q                                          -       A->Q  F     INX2           4  33.3    83    72     488 
  g11711/Q                                          -       A->Q  R     NA2X1          1   9.1   127    86     574 
  g11555/Q                                          -       A->Q  R     AO21X1         1  10.6   124   187     760 
  g11421/Q                                          -       B->Q  F     NA2X1          1  12.3    98    76     837 
  g11342/Q                                          -       A->Q  R     NA2X2          1  14.6   121    79     916 
  g11285/Q                                          -       B->Q  R     AND2X4         1  22.8    73   110    1025 
  g11243/Q                                          -       B->Q  F     NA3X4          2  24.3   105    66    1091 
  g11208/Q                                          -       A->Q  R     NA2X4          1  18.0   108    68    1159 
  g11202/Q                                          -       A->Q  F     NA2X4          1  36.3    95    63    1222 
  g11197/Q                                          -       A->Q  F     BUX12         44 321.0   131   152    1374 
  neo430_imem_inst/g200305/Q                        -       B->Q  R     NO2X1          2  18.7   252   175    1548 
  neo430_imem_inst/g200294/Q                        -       A->Q  F     INX1           1  12.4   102    80    1629 
  neo430_imem_inst/g200286/Q                        -       A->Q  R     NO2X2          3  41.0   265   164    1792 
  neo430_imem_inst/g200273/Q                        -       A->Q  F     INX1           2  34.9   187   149    1941 
  neo430_imem_inst/g200195/Q                        -       B->Q  R     NO2X4         17 125.0   375   251    2192 
  neo430_imem_inst/g199389/Q                        -       A->Q  F     INX4          50 356.8   387   300    2492 
  neo430_imem_inst/g196487/Q                        -       B->Q  F     OR2X2         64 400.2   815   663    3155 
  neo430_imem_inst/g195097/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3401 
  neo430_imem_inst/RC_CG_HIER_INST6161/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3550 
  neo430_imem_inst/RC_CG_HIER_INST6161/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3550 
#------------------------------------------------------------------------------------------------------------------



Path 46: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[3]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6160/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3464                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[3]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[3]/Q -       C->Q  F     DFRX4          6  86.2   152   314     314 
  g11738/Q                                          -       A->Q  R     INX6           3  43.4    68    58     372 
  g11721/Q                                          -       A->Q  R     AND2X4         3  59.1   136   141     513 
  g11697/Q                                          -       A->Q  F     INX8           9  82.6    69    58     571 
  g11821/Q                                          -       B->Q  R     NO2I1X4        7  56.9   197   122     693 
  g11544/Q                                          -       A->Q  F     NA2X1          1  10.6   107    79     772 
  g11331/Q                                          -       B->Q  R     NA3X1          1  15.5   224   148     921 
  g11284/Q                                          -       B->Q  F     NO2X2          1  18.1    94    80    1000 
  g11263/Q                                          -       A->Q  R     NO2X4          1  23.4   121    81    1081 
  g11238/Q                                          -       B->Q  F     NO2X4          1  18.7    61    55    1137 
  g11219/Q                                          -       A->Q  R     NA3X4          2  26.8   149    76    1212 
  g11200/Q                                          -       A->Q  F     NA2X4          1  18.0   104    48    1260 
  g11184/Q                                          -       A->Q  R     NA2X4          8  56.9   169   110    1370 
  neo430_imem_inst/g200313/Q                        -       AN->Q R     NO2I1X1        2  26.8   338   252    1622 
  neo430_imem_inst/g200297/Q                        -       A->Q  F     INX1           1  12.4   119    89    1712 
  neo430_imem_inst/g200257/Q                        -       A->Q  R     NO2X2          5  68.0   401   242    1954 
  neo430_imem_inst/g199361/Q                        -       B->Q  R     AND2X4        13  88.3   192   196    2150 
  neo430_imem_inst/g199153/Q                        -       A->Q  F     INX1          48 353.9  1429   871    3021 
  neo430_imem_inst/g195091/Q                        -       B->Q  R     NO2X1          1   8.7   289   290    3310 
  neo430_imem_inst/RC_CG_HIER_INST6160/g7/Q         -       A->Q  R     OR2X1          1   9.4   112   154    3464 
  neo430_imem_inst/RC_CG_HIER_INST6160/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3464 
#------------------------------------------------------------------------------------------------------------------



Path 47: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[3]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6159/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3464                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[3]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[3]/Q -       C->Q  F     DFRX4          6  86.2   152   314     314 
  g11738/Q                                          -       A->Q  R     INX6           3  43.4    68    58     372 
  g11721/Q                                          -       A->Q  R     AND2X4         3  59.1   136   141     513 
  g11697/Q                                          -       A->Q  F     INX8           9  82.6    69    58     571 
  g11821/Q                                          -       B->Q  R     NO2I1X4        7  56.9   197   122     693 
  g11544/Q                                          -       A->Q  F     NA2X1          1  10.6   107    79     772 
  g11331/Q                                          -       B->Q  R     NA3X1          1  15.5   224   148     921 
  g11284/Q                                          -       B->Q  F     NO2X2          1  18.1    94    80    1000 
  g11263/Q                                          -       A->Q  R     NO2X4          1  23.4   121    81    1081 
  g11238/Q                                          -       B->Q  F     NO2X4          1  18.7    61    55    1137 
  g11219/Q                                          -       A->Q  R     NA3X4          2  26.8   149    76    1212 
  g11200/Q                                          -       A->Q  F     NA2X4          1  18.0   104    48    1260 
  g11184/Q                                          -       A->Q  R     NA2X4          8  56.9   169   110    1370 
  neo430_imem_inst/g200313/Q                        -       AN->Q R     NO2I1X1        2  26.8   338   252    1622 
  neo430_imem_inst/g200297/Q                        -       A->Q  F     INX1           1  12.4   119    89    1712 
  neo430_imem_inst/g200257/Q                        -       A->Q  R     NO2X2          5  68.0   401   242    1954 
  neo430_imem_inst/g199361/Q                        -       B->Q  R     AND2X4        13  88.3   192   196    2150 
  neo430_imem_inst/g199153/Q                        -       A->Q  F     INX1          48 353.9  1429   871    3021 
  neo430_imem_inst/g195148/Q                        -       B->Q  R     NO2X1          1   8.7   289   290    3310 
  neo430_imem_inst/RC_CG_HIER_INST6159/g7/Q         -       A->Q  R     OR2X1          1   9.4   112   154    3464 
  neo430_imem_inst/RC_CG_HIER_INST6159/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3464 
#------------------------------------------------------------------------------------------------------------------



Path 48: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6158/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196490/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g195213/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6158/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6158/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 49: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6157/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196492/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g195207/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6157/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6157/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------



Path 50: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6156/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3447                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[2]/Q -       C->Q  R     DFRX4          4  58.5   148   298     298 
  g11764/Q                                          -       A->Q  R     BUX6           9 103.2    98   119     416 
  g11759/Q                                          -       A->Q  F     INX1           2  38.0   169   124     540 
  g11655/Q                                          -       B->Q  R     NA2X4          3  41.9   142   123     663 
  g11615/Q                                          -       A->Q  F     INX4           5  38.3    67    56     719 
  g11561/Q                                          -       A->Q  R     NA2X1          1  10.6   138    88     808 
  g11334/Q                                          -       B->Q  F     NA3X1          1   9.8   118    89     897 
  g11289/Q                                          -       A->Q  R     NO2X1          1  10.6   169   117    1014 
  g11242/Q                                          -       C->Q  F     AN31X1         1  11.0   160   116    1130 
  g11210/Q                                          -       AN->Q F     NA3I1X2        4  44.5   205   212    1342 
  g11193/Q                                          -       A->Q  R     NA2X2          1  18.0   141   111    1453 
  g11173/Q                                          -       A->Q  F     NA2X4          5  34.1    92    63    1517 
  neo430_imem_inst/g200279/Q                        -       C->Q  F     OR4X1          4  34.4   228   270    1786 
  neo430_imem_inst/g198565/Q                        -       AN->Q F     NA3I1X2       32 221.9   725   531    2317 
  neo430_imem_inst/g196490/Q                        -       A->Q  F     OR2X2         64 400.2   815   735    3052 
  neo430_imem_inst/g195236/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    3298 
  neo430_imem_inst/RC_CG_HIER_INST6156/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    3447 
  neo430_imem_inst/RC_CG_HIER_INST6156/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    3447 
#------------------------------------------------------------------------------------------------------------------

