--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml Procesador_total16.twx Procesador_total16.ncd -o
Procesador_total16.twr Procesador_total16.pcf

Design file:              Procesador_total16.ncd
Physical constraint file: Procesador_total16.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Reset to Pad
-------------+------------+--------------------------+--------+
             | clk (edge) |                          | Clock  |
Destination  |   to PAD   |Internal Clock(s)         | Phase  |
-------------+------------+--------------------------+--------+
AluResult<0> |    9.235(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<1> |    9.209(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<2> |    9.213(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<3> |    9.222(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<4> |    9.222(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<5> |    9.206(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<6> |    9.237(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<7> |    9.237(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<8> |    9.235(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<9> |    9.235(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<10>|    9.232(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<11>|    9.229(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<12>|    9.229(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<13>|    9.219(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<14>|    9.219(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<15>|    9.220(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<16>|    9.220(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<17>|    9.221(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<18>|    9.221(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<19>|    9.218(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<20>|    9.218(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<21>|    9.212(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<22>|    9.208(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<23>|    9.209(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<24>|    9.205(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<25>|    9.205(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<26>|    9.208(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<27>|    9.206(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<28>|    9.208(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<29>|    9.208(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<30>|    9.206(R)|Inst_Alu/AluResult_not0001|   0.000|
AluResult<31>|    9.206(R)|Inst_Alu/AluResult_not0001|   0.000|
-------------+------------+--------------------------+--------+

Clock to Setup on destination clock ClK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClK            |    3.181|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClK            |   20.961|         |    7.559|         |
Reset          |   17.161|   17.161|    4.177|    1.692|
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 25 16:37:11 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 100 MB



