<root versionMajor = "1" versionMinor = "5">
  <kernel name="glay_kernel" language="c" vlnv="xilinx.com:hls:glay_kernel:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_M00_AXI" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="512"/>
      <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x7C" dataWidth="32"/>
    </ports>
    <args>
    <arg id="0" name="graph_csr_struct" addressQualifier="1" port="M_AXI_M00_AXI" hostOffset="0x0" hostSize="0x8" offset="0x10" size="0x8" type="void*"/>
    <arg id="1" name="vertex_out_degree" addressQualifier="1" port="M_AXI_M00_AXI" hostOffset="0x0" hostSize="0x8" offset="0x1C" size="0x8" type="void*"/>
    <arg id="2" name="vertex_in_degree" addressQualifier="1" port="M_AXI_M00_AXI" hostOffset="0x0" hostSize="0x8" offset="0x28" size="0x8" type="void*"/>
    <arg id="3" name="vertex_edges_idx" addressQualifier="1" port="M_AXI_M00_AXI" hostOffset="0x0" hostSize="0x8" offset="0x34" size="0x8" type="void*"/>
    <arg id="4" name="edges_array_weight" addressQualifier="1" port="M_AXI_M00_AXI" hostOffset="0x0" hostSize="0x8" offset="0x40" size="0x8" type="void*"/>
    <arg id="5" name="edges_array_src" addressQualifier="1" port="M_AXI_M00_AXI" hostOffset="0x0" hostSize="0x8" offset="0x4C" size="0x8" type="void*"/>
    <arg id="6" name="edges_array_dest" addressQualifier="1" port="M_AXI_M00_AXI" hostOffset="0x0" hostSize="0x8" offset="0x58" size="0x8" type="void*"/>
    <arg id="7" name="auxiliary_1" addressQualifier="1" port="M_AXI_M00_AXI" hostOffset="0x0" hostSize="0x8" offset="0x64" size="0x8" type="void*"/>
    <arg id="8" name="auxiliary_2" addressQualifier="1" port="M_AXI_M00_AXI" hostOffset="0x0" hostSize="0x8" offset="0x70" size="0x8" type="void*"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
