# VHDL-Project-SJSU-2021

At San Jose State University, I worked bulding VHDL Adders after studying AND, OR, XOR and NOT gates. This requires fundamental understanding of Computer Architecture.

**Four Bit Adder**
![alt text](https://github.com/sergiogutierrez2/VHDL-Project-SJSU-2021/blob/main/Pictures/Four%20Bit%20Adder.png)

**Thirty Two Bit Adder**
![alt text](https://github.com/sergiogutierrez2/VHDL-Project-SJSU-2021/blob/main/Pictures/Thirty%20Two%20Bit%20Adder.png)
![alt text](https://github.com/sergiogutierrez2/VHDL-Project-SJSU-2021/blob/main/Pictures/Thirty%20Two%20Bit%20Adder%20part%20b.png)
