#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Dec  8 11:42:57 2024
# Process ID: 35400
# Current directory: /home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/impl_1/vivado.jou
# Running On        :eecs-digital-26
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :1680.192 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :35459 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/akeirn/Documents/ADL5960_RFSoC_VNA/ip_repo/coeff_calc_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/akeirn/Documents/ADL5960_RFSoC_VNA/ip_repo/coeff_calc_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/akeirn/Documents/ADL5960_RFSoC_VNA/ip_repo/coeff_calc_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/akeirn/Documents/ADL5960_RFSoC_VNA/ip_repo/cordic_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/akeirn/Documents/ADL5960_RFSoC_VNA/ip_repo/fir_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/akeirn/Documents/ADL5960_RFSoC_VNA/ip_repo/fir_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/akeirn/Documents/ADL5960_RFSoC_VNA/ip_repo/fir_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/akeirn/Documents/ADL5960_RFSoC_VNA/ip_repo/spi_lmx_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/akeirn/Documents/ADL5960_RFSoC_VNA/ip_repo/adc_combiner_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/akeirn/Documents/ADL5960_RFSoC_VNA/ip_repo/spi_adl_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xczu48dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2549.980 ; gain = 0.000 ; free physical = 18156 ; free virtual = 32299
INFO: [Netlist 29-17] Analyzing 3628 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc:1]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc:2]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc:3]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc:4]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc:5]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc:6]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc:10]
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc:184]
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/bd_6f02_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:171]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc:184]
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/bd_6f02_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/bd_6f02_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/bd_6f02_m00awn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/bd_6f02_m00awn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/bd_6f02_m00awn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/bd_6f02_m00awn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/bd_6f02_m00awn_0_clocks.xdc:63]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/bd_6f02_m00awn_0_clocks.xdc:63]
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/bd_6f02_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_15/bd_6f02_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_15/bd_6f02_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_14/bd_6f02_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_14/bd_6f02_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_13/bd_6f02_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_13/bd_6f02_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/bd_6f02_psr_aclk1_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/bd_6f02_psr_aclk1_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/bd_6f02_psr_aclk1_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/bd_6f02_psr_aclk1_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc] for cell 'design_1_i/usp_rf_data_converter_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc:66]
INFO: [Timing 38-2] Deriving generated clocks [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc:66]
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc] for cell 'design_1_i/usp_rf_data_converter_0/inst'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr0_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr0_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr0_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr0_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_147M_0/design_1_rst_clk_wiz_0_147M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_147M/U0'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_147M_0/design_1_rst_clk_wiz_0_147M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_147M/U0'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_147M_0/design_1_rst_clk_wiz_0_147M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_147M/U0'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_147M_0/design_1_rst_clk_wiz_0_147M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_147M/U0'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/constrs_1/new/base.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/constrs_1/new/base.xdc:64]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/constrs_1/new/base.xdc:64]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/constrs_1/new/base.xdc:82]
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/constrs_1/new/base.xdc]
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc] for cell 'design_1_i/usp_rf_data_converter_0/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:286]
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc] for cell 'design_1_i/usp_rf_data_converter_0/inst'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg[1]_i_1' is not a valid endpoint. [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:56]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Project 1-1714] 228 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 320 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3890.031 ; gain = 0.000 ; free physical = 17197 ; free virtual = 31334
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 49 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances

24 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3890.031 ; gain = 2431.293 ; free physical = 17197 ; free virtual = 31334
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3890.031 ; gain = 0.000 ; free physical = 17193 ; free virtual = 31331

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 155a66ad5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3890.031 ; gain = 0.000 ; free physical = 17183 ; free virtual = 31321

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 155a66ad5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16896 ; free virtual = 31035

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 155a66ad5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16896 ; free virtual = 31035
Phase 1 Initialization | Checksum: 155a66ad5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16896 ; free virtual = 31035

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 155a66ad5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16895 ; free virtual = 31033

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 155a66ad5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16888 ; free virtual = 31026
Phase 2 Timer Update And Timing Data Collection | Checksum: 155a66ad5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16888 ; free virtual = 31026

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 13 inverters resulting in an inversion of 101 pins
INFO: [Opt 31-138] Pushed 71 inverter(s) to 11430 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 11620bdf1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16897 ; free virtual = 31035
Retarget | Checksum: 11620bdf1
INFO: [Opt 31-389] Phase Retarget created 28 cells and removed 405 cells
INFO: [Opt 31-1021] In phase Retarget, 89 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1329fca8f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16897 ; free virtual = 31035
Constant propagation | Checksum: 1329fca8f
INFO: [Opt 31-389] Phase Constant propagation created 16 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Constant propagation, 89 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 14f9e340a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16896 ; free virtual = 31034
Sweep | Checksum: 14f9e340a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 434 cells
INFO: [Opt 31-1021] In phase Sweep, 244 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 14f9e340a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16902 ; free virtual = 31041
BUFG optimization | Checksum: 14f9e340a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 14f9e340a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16902 ; free virtual = 31041
Shift Register Optimization | Checksum: 14f9e340a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 14f9e340a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16902 ; free virtual = 31041
Post Processing Netlist | Checksum: 14f9e340a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 217c36059

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16898 ; free virtual = 31037

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16898 ; free virtual = 31037
Phase 9.2 Verifying Netlist Connectivity | Checksum: 217c36059

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16898 ; free virtual = 31037
Phase 9 Finalization | Checksum: 217c36059

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16898 ; free virtual = 31037
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              28  |             405  |                                             89  |
|  Constant propagation         |              16  |              17  |                                             89  |
|  Sweep                        |               0  |             434  |                                            244  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            101  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 217c36059

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3932.723 ; gain = 0.000 ; free physical = 16898 ; free virtual = 31037

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 5 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 176e18d20

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16631 ; free virtual = 30769
Ending Power Optimization Task | Checksum: 176e18d20

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4432.574 ; gain = 499.852 ; free physical = 16631 ; free virtual = 30769

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 176e18d20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16631 ; free virtual = 30769

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16631 ; free virtual = 30769
Ending Netlist Obfuscation Task | Checksum: 1373c97c6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16631 ; free virtual = 30769
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4432.574 ; gain = 542.543 ; free physical = 16631 ; free virtual = 30769
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16611 ; free virtual = 30751
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16611 ; free virtual = 30751
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16599 ; free virtual = 30749
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16596 ; free virtual = 30749
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16596 ; free virtual = 30749
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16595 ; free virtual = 30752
Write Physdb Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16591 ; free virtual = 30749
INFO: [Common 17-1381] The checkpoint '/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16562 ; free virtual = 30714
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dc39feb7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16562 ; free virtual = 30714
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4432.574 ; gain = 0.000 ; free physical = 16562 ; free virtual = 30714

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1489c0391

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4817.328 ; gain = 384.754 ; free physical = 15922 ; free virtual = 30234

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1619166d3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4849.344 ; gain = 416.770 ; free physical = 15905 ; free virtual = 30226

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1619166d3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4849.344 ; gain = 416.770 ; free physical = 15905 ; free virtual = 30226
Phase 1 Placer Initialization | Checksum: 1619166d3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4849.344 ; gain = 416.770 ; free physical = 15905 ; free virtual = 30226

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 15e577ebf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 4857.406 ; gain = 424.832 ; free physical = 15919 ; free virtual = 30240

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 15e577ebf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 4866.031 ; gain = 433.457 ; free physical = 15886 ; free virtual = 30209

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 15e577ebf

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 5362.031 ; gain = 929.457 ; free physical = 14942 ; free virtual = 29693

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 14f236e8a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 5394.047 ; gain = 961.473 ; free physical = 14943 ; free virtual = 29693

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 14f236e8a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 5394.047 ; gain = 961.473 ; free physical = 14943 ; free virtual = 29693
Phase 2.1.1 Partition Driven Placement | Checksum: 14f236e8a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 5394.047 ; gain = 961.473 ; free physical = 14943 ; free virtual = 29693
Phase 2.1 Floorplanning | Checksum: 1580267af

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 5394.047 ; gain = 961.473 ; free physical = 14943 ; free virtual = 29693

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1580267af

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 5394.047 ; gain = 961.473 ; free physical = 14943 ; free virtual = 29693

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1580267af

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 5394.047 ; gain = 961.473 ; free physical = 14943 ; free virtual = 29693

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 129dde696

Time (s): cpu = 00:01:38 ; elapsed = 00:00:39 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14848 ; free virtual = 29599

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 874 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 4, total 5, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 336 nets or LUTs. Breaked 5 LUTs, combined 331 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 12 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 15 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 15 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5558.051 ; gain = 0.000 ; free physical = 14856 ; free virtual = 29599
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5558.051 ; gain = 0.000 ; free physical = 14859 ; free virtual = 29601

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |            331  |                   336  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |            331  |                   340  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17e700c68

Time (s): cpu = 00:01:41 ; elapsed = 00:00:41 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14860 ; free virtual = 29602
Phase 2.4 Global Placement Core | Checksum: 1b22543bd

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14862 ; free virtual = 29605
Phase 2 Global Placement | Checksum: 1b22543bd

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14862 ; free virtual = 29605

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22008e8a9

Time (s): cpu = 00:02:05 ; elapsed = 00:00:47 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14864 ; free virtual = 29607

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2c624b7bb

Time (s): cpu = 00:02:10 ; elapsed = 00:00:50 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14868 ; free virtual = 29610

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2511d85dc

Time (s): cpu = 00:02:27 ; elapsed = 00:00:55 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14854 ; free virtual = 29596

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2a67605ba

Time (s): cpu = 00:02:28 ; elapsed = 00:00:56 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14854 ; free virtual = 29597
Phase 3.3.2 Slice Area Swap | Checksum: 2a67605ba

Time (s): cpu = 00:02:28 ; elapsed = 00:00:56 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14854 ; free virtual = 29597
Phase 3.3 Small Shape DP | Checksum: 169ec6e9c

Time (s): cpu = 00:02:31 ; elapsed = 00:00:57 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14856 ; free virtual = 29599

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 17cfd16b5

Time (s): cpu = 00:02:32 ; elapsed = 00:00:58 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14856 ; free virtual = 29599

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2ff216e19

Time (s): cpu = 00:02:32 ; elapsed = 00:00:58 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14856 ; free virtual = 29599

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 25e05dcee

Time (s): cpu = 00:02:41 ; elapsed = 00:01:00 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14858 ; free virtual = 29600
Phase 3 Detail Placement | Checksum: 25e05dcee

Time (s): cpu = 00:02:42 ; elapsed = 00:01:01 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14857 ; free virtual = 29600

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f55a5ce1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.845 | TNS=-2345.115 |
Phase 1 Physical Synthesis Initialization | Checksum: 7c0c802b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5558.051 ; gain = 0.000 ; free physical = 14861 ; free virtual = 29603
INFO: [Place 46-35] Processed net design_1_i/rst_clk_wiz_0_147M/U0/peripheral_aresetn[0], inserted BUFG to drive 7537 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/s03_axis_tready, inserted BUFG to drive 4403 loads.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: ed88d426

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5558.051 ; gain = 0.000 ; free physical = 14860 ; free virtual = 29603
Phase 4.1.1.1 BUFG Insertion | Checksum: 13e32305d

Time (s): cpu = 00:03:05 ; elapsed = 00:01:08 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14860 ; free virtual = 29603

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-19.798. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e07aa7ce

Time (s): cpu = 00:03:11 ; elapsed = 00:01:12 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14854 ; free virtual = 29605

Time (s): cpu = 00:03:11 ; elapsed = 00:01:12 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14854 ; free virtual = 29605
Phase 4.1 Post Commit Optimization | Checksum: e07aa7ce

Time (s): cpu = 00:03:11 ; elapsed = 00:01:12 . Memory (MB): peak = 5558.051 ; gain = 1125.477 ; free physical = 14854 ; free virtual = 29605
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5647.672 ; gain = 0.000 ; free physical = 14708 ; free virtual = 29459

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13fb11ce1

Time (s): cpu = 00:03:27 ; elapsed = 00:01:21 . Memory (MB): peak = 5647.672 ; gain = 1215.098 ; free physical = 14708 ; free virtual = 29459

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13fb11ce1

Time (s): cpu = 00:03:28 ; elapsed = 00:01:21 . Memory (MB): peak = 5647.672 ; gain = 1215.098 ; free physical = 14708 ; free virtual = 29459
Phase 4.3 Placer Reporting | Checksum: 13fb11ce1

Time (s): cpu = 00:03:28 ; elapsed = 00:01:21 . Memory (MB): peak = 5647.672 ; gain = 1215.098 ; free physical = 14708 ; free virtual = 29459

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5647.672 ; gain = 0.000 ; free physical = 14708 ; free virtual = 29459

Time (s): cpu = 00:03:28 ; elapsed = 00:01:21 . Memory (MB): peak = 5647.672 ; gain = 1215.098 ; free physical = 14708 ; free virtual = 29459
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f2a646ea

Time (s): cpu = 00:03:28 ; elapsed = 00:01:21 . Memory (MB): peak = 5647.672 ; gain = 1215.098 ; free physical = 14708 ; free virtual = 29459
Ending Placer Task | Checksum: 1eaa84f0f

Time (s): cpu = 00:03:28 ; elapsed = 00:01:21 . Memory (MB): peak = 5647.672 ; gain = 1215.098 ; free physical = 14708 ; free virtual = 29459
103 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:31 ; elapsed = 00:01:22 . Memory (MB): peak = 5647.672 ; gain = 1215.098 ; free physical = 14708 ; free virtual = 29459
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5647.672 ; gain = 0.000 ; free physical = 14707 ; free virtual = 29458
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.23 . Memory (MB): peak = 5647.672 ; gain = 0.000 ; free physical = 14723 ; free virtual = 29475
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5647.672 ; gain = 0.000 ; free physical = 14699 ; free virtual = 29467
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5647.672 ; gain = 0.000 ; free physical = 14642 ; free virtual = 29456
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5647.672 ; gain = 0.000 ; free physical = 14642 ; free virtual = 29456
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5647.672 ; gain = 0.000 ; free physical = 14642 ; free virtual = 29456
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5647.672 ; gain = 0.000 ; free physical = 14642 ; free virtual = 29461
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5647.672 ; gain = 0.000 ; free physical = 14635 ; free virtual = 29456
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5647.672 ; gain = 0.000 ; free physical = 14635 ; free virtual = 29456
INFO: [Common 17-1381] The checkpoint '/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 5671.684 ; gain = 0.000 ; free physical = 14680 ; free virtual = 29449
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 8.72s |  WALL: 1.96s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5671.684 ; gain = 0.000 ; free physical = 14680 ; free virtual = 29449

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.795 | TNS=-2340.970 |
Phase 1 Physical Synthesis Initialization | Checksum: 16e369a64

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5679.688 ; gain = 8.004 ; free physical = 14644 ; free virtual = 29413
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.795 | TNS=-2340.970 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 16e369a64

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5679.688 ; gain = 8.004 ; free physical = 14644 ; free virtual = 29413

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.795 | TNS=-2340.970 |
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[0]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.768 | TNS=-2386.213 |
INFO: [Physopt 32-81] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[3]. Replicated 5 times.
INFO: [Physopt 32-735] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.761 | TNS=-2453.044 |
INFO: [Physopt 32-81] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.741 | TNS=-2480.433 |
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[0]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[1]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[2]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[3]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[4]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[5]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[6]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[7]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[8]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[9]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[10]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[11]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[12]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[13]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[14]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[15]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_27_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_59_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_109_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_168_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_206_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_219_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_228_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_281_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_244_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_282_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_283_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_286_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_304_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_357_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_320_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_321_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_324_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_342_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_395_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_358_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_359_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_362_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_371_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_380_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_433_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_396_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_400_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_409_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_418_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_471_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_434_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_435_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_438_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_447_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_456_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_509_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_472_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_473_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_476_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_485_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_494_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_547_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_510_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_511_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_514_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_523_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_532_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_585_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_548_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_549_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_552_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_561_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_570_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_647_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[0]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[1]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[2]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[3]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[4]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[5]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[6]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[7]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[8]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[9]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[10]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[11]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[12]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[13]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[14]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[15]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_27_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_59_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_109_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_168_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_206_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_281_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_244_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_282_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_357_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_320_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_395_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_358_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_433_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_396_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_471_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_434_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_509_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_472_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_547_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_510_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_585_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_548_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_647_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.869 | TNS=-2482.609 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14686 ; free virtual = 29455
Phase 3 Critical Path Optimization | Checksum: 16e369a64

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 5679.688 ; gain = 8.004 ; free physical = 14686 ; free virtual = 29455
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14686 ; free virtual = 29455
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14686 ; free virtual = 29455
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-19.869 | TNS=-2482.609 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |         -0.074  |       -141.639  |           10  |              0  |                     3  |           0  |           1  |  00:00:14  |
|  Total          |         -0.074  |       -141.639  |           10  |              0  |                     3  |           0  |           2  |  00:00:14  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14686 ; free virtual = 29455
Ending Physical Synthesis Task | Checksum: 189861f70

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 5679.688 ; gain = 8.004 ; free physical = 14686 ; free virtual = 29455
INFO: [Common 17-83] Releasing license: Implementation
387 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 5679.688 ; gain = 8.004 ; free physical = 14686 ; free virtual = 29455
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14680 ; free virtual = 29457
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14625 ; free virtual = 29452
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14625 ; free virtual = 29452
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14625 ; free virtual = 29453
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14625 ; free virtual = 29457
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14617 ; free virtual = 29452
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14617 ; free virtual = 29452
INFO: [Common 17-1381] The checkpoint '/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3cc164d2 ConstDB: 0 ShapeSum: 8ea54622 RouteDB: 9c5b2c25
Nodegraph reading from file.  Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.6 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14645 ; free virtual = 29429
Post Restoration Checksum: NetGraph: 2d37b4ce | NumContArr: 179d77d7 | Constraints: bf7bcf02 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1c6f9f644

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14653 ; free virtual = 29437

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c6f9f644

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14654 ; free virtual = 29439

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c6f9f644

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14655 ; free virtual = 29439

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 23b204671

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14660 ; free virtual = 29445

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e171dcf3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14662 ; free virtual = 29446
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.776| TNS=-2161.057| WHS=-0.043 | THS=-4.022 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1ae7908df

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14670 ; free virtual = 29454
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.776| TNS=-2465.591| WHS=-0.057 | THS=-3.900 |

Phase 2.5 Update Timing for Bus Skew | Checksum: 262319b64

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 5679.688 ; gain = 0.000 ; free physical = 14671 ; free virtual = 29455

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000238101 %
  Global Horizontal Routing Utilization  = 9.24752e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 51191
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 43241
  Number of Partially Routed Nets     = 7950
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 25f44742f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14624 ; free virtual = 29409

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 25f44742f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14624 ; free virtual = 29409

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2d19fc14d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14628 ; free virtual = 29413
Phase 4 Initial Routing | Checksum: 2279ee5ec

Time (s): cpu = 00:00:54 ; elapsed = 00:00:18 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14628 ; free virtual = 29413

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 8951
 Number of Nodes with overlaps = 762
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.723| TNS=-2734.409| WHS=-0.013 | THS=-0.026 |

Phase 5.1 Global Iteration 0 | Checksum: 1ec59c2ff

Time (s): cpu = 00:01:42 ; elapsed = 00:00:33 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14635 ; free virtual = 29428

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.366| TNS=-2715.062| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 155b4e11a

Time (s): cpu = 00:01:51 ; elapsed = 00:00:38 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14640 ; free virtual = 29433

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.272| TNS=-2697.497| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 19d19ca94

Time (s): cpu = 00:01:58 ; elapsed = 00:00:41 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14642 ; free virtual = 29434

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.019| TNS=-2685.483| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 12e4ff82a

Time (s): cpu = 00:02:05 ; elapsed = 00:00:46 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14634 ; free virtual = 29439

Phase 5.5 Global Iteration 4
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.083| TNS=-2678.362| WHS=N/A    | THS=N/A    |

Phase 5.5 Global Iteration 4 | Checksum: 1bbd3c309

Time (s): cpu = 00:02:09 ; elapsed = 00:00:48 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14634 ; free virtual = 29438
Phase 5 Rip-up And Reroute | Checksum: 1bbd3c309

Time (s): cpu = 00:02:09 ; elapsed = 00:00:48 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14634 ; free virtual = 29438

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.019| TNS=-2685.483| WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.019| TNS=-2685.483| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1fe07dbb3

Time (s): cpu = 00:02:23 ; elapsed = 00:00:52 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14650 ; free virtual = 29443

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1fe07dbb3

Time (s): cpu = 00:02:24 ; elapsed = 00:00:52 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14650 ; free virtual = 29443
Phase 6 Delay and Skew Optimization | Checksum: 1fe07dbb3

Time (s): cpu = 00:02:24 ; elapsed = 00:00:52 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14650 ; free virtual = 29443

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.922| TNS=-2507.172| WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 24087cf17

Time (s): cpu = 00:02:29 ; elapsed = 00:00:53 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14650 ; free virtual = 29444
Phase 7 Post Hold Fix | Checksum: 24087cf17

Time (s): cpu = 00:02:29 ; elapsed = 00:00:53 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14650 ; free virtual = 29444

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.10917 %
  Global Horizontal Routing Utilization  = 1.6577 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 65.7277%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.6635%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 56.7308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.4231%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 24087cf17

Time (s): cpu = 00:02:30 ; elapsed = 00:00:53 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14650 ; free virtual = 29443

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 24087cf17

Time (s): cpu = 00:02:30 ; elapsed = 00:00:53 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14650 ; free virtual = 29443

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24087cf17

Time (s): cpu = 00:02:32 ; elapsed = 00:00:54 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14651 ; free virtual = 29444

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 24087cf17

Time (s): cpu = 00:02:32 ; elapsed = 00:00:54 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14651 ; free virtual = 29444

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 24087cf17

Time (s): cpu = 00:02:33 ; elapsed = 00:00:54 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14651 ; free virtual = 29444

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-18.922| TNS=-2507.172| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 13 Post Router Timing | Checksum: 24087cf17

Time (s): cpu = 00:02:33 ; elapsed = 00:00:55 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14651 ; free virtual = 29444
Time taken to check if laguna hold fix is required (in secs): 0

Phase 14 Physical Synthesis in Router

Phase 14.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-18.904 | TNS=-2500.883 | WHS=0.010 | THS=0.000 |
Phase 14.1 Physical Synthesis Initialization | Checksum: 24087cf17

Time (s): cpu = 00:02:49 ; elapsed = 00:01:01 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14649 ; free virtual = 29442
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 14.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-18.904 | TNS=-2500.883 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -18.852. Path group: clk_out1_design_1_clk_wiz_0_0_1. Processed net: design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg_n_0_[0].
INFO: [Physopt 32-952] Improved path group WNS = -18.789. Path group: clk_out1_design_1_clk_wiz_0_0_1. Processed net: design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg_n_0_[0].
INFO: [Physopt 32-952] Improved path group WNS = -18.705. Path group: clk_out1_design_1_clk_wiz_0_0_1. Processed net: design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg_n_0_[0].
INFO: [Physopt 32-952] Improved path group WNS = -18.548. Path group: clk_out1_design_1_clk_wiz_0_0_1. Processed net: design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg_n_0_[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_design_1_clk_wiz_0_0_1. Processed net: design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg_n_0_[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_design_1_clk_wiz_0_0_1. Processed net: design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[10].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-18.548 | TNS=-2500.528 | WHS=0.010 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5692.602 ; gain = 0.000 ; free physical = 14649 ; free virtual = 29443
Phase 14.2 Critical Path Optimization | Checksum: 152a70326

Time (s): cpu = 00:02:51 ; elapsed = 00:01:01 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14649 ; free virtual = 29443
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5692.602 ; gain = 0.000 ; free physical = 14649 ; free virtual = 29443
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-18.548 | TNS=-2500.528 | WHS=0.010 | THS=0.000 |
Phase 14 Physical Synthesis in Router | Checksum: 1dcb781d8

Time (s): cpu = 00:02:52 ; elapsed = 00:01:02 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14649 ; free virtual = 29443
Total Elapsed time in route_design: 61.7 secs

Phase 15 Post-Route Event Processing
Phase 15 Post-Route Event Processing | Checksum: 14c024a71

Time (s): cpu = 00:02:52 ; elapsed = 00:01:02 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14649 ; free virtual = 29443
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14c024a71

Time (s): cpu = 00:02:52 ; elapsed = 00:01:02 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14648 ; free virtual = 29442

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
420 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:57 ; elapsed = 00:01:04 . Memory (MB): peak = 5692.602 ; gain = 12.914 ; free physical = 14648 ; free virtual = 29442
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
440 Infos, 119 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5780.645 ; gain = 0.000 ; free physical = 14583 ; free virtual = 29385
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 5780.645 ; gain = 88.043 ; free physical = 14594 ; free virtual = 29396
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5780.645 ; gain = 0.000 ; free physical = 14588 ; free virtual = 29398
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5780.645 ; gain = 0.000 ; free physical = 14525 ; free virtual = 29384
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5780.645 ; gain = 0.000 ; free physical = 14525 ; free virtual = 29384
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5780.645 ; gain = 0.000 ; free physical = 14513 ; free virtual = 29382
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5780.645 ; gain = 0.000 ; free physical = 14513 ; free virtual = 29386
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5780.645 ; gain = 0.000 ; free physical = 14505 ; free virtual = 29381
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5780.645 ; gain = 0.000 ; free physical = 14505 ; free virtual = 29381
INFO: [Common 17-1381] The checkpoint '/home/akeirn/Documents/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 120 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC0[1], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC0[4], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC0[5], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC0[6], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC0[7], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC0[13], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC1[1], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC1[4], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC1[5], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC1[6], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC1[7], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC1[13], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC2[1], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC2[4], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC2[5]... and (the first 15 of 96 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 166295040 bits.
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
465 Infos, 128 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 5999.000 ; gain = 218.355 ; free physical = 14318 ; free virtual = 29155
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 11:47:17 2024...
