
Loading design for application trce from file forthcpu_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Thu Nov 02 22:01:27 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 22.615ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION_14_rep1  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[13]  (to PIN_CLK_X1_c +)

   Delay:              60.568ns  (29.1% logic, 70.9% route), 37 logic levels.

 Constraint Details:

     60.568ns physical path delay coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 22.615ns

 Physical Path Details:

      Data path coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C25C.CLK to     R16C25C.Q0 coreInst/SLICE_977 (from PIN_CLK_X1_c)
ROUTE        11     3.261     R16C25C.Q0 to     R12C27A.D0 coreInst/INSTRUCTION_14_rep1
CTOF_DEL    ---     0.452     R12C27A.D0 to     R12C27A.F0 coreInst/SLICE_727
ROUTE        48     2.579     R12C27A.F0 to     R15C20B.D1 coreInst/ALUB_SRCX[2]
CTOF_DEL    ---     0.452     R15C20B.D1 to     R15C20B.F1 coreInst/SLICE_739
ROUTE        38     4.599     R15C20B.F1 to      R9C26B.B0 coreInst/ALUB_DATA[4]
CTOF_DEL    ---     0.452      R9C26B.B0 to      R9C26B.F0 coreInst/fullALUInst/aluInst/SLICE_994
ROUTE         1     1.324      R9C26B.F0 to     R11C23C.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_1
CTOF_DEL    ---     0.452     R11C23C.A1 to     R11C23C.F1 coreInst/fullALUInst/aluInst/SLICE_852
ROUTE        35     2.132     R11C23C.F1 to      R8C24C.A0 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C24C.A0 to      R8C24C.F0 coreInst/fullALUInst/aluInst/SLICE_862
ROUTE         5     1.936      R8C24C.F0 to     R10C24D.B1 coreInst/fullALUInst/aluInst/un3_tmp[11]
CTOF_DEL    ---     0.452     R10C24D.B1 to     R10C24D.F1 coreInst/fullALUInst/aluInst/SLICE_796
ROUTE         1     0.659     R10C24D.F1 to     R10C24B.C1 coreInst/fullALUInst/aluInst/sex_2_2
CTOF_DEL    ---     0.452     R10C24B.C1 to     R10C24B.F1 coreInst/fullALUInst/aluInst/SLICE_794
ROUTE         1     0.678     R10C24B.F1 to     R11C24B.C0 coreInst/fullALUInst/aluInst/sex_2_9
CTOF_DEL    ---     0.452     R11C24B.C0 to     R11C24B.F0 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        16     1.657     R11C24B.F0 to     R11C20C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452     R11C20C.B0 to     R11C20C.F0 coreInst/fullALUInst/aluInst/SLICE_828
ROUTE         1     0.873     R11C20C.F0 to     R11C22B.A0 coreInst/fullALUInst/aluInst/N_243
CTOF_DEL    ---     0.452     R11C22B.A0 to     R11C22B.F0 coreInst/fullALUInst/aluInst/SLICE_827
ROUTE         1     0.851     R11C22B.F0 to     R10C22C.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R10C22C.A1 to   R10C22C.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618
ROUTE         3     1.730   R10C22C.OFX0 to     R18C21A.A1 coreInst.fullALUInst.aluInst.N_291
CTOF_DEL    ---     0.452     R18C21A.A1 to     R18C21A.F1 coreInst/SLICE_922
ROUTE         4     3.159     R18C21A.F1 to     R15C17C.C1 coreInst/ALU_R[2]
CTOOFX_DEL  ---     0.661     R15C17C.C1 to   R15C17C.OFX0 coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513
ROUTE        57     1.334   R15C17C.OFX0 to     R18C16A.D0 ADDR_BUF[2]
CTOF_DEL    ---     0.452     R18C16A.D0 to     R18C16A.F0 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         1     0.579     R18C16A.F0 to     R18C16A.A1 mcuResourcesInst/memoryMapperInst/g0_18_1
CTOF_DEL    ---     0.452     R18C16A.A1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         3     0.691     R18C16A.F1 to     R18C18D.C0 mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 SLICE_655
ROUTE        26     2.145     R18C18D.F0 to     R17C27D.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6
CTOOFX_DEL  ---     0.661     R17C27D.B1 to   R17C27D.OFX0 SLICE_301
ROUTE         4     1.070   R17C27D.OFX0 to     R17C20C.D1 CPU_DIN[11]
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 coreInst/SLICE_296
ROUTE         1     0.882     R17C20C.F1 to     R17C19C.B1 coreInst/registerFileInst/N_23
CTOOFX_DEL  ---     0.661     R17C19C.B1 to   R17C19C.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516
ROUTE         1     1.324   R17C19C.OFX0 to     R16C16B.A1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4
CTOOFX_DEL  ---     0.661     R16C16B.A1 to   R16C16B.OFX0 SLICE_647
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 mcuResourcesInst/ROMInst/SLICE_648
ROUTE         2     0.911   R16C16A.OFX1 to     R17C16B.B0 mcuResourcesInst/DIN_ROM[2]
CTOOFX_DEL  ---     0.661     R17C16B.B0 to   R17C16B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498
ROUTE         3     1.675   R17C16B.OFX0 to     R18C18C.B1 mcuResourcesInst/memoryMapperInst/N_73
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 SLICE_312
ROUTE         1     0.384     R18C18C.F1 to     R18C18C.C0 mcuResourcesInst/memoryMapperInst/g0_12_1
CTOF_DEL    ---     0.452     R18C18C.C0 to     R18C18C.F0 SLICE_312
ROUTE         2     0.392     R18C18C.F0 to     R18C19A.C0 CPU_DIN[2]
CTOOFX_DEL  ---     0.661     R18C19A.C0 to   R18C19A.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515
ROUTE         1     1.057   R18C19A.OFX0 to     R16C17C.C1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3
CTOOFX_DEL  ---     0.661     R16C17C.C1 to   R16C17C.OFX0 SLICE_646
ROUTE         1     0.000   R16C17C.OFX0 to    R16C17C.FXB mcuResourcesInst/ROMInst/mem_0_3_1_f5b
FXTOOFX_DE  ---     0.223    R16C17C.FXB to   R16C17C.OFX1 SLICE_646
ROUTE         1     0.904   R16C17C.OFX1 to     R17C17D.B0 mcuResourcesInst/DIN_ROM[3]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_698
ROUTE         1     1.057     R17C17D.F0 to     R18C19D.C1 mcuResourcesInst/memoryMapperInst/N_39
CTOOFX_DEL  ---     0.661     R18C19D.C1 to   R18C19D.OFX0 SLICE_313
ROUTE         4     1.231   R18C19D.OFX0 to     R16C19C.B0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R16C19C.B0 to    R16C19C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.887     R16C20D.F0 to     R15C19A.B0 coreInst/programCounterInst/PC_A_NEXT[13]
CTOOFX_DEL  ---     0.661     R15C19A.B0 to   R15C19A.OFX0 coreInst/programCounterInst/SLICE_356
ROUTE         1     0.000   R15C19A.OFX0 to    R15C19A.DI0 coreInst/programCounterInst/PC_A_3[13] (to PIN_CLK_X1_c)
                  --------
                   60.568   (29.1% logic, 70.9% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_977:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R16C25C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R15C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.615ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION_14_rep1  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[13]  (to PIN_CLK_X1_c +)

   Delay:              60.568ns  (29.1% logic, 70.9% route), 37 logic levels.

 Constraint Details:

     60.568ns physical path delay coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 22.615ns

 Physical Path Details:

      Data path coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C25C.CLK to     R16C25C.Q0 coreInst/SLICE_977 (from PIN_CLK_X1_c)
ROUTE        11     3.261     R16C25C.Q0 to     R12C27A.D0 coreInst/INSTRUCTION_14_rep1
CTOF_DEL    ---     0.452     R12C27A.D0 to     R12C27A.F0 coreInst/SLICE_727
ROUTE        48     2.579     R12C27A.F0 to     R15C20B.D1 coreInst/ALUB_SRCX[2]
CTOF_DEL    ---     0.452     R15C20B.D1 to     R15C20B.F1 coreInst/SLICE_739
ROUTE        38     4.599     R15C20B.F1 to      R9C26B.B0 coreInst/ALUB_DATA[4]
CTOF_DEL    ---     0.452      R9C26B.B0 to      R9C26B.F0 coreInst/fullALUInst/aluInst/SLICE_994
ROUTE         1     1.324      R9C26B.F0 to     R11C23C.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_1
CTOF_DEL    ---     0.452     R11C23C.A1 to     R11C23C.F1 coreInst/fullALUInst/aluInst/SLICE_852
ROUTE        35     2.132     R11C23C.F1 to      R8C24C.A0 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C24C.A0 to      R8C24C.F0 coreInst/fullALUInst/aluInst/SLICE_862
ROUTE         5     1.936      R8C24C.F0 to     R10C24D.B1 coreInst/fullALUInst/aluInst/un3_tmp[11]
CTOF_DEL    ---     0.452     R10C24D.B1 to     R10C24D.F1 coreInst/fullALUInst/aluInst/SLICE_796
ROUTE         1     0.659     R10C24D.F1 to     R10C24B.C1 coreInst/fullALUInst/aluInst/sex_2_2
CTOF_DEL    ---     0.452     R10C24B.C1 to     R10C24B.F1 coreInst/fullALUInst/aluInst/SLICE_794
ROUTE         1     0.678     R10C24B.F1 to     R11C24B.C0 coreInst/fullALUInst/aluInst/sex_2_9
CTOF_DEL    ---     0.452     R11C24B.C0 to     R11C24B.F0 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        16     1.657     R11C24B.F0 to     R11C20C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452     R11C20C.B0 to     R11C20C.F0 coreInst/fullALUInst/aluInst/SLICE_828
ROUTE         1     0.873     R11C20C.F0 to     R11C22B.A0 coreInst/fullALUInst/aluInst/N_243
CTOF_DEL    ---     0.452     R11C22B.A0 to     R11C22B.F0 coreInst/fullALUInst/aluInst/SLICE_827
ROUTE         1     0.851     R11C22B.F0 to     R10C22C.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R10C22C.A1 to   R10C22C.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618
ROUTE         3     1.730   R10C22C.OFX0 to     R18C21A.A1 coreInst.fullALUInst.aluInst.N_291
CTOF_DEL    ---     0.452     R18C21A.A1 to     R18C21A.F1 coreInst/SLICE_922
ROUTE         4     3.159     R18C21A.F1 to     R15C17C.C1 coreInst/ALU_R[2]
CTOOFX_DEL  ---     0.661     R15C17C.C1 to   R15C17C.OFX0 coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513
ROUTE        57     1.334   R15C17C.OFX0 to     R18C16A.D0 ADDR_BUF[2]
CTOF_DEL    ---     0.452     R18C16A.D0 to     R18C16A.F0 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         1     0.579     R18C16A.F0 to     R18C16A.A1 mcuResourcesInst/memoryMapperInst/g0_18_1
CTOF_DEL    ---     0.452     R18C16A.A1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         3     0.691     R18C16A.F1 to     R18C18D.C0 mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 SLICE_655
ROUTE        26     2.145     R18C18D.F0 to     R17C27D.B0 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6
CTOOFX_DEL  ---     0.661     R17C27D.B0 to   R17C27D.OFX0 SLICE_301
ROUTE         4     1.070   R17C27D.OFX0 to     R17C20C.D1 CPU_DIN[11]
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 coreInst/SLICE_296
ROUTE         1     0.882     R17C20C.F1 to     R17C19C.B1 coreInst/registerFileInst/N_23
CTOOFX_DEL  ---     0.661     R17C19C.B1 to   R17C19C.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516
ROUTE         1     1.324   R17C19C.OFX0 to     R16C16B.A1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4
CTOOFX_DEL  ---     0.661     R16C16B.A1 to   R16C16B.OFX0 SLICE_647
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 mcuResourcesInst/ROMInst/SLICE_648
ROUTE         2     0.911   R16C16A.OFX1 to     R17C16B.B0 mcuResourcesInst/DIN_ROM[2]
CTOOFX_DEL  ---     0.661     R17C16B.B0 to   R17C16B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498
ROUTE         3     1.675   R17C16B.OFX0 to     R18C18C.B1 mcuResourcesInst/memoryMapperInst/N_73
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 SLICE_312
ROUTE         1     0.384     R18C18C.F1 to     R18C18C.C0 mcuResourcesInst/memoryMapperInst/g0_12_1
CTOF_DEL    ---     0.452     R18C18C.C0 to     R18C18C.F0 SLICE_312
ROUTE         2     0.392     R18C18C.F0 to     R18C19A.C0 CPU_DIN[2]
CTOOFX_DEL  ---     0.661     R18C19A.C0 to   R18C19A.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515
ROUTE         1     1.057   R18C19A.OFX0 to     R16C17C.C1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3
CTOOFX_DEL  ---     0.661     R16C17C.C1 to   R16C17C.OFX0 SLICE_646
ROUTE         1     0.000   R16C17C.OFX0 to    R16C17C.FXB mcuResourcesInst/ROMInst/mem_0_3_1_f5b
FXTOOFX_DE  ---     0.223    R16C17C.FXB to   R16C17C.OFX1 SLICE_646
ROUTE         1     0.904   R16C17C.OFX1 to     R17C17D.B0 mcuResourcesInst/DIN_ROM[3]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_698
ROUTE         1     1.057     R17C17D.F0 to     R18C19D.C1 mcuResourcesInst/memoryMapperInst/N_39
CTOOFX_DEL  ---     0.661     R18C19D.C1 to   R18C19D.OFX0 SLICE_313
ROUTE         4     1.231   R18C19D.OFX0 to     R16C19C.B0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R16C19C.B0 to    R16C19C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.887     R16C20D.F0 to     R15C19A.B0 coreInst/programCounterInst/PC_A_NEXT[13]
CTOOFX_DEL  ---     0.661     R15C19A.B0 to   R15C19A.OFX0 coreInst/programCounterInst/SLICE_356
ROUTE         1     0.000   R15C19A.OFX0 to    R15C19A.DI0 coreInst/programCounterInst/PC_A_3[13] (to PIN_CLK_X1_c)
                  --------
                   60.568   (29.1% logic, 70.9% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_977:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R16C25C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R15C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.615ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION_14_rep1  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[13]  (to PIN_CLK_X1_c +)

   Delay:              60.568ns  (29.1% logic, 70.9% route), 37 logic levels.

 Constraint Details:

     60.568ns physical path delay coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 22.615ns

 Physical Path Details:

      Data path coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C25C.CLK to     R16C25C.Q0 coreInst/SLICE_977 (from PIN_CLK_X1_c)
ROUTE        11     3.261     R16C25C.Q0 to     R12C27A.D0 coreInst/INSTRUCTION_14_rep1
CTOF_DEL    ---     0.452     R12C27A.D0 to     R12C27A.F0 coreInst/SLICE_727
ROUTE        48     2.579     R12C27A.F0 to     R15C20B.D1 coreInst/ALUB_SRCX[2]
CTOF_DEL    ---     0.452     R15C20B.D1 to     R15C20B.F1 coreInst/SLICE_739
ROUTE        38     4.599     R15C20B.F1 to      R9C26B.B0 coreInst/ALUB_DATA[4]
CTOF_DEL    ---     0.452      R9C26B.B0 to      R9C26B.F0 coreInst/fullALUInst/aluInst/SLICE_994
ROUTE         1     1.324      R9C26B.F0 to     R11C23C.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_1
CTOF_DEL    ---     0.452     R11C23C.A1 to     R11C23C.F1 coreInst/fullALUInst/aluInst/SLICE_852
ROUTE        35     2.132     R11C23C.F1 to      R8C24C.A0 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C24C.A0 to      R8C24C.F0 coreInst/fullALUInst/aluInst/SLICE_862
ROUTE         5     1.936      R8C24C.F0 to     R10C24D.B1 coreInst/fullALUInst/aluInst/un3_tmp[11]
CTOF_DEL    ---     0.452     R10C24D.B1 to     R10C24D.F1 coreInst/fullALUInst/aluInst/SLICE_796
ROUTE         1     0.659     R10C24D.F1 to     R10C24B.C1 coreInst/fullALUInst/aluInst/sex_2_2
CTOF_DEL    ---     0.452     R10C24B.C1 to     R10C24B.F1 coreInst/fullALUInst/aluInst/SLICE_794
ROUTE         1     0.678     R10C24B.F1 to     R11C24B.C0 coreInst/fullALUInst/aluInst/sex_2_9
CTOF_DEL    ---     0.452     R11C24B.C0 to     R11C24B.F0 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        16     1.657     R11C24B.F0 to     R11C20C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452     R11C20C.B0 to     R11C20C.F0 coreInst/fullALUInst/aluInst/SLICE_828
ROUTE         1     0.873     R11C20C.F0 to     R11C22B.A0 coreInst/fullALUInst/aluInst/N_243
CTOF_DEL    ---     0.452     R11C22B.A0 to     R11C22B.F0 coreInst/fullALUInst/aluInst/SLICE_827
ROUTE         1     0.851     R11C22B.F0 to     R10C22C.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R10C22C.A1 to   R10C22C.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618
ROUTE         3     1.730   R10C22C.OFX0 to     R18C21A.A1 coreInst.fullALUInst.aluInst.N_291
CTOF_DEL    ---     0.452     R18C21A.A1 to     R18C21A.F1 coreInst/SLICE_922
ROUTE         4     3.159     R18C21A.F1 to     R15C17C.C1 coreInst/ALU_R[2]
CTOOFX_DEL  ---     0.661     R15C17C.C1 to   R15C17C.OFX0 coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513
ROUTE        57     1.334   R15C17C.OFX0 to     R18C16A.D0 ADDR_BUF[2]
CTOF_DEL    ---     0.452     R18C16A.D0 to     R18C16A.F0 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         1     0.579     R18C16A.F0 to     R18C16A.A1 mcuResourcesInst/memoryMapperInst/g0_18_1
CTOF_DEL    ---     0.452     R18C16A.A1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         3     0.691     R18C16A.F1 to     R18C18D.C0 mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 SLICE_655
ROUTE        26     2.145     R18C18D.F0 to     R17C27D.B0 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6
CTOOFX_DEL  ---     0.661     R17C27D.B0 to   R17C27D.OFX0 SLICE_301
ROUTE         4     1.070   R17C27D.OFX0 to     R17C20C.D1 CPU_DIN[11]
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 coreInst/SLICE_296
ROUTE         1     0.882     R17C20C.F1 to     R17C19C.B1 coreInst/registerFileInst/N_23
CTOOFX_DEL  ---     0.661     R17C19C.B1 to   R17C19C.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516
ROUTE         1     1.324   R17C19C.OFX0 to     R16C16B.A1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4
CTOOFX_DEL  ---     0.661     R16C16B.A1 to   R16C16B.OFX0 SLICE_647
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 mcuResourcesInst/ROMInst/SLICE_648
ROUTE         2     0.911   R16C16A.OFX1 to     R17C16B.B0 mcuResourcesInst/DIN_ROM[2]
CTOOFX_DEL  ---     0.661     R17C16B.B0 to   R17C16B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498
ROUTE         3     1.675   R17C16B.OFX0 to     R18C18C.B1 mcuResourcesInst/memoryMapperInst/N_73
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 SLICE_312
ROUTE         1     0.384     R18C18C.F1 to     R18C18C.C0 mcuResourcesInst/memoryMapperInst/g0_12_1
CTOF_DEL    ---     0.452     R18C18C.C0 to     R18C18C.F0 SLICE_312
ROUTE         2     0.392     R18C18C.F0 to     R18C19A.C0 CPU_DIN[2]
CTOOFX_DEL  ---     0.661     R18C19A.C0 to   R18C19A.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515
ROUTE         1     1.057   R18C19A.OFX0 to     R16C17C.C1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3
CTOOFX_DEL  ---     0.661     R16C17C.C1 to   R16C17C.OFX0 SLICE_646
ROUTE         1     0.000   R16C17C.OFX0 to    R16C17C.FXB mcuResourcesInst/ROMInst/mem_0_3_1_f5b
FXTOOFX_DE  ---     0.223    R16C17C.FXB to   R16C17C.OFX1 SLICE_646
ROUTE         1     0.904   R16C17C.OFX1 to     R17C17D.B0 mcuResourcesInst/DIN_ROM[3]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_698
ROUTE         1     1.057     R17C17D.F0 to     R18C19D.C1 mcuResourcesInst/memoryMapperInst/N_39
CTOOFX_DEL  ---     0.661     R18C19D.C1 to   R18C19D.OFX0 SLICE_313
ROUTE         4     1.231   R18C19D.OFX0 to     R16C19C.B0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R16C19C.B0 to    R16C19C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.887     R16C20D.F0 to     R15C19A.B1 coreInst/programCounterInst/PC_A_NEXT[13]
CTOOFX_DEL  ---     0.661     R15C19A.B1 to   R15C19A.OFX0 coreInst/programCounterInst/SLICE_356
ROUTE         1     0.000   R15C19A.OFX0 to    R15C19A.DI0 coreInst/programCounterInst/PC_A_3[13] (to PIN_CLK_X1_c)
                  --------
                   60.568   (29.1% logic, 70.9% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_977:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R16C25C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R15C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.615ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION_14_rep1  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[13]  (to PIN_CLK_X1_c +)

   Delay:              60.568ns  (29.1% logic, 70.9% route), 37 logic levels.

 Constraint Details:

     60.568ns physical path delay coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 22.615ns

 Physical Path Details:

      Data path coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C25C.CLK to     R16C25C.Q0 coreInst/SLICE_977 (from PIN_CLK_X1_c)
ROUTE        11     3.261     R16C25C.Q0 to     R12C27A.D0 coreInst/INSTRUCTION_14_rep1
CTOF_DEL    ---     0.452     R12C27A.D0 to     R12C27A.F0 coreInst/SLICE_727
ROUTE        48     2.579     R12C27A.F0 to     R15C20B.D1 coreInst/ALUB_SRCX[2]
CTOF_DEL    ---     0.452     R15C20B.D1 to     R15C20B.F1 coreInst/SLICE_739
ROUTE        38     4.599     R15C20B.F1 to      R9C26B.B0 coreInst/ALUB_DATA[4]
CTOF_DEL    ---     0.452      R9C26B.B0 to      R9C26B.F0 coreInst/fullALUInst/aluInst/SLICE_994
ROUTE         1     1.324      R9C26B.F0 to     R11C23C.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_1
CTOF_DEL    ---     0.452     R11C23C.A1 to     R11C23C.F1 coreInst/fullALUInst/aluInst/SLICE_852
ROUTE        35     2.132     R11C23C.F1 to      R8C24C.A0 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C24C.A0 to      R8C24C.F0 coreInst/fullALUInst/aluInst/SLICE_862
ROUTE         5     1.936      R8C24C.F0 to     R10C24D.B1 coreInst/fullALUInst/aluInst/un3_tmp[11]
CTOF_DEL    ---     0.452     R10C24D.B1 to     R10C24D.F1 coreInst/fullALUInst/aluInst/SLICE_796
ROUTE         1     0.659     R10C24D.F1 to     R10C24B.C1 coreInst/fullALUInst/aluInst/sex_2_2
CTOF_DEL    ---     0.452     R10C24B.C1 to     R10C24B.F1 coreInst/fullALUInst/aluInst/SLICE_794
ROUTE         1     0.678     R10C24B.F1 to     R11C24B.C0 coreInst/fullALUInst/aluInst/sex_2_9
CTOF_DEL    ---     0.452     R11C24B.C0 to     R11C24B.F0 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        16     1.657     R11C24B.F0 to     R11C20C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452     R11C20C.B0 to     R11C20C.F0 coreInst/fullALUInst/aluInst/SLICE_828
ROUTE         1     0.873     R11C20C.F0 to     R11C22B.A0 coreInst/fullALUInst/aluInst/N_243
CTOF_DEL    ---     0.452     R11C22B.A0 to     R11C22B.F0 coreInst/fullALUInst/aluInst/SLICE_827
ROUTE         1     0.851     R11C22B.F0 to     R10C22C.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R10C22C.A1 to   R10C22C.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618
ROUTE         3     1.730   R10C22C.OFX0 to     R18C21A.A1 coreInst.fullALUInst.aluInst.N_291
CTOF_DEL    ---     0.452     R18C21A.A1 to     R18C21A.F1 coreInst/SLICE_922
ROUTE         4     3.159     R18C21A.F1 to     R15C17C.C1 coreInst/ALU_R[2]
CTOOFX_DEL  ---     0.661     R15C17C.C1 to   R15C17C.OFX0 coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513
ROUTE        57     1.334   R15C17C.OFX0 to     R18C16A.D0 ADDR_BUF[2]
CTOF_DEL    ---     0.452     R18C16A.D0 to     R18C16A.F0 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         1     0.579     R18C16A.F0 to     R18C16A.A1 mcuResourcesInst/memoryMapperInst/g0_18_1
CTOF_DEL    ---     0.452     R18C16A.A1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         3     0.691     R18C16A.F1 to     R18C18D.C0 mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 SLICE_655
ROUTE        26     2.145     R18C18D.F0 to     R17C27D.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6
CTOOFX_DEL  ---     0.661     R17C27D.B1 to   R17C27D.OFX0 SLICE_301
ROUTE         4     1.070   R17C27D.OFX0 to     R17C20C.D1 CPU_DIN[11]
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 coreInst/SLICE_296
ROUTE         1     0.882     R17C20C.F1 to     R17C19C.B1 coreInst/registerFileInst/N_23
CTOOFX_DEL  ---     0.661     R17C19C.B1 to   R17C19C.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516
ROUTE         1     1.324   R17C19C.OFX0 to     R16C16B.A1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4
CTOOFX_DEL  ---     0.661     R16C16B.A1 to   R16C16B.OFX0 SLICE_647
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 mcuResourcesInst/ROMInst/SLICE_648
ROUTE         2     0.911   R16C16A.OFX1 to     R17C16B.B0 mcuResourcesInst/DIN_ROM[2]
CTOOFX_DEL  ---     0.661     R17C16B.B0 to   R17C16B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498
ROUTE         3     1.675   R17C16B.OFX0 to     R18C18C.B1 mcuResourcesInst/memoryMapperInst/N_73
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 SLICE_312
ROUTE         1     0.384     R18C18C.F1 to     R18C18C.C0 mcuResourcesInst/memoryMapperInst/g0_12_1
CTOF_DEL    ---     0.452     R18C18C.C0 to     R18C18C.F0 SLICE_312
ROUTE         2     0.392     R18C18C.F0 to     R18C19A.C0 CPU_DIN[2]
CTOOFX_DEL  ---     0.661     R18C19A.C0 to   R18C19A.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515
ROUTE         1     1.057   R18C19A.OFX0 to     R16C17C.C1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3
CTOOFX_DEL  ---     0.661     R16C17C.C1 to   R16C17C.OFX0 SLICE_646
ROUTE         1     0.000   R16C17C.OFX0 to    R16C17C.FXB mcuResourcesInst/ROMInst/mem_0_3_1_f5b
FXTOOFX_DE  ---     0.223    R16C17C.FXB to   R16C17C.OFX1 SLICE_646
ROUTE         1     0.904   R16C17C.OFX1 to     R17C17D.B0 mcuResourcesInst/DIN_ROM[3]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_698
ROUTE         1     1.057     R17C17D.F0 to     R18C19D.C1 mcuResourcesInst/memoryMapperInst/N_39
CTOOFX_DEL  ---     0.661     R18C19D.C1 to   R18C19D.OFX0 SLICE_313
ROUTE         4     1.231   R18C19D.OFX0 to     R16C19C.B0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R16C19C.B0 to    R16C19C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.887     R16C20D.F0 to     R15C19A.B1 coreInst/programCounterInst/PC_A_NEXT[13]
CTOOFX_DEL  ---     0.661     R15C19A.B1 to   R15C19A.OFX0 coreInst/programCounterInst/SLICE_356
ROUTE         1     0.000   R15C19A.OFX0 to    R15C19A.DI0 coreInst/programCounterInst/PC_A_3[13] (to PIN_CLK_X1_c)
                  --------
                   60.568   (29.1% logic, 70.9% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_977:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R16C25C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R15C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.748ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION_15_rep1  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[13]  (to PIN_CLK_X1_c +)

   Delay:              60.435ns  (29.1% logic, 70.9% route), 37 logic levels.

 Constraint Details:

     60.435ns physical path delay coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 22.748ns

 Physical Path Details:

      Data path coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C25C.CLK to     R16C25C.Q1 coreInst/SLICE_977 (from PIN_CLK_X1_c)
ROUTE        11     3.128     R16C25C.Q1 to     R12C27A.C0 coreInst/INSTRUCTION_15_rep1
CTOF_DEL    ---     0.452     R12C27A.C0 to     R12C27A.F0 coreInst/SLICE_727
ROUTE        48     2.579     R12C27A.F0 to     R15C20B.D1 coreInst/ALUB_SRCX[2]
CTOF_DEL    ---     0.452     R15C20B.D1 to     R15C20B.F1 coreInst/SLICE_739
ROUTE        38     4.599     R15C20B.F1 to      R9C26B.B0 coreInst/ALUB_DATA[4]
CTOF_DEL    ---     0.452      R9C26B.B0 to      R9C26B.F0 coreInst/fullALUInst/aluInst/SLICE_994
ROUTE         1     1.324      R9C26B.F0 to     R11C23C.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_1
CTOF_DEL    ---     0.452     R11C23C.A1 to     R11C23C.F1 coreInst/fullALUInst/aluInst/SLICE_852
ROUTE        35     2.132     R11C23C.F1 to      R8C24C.A0 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C24C.A0 to      R8C24C.F0 coreInst/fullALUInst/aluInst/SLICE_862
ROUTE         5     1.936      R8C24C.F0 to     R10C24D.B1 coreInst/fullALUInst/aluInst/un3_tmp[11]
CTOF_DEL    ---     0.452     R10C24D.B1 to     R10C24D.F1 coreInst/fullALUInst/aluInst/SLICE_796
ROUTE         1     0.659     R10C24D.F1 to     R10C24B.C1 coreInst/fullALUInst/aluInst/sex_2_2
CTOF_DEL    ---     0.452     R10C24B.C1 to     R10C24B.F1 coreInst/fullALUInst/aluInst/SLICE_794
ROUTE         1     0.678     R10C24B.F1 to     R11C24B.C0 coreInst/fullALUInst/aluInst/sex_2_9
CTOF_DEL    ---     0.452     R11C24B.C0 to     R11C24B.F0 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        16     1.657     R11C24B.F0 to     R11C20C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452     R11C20C.B0 to     R11C20C.F0 coreInst/fullALUInst/aluInst/SLICE_828
ROUTE         1     0.873     R11C20C.F0 to     R11C22B.A0 coreInst/fullALUInst/aluInst/N_243
CTOF_DEL    ---     0.452     R11C22B.A0 to     R11C22B.F0 coreInst/fullALUInst/aluInst/SLICE_827
ROUTE         1     0.851     R11C22B.F0 to     R10C22C.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R10C22C.A1 to   R10C22C.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618
ROUTE         3     1.730   R10C22C.OFX0 to     R18C21A.A1 coreInst.fullALUInst.aluInst.N_291
CTOF_DEL    ---     0.452     R18C21A.A1 to     R18C21A.F1 coreInst/SLICE_922
ROUTE         4     3.159     R18C21A.F1 to     R15C17C.C1 coreInst/ALU_R[2]
CTOOFX_DEL  ---     0.661     R15C17C.C1 to   R15C17C.OFX0 coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513
ROUTE        57     1.334   R15C17C.OFX0 to     R18C16A.D0 ADDR_BUF[2]
CTOF_DEL    ---     0.452     R18C16A.D0 to     R18C16A.F0 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         1     0.579     R18C16A.F0 to     R18C16A.A1 mcuResourcesInst/memoryMapperInst/g0_18_1
CTOF_DEL    ---     0.452     R18C16A.A1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         3     0.691     R18C16A.F1 to     R18C18D.C0 mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 SLICE_655
ROUTE        26     2.145     R18C18D.F0 to     R17C27D.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6
CTOOFX_DEL  ---     0.661     R17C27D.B1 to   R17C27D.OFX0 SLICE_301
ROUTE         4     1.070   R17C27D.OFX0 to     R17C20C.D1 CPU_DIN[11]
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 coreInst/SLICE_296
ROUTE         1     0.882     R17C20C.F1 to     R17C19C.B1 coreInst/registerFileInst/N_23
CTOOFX_DEL  ---     0.661     R17C19C.B1 to   R17C19C.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516
ROUTE         1     1.324   R17C19C.OFX0 to     R16C16B.A1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4
CTOOFX_DEL  ---     0.661     R16C16B.A1 to   R16C16B.OFX0 SLICE_647
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 mcuResourcesInst/ROMInst/SLICE_648
ROUTE         2     0.911   R16C16A.OFX1 to     R17C16B.B0 mcuResourcesInst/DIN_ROM[2]
CTOOFX_DEL  ---     0.661     R17C16B.B0 to   R17C16B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498
ROUTE         3     1.675   R17C16B.OFX0 to     R18C18C.B1 mcuResourcesInst/memoryMapperInst/N_73
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 SLICE_312
ROUTE         1     0.384     R18C18C.F1 to     R18C18C.C0 mcuResourcesInst/memoryMapperInst/g0_12_1
CTOF_DEL    ---     0.452     R18C18C.C0 to     R18C18C.F0 SLICE_312
ROUTE         2     0.392     R18C18C.F0 to     R18C19A.C0 CPU_DIN[2]
CTOOFX_DEL  ---     0.661     R18C19A.C0 to   R18C19A.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515
ROUTE         1     1.057   R18C19A.OFX0 to     R16C17C.C1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3
CTOOFX_DEL  ---     0.661     R16C17C.C1 to   R16C17C.OFX0 SLICE_646
ROUTE         1     0.000   R16C17C.OFX0 to    R16C17C.FXB mcuResourcesInst/ROMInst/mem_0_3_1_f5b
FXTOOFX_DE  ---     0.223    R16C17C.FXB to   R16C17C.OFX1 SLICE_646
ROUTE         1     0.904   R16C17C.OFX1 to     R17C17D.B0 mcuResourcesInst/DIN_ROM[3]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_698
ROUTE         1     1.057     R17C17D.F0 to     R18C19D.C1 mcuResourcesInst/memoryMapperInst/N_39
CTOOFX_DEL  ---     0.661     R18C19D.C1 to   R18C19D.OFX0 SLICE_313
ROUTE         4     1.231   R18C19D.OFX0 to     R16C19C.B0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R16C19C.B0 to    R16C19C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.887     R16C20D.F0 to     R15C19A.B0 coreInst/programCounterInst/PC_A_NEXT[13]
CTOOFX_DEL  ---     0.661     R15C19A.B0 to   R15C19A.OFX0 coreInst/programCounterInst/SLICE_356
ROUTE         1     0.000   R15C19A.OFX0 to    R15C19A.DI0 coreInst/programCounterInst/PC_A_3[13] (to PIN_CLK_X1_c)
                  --------
                   60.435   (29.1% logic, 70.9% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_977:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R16C25C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R15C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.748ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION_15_rep1  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[13]  (to PIN_CLK_X1_c +)

   Delay:              60.435ns  (29.1% logic, 70.9% route), 37 logic levels.

 Constraint Details:

     60.435ns physical path delay coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 22.748ns

 Physical Path Details:

      Data path coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C25C.CLK to     R16C25C.Q1 coreInst/SLICE_977 (from PIN_CLK_X1_c)
ROUTE        11     3.128     R16C25C.Q1 to     R12C27A.C0 coreInst/INSTRUCTION_15_rep1
CTOF_DEL    ---     0.452     R12C27A.C0 to     R12C27A.F0 coreInst/SLICE_727
ROUTE        48     2.579     R12C27A.F0 to     R15C20B.D1 coreInst/ALUB_SRCX[2]
CTOF_DEL    ---     0.452     R15C20B.D1 to     R15C20B.F1 coreInst/SLICE_739
ROUTE        38     4.599     R15C20B.F1 to      R9C26B.B0 coreInst/ALUB_DATA[4]
CTOF_DEL    ---     0.452      R9C26B.B0 to      R9C26B.F0 coreInst/fullALUInst/aluInst/SLICE_994
ROUTE         1     1.324      R9C26B.F0 to     R11C23C.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_1
CTOF_DEL    ---     0.452     R11C23C.A1 to     R11C23C.F1 coreInst/fullALUInst/aluInst/SLICE_852
ROUTE        35     2.132     R11C23C.F1 to      R8C24C.A0 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C24C.A0 to      R8C24C.F0 coreInst/fullALUInst/aluInst/SLICE_862
ROUTE         5     1.936      R8C24C.F0 to     R10C24D.B1 coreInst/fullALUInst/aluInst/un3_tmp[11]
CTOF_DEL    ---     0.452     R10C24D.B1 to     R10C24D.F1 coreInst/fullALUInst/aluInst/SLICE_796
ROUTE         1     0.659     R10C24D.F1 to     R10C24B.C1 coreInst/fullALUInst/aluInst/sex_2_2
CTOF_DEL    ---     0.452     R10C24B.C1 to     R10C24B.F1 coreInst/fullALUInst/aluInst/SLICE_794
ROUTE         1     0.678     R10C24B.F1 to     R11C24B.C0 coreInst/fullALUInst/aluInst/sex_2_9
CTOF_DEL    ---     0.452     R11C24B.C0 to     R11C24B.F0 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        16     1.657     R11C24B.F0 to     R11C20C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452     R11C20C.B0 to     R11C20C.F0 coreInst/fullALUInst/aluInst/SLICE_828
ROUTE         1     0.873     R11C20C.F0 to     R11C22B.A0 coreInst/fullALUInst/aluInst/N_243
CTOF_DEL    ---     0.452     R11C22B.A0 to     R11C22B.F0 coreInst/fullALUInst/aluInst/SLICE_827
ROUTE         1     0.851     R11C22B.F0 to     R10C22C.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R10C22C.A1 to   R10C22C.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618
ROUTE         3     1.730   R10C22C.OFX0 to     R18C21A.A1 coreInst.fullALUInst.aluInst.N_291
CTOF_DEL    ---     0.452     R18C21A.A1 to     R18C21A.F1 coreInst/SLICE_922
ROUTE         4     3.159     R18C21A.F1 to     R15C17C.C1 coreInst/ALU_R[2]
CTOOFX_DEL  ---     0.661     R15C17C.C1 to   R15C17C.OFX0 coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513
ROUTE        57     1.334   R15C17C.OFX0 to     R18C16A.D0 ADDR_BUF[2]
CTOF_DEL    ---     0.452     R18C16A.D0 to     R18C16A.F0 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         1     0.579     R18C16A.F0 to     R18C16A.A1 mcuResourcesInst/memoryMapperInst/g0_18_1
CTOF_DEL    ---     0.452     R18C16A.A1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         3     0.691     R18C16A.F1 to     R18C18D.C0 mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 SLICE_655
ROUTE        26     2.145     R18C18D.F0 to     R17C27D.B0 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6
CTOOFX_DEL  ---     0.661     R17C27D.B0 to   R17C27D.OFX0 SLICE_301
ROUTE         4     1.070   R17C27D.OFX0 to     R17C20C.D1 CPU_DIN[11]
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 coreInst/SLICE_296
ROUTE         1     0.882     R17C20C.F1 to     R17C19C.B1 coreInst/registerFileInst/N_23
CTOOFX_DEL  ---     0.661     R17C19C.B1 to   R17C19C.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516
ROUTE         1     1.324   R17C19C.OFX0 to     R16C16B.A1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4
CTOOFX_DEL  ---     0.661     R16C16B.A1 to   R16C16B.OFX0 SLICE_647
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 mcuResourcesInst/ROMInst/SLICE_648
ROUTE         2     0.911   R16C16A.OFX1 to     R17C16B.B0 mcuResourcesInst/DIN_ROM[2]
CTOOFX_DEL  ---     0.661     R17C16B.B0 to   R17C16B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498
ROUTE         3     1.675   R17C16B.OFX0 to     R18C18C.B1 mcuResourcesInst/memoryMapperInst/N_73
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 SLICE_312
ROUTE         1     0.384     R18C18C.F1 to     R18C18C.C0 mcuResourcesInst/memoryMapperInst/g0_12_1
CTOF_DEL    ---     0.452     R18C18C.C0 to     R18C18C.F0 SLICE_312
ROUTE         2     0.392     R18C18C.F0 to     R18C19A.C0 CPU_DIN[2]
CTOOFX_DEL  ---     0.661     R18C19A.C0 to   R18C19A.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515
ROUTE         1     1.057   R18C19A.OFX0 to     R16C17C.C1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3
CTOOFX_DEL  ---     0.661     R16C17C.C1 to   R16C17C.OFX0 SLICE_646
ROUTE         1     0.000   R16C17C.OFX0 to    R16C17C.FXB mcuResourcesInst/ROMInst/mem_0_3_1_f5b
FXTOOFX_DE  ---     0.223    R16C17C.FXB to   R16C17C.OFX1 SLICE_646
ROUTE         1     0.904   R16C17C.OFX1 to     R17C17D.B0 mcuResourcesInst/DIN_ROM[3]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_698
ROUTE         1     1.057     R17C17D.F0 to     R18C19D.C1 mcuResourcesInst/memoryMapperInst/N_39
CTOOFX_DEL  ---     0.661     R18C19D.C1 to   R18C19D.OFX0 SLICE_313
ROUTE         4     1.231   R18C19D.OFX0 to     R16C19C.B0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R16C19C.B0 to    R16C19C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.887     R16C20D.F0 to     R15C19A.B0 coreInst/programCounterInst/PC_A_NEXT[13]
CTOOFX_DEL  ---     0.661     R15C19A.B0 to   R15C19A.OFX0 coreInst/programCounterInst/SLICE_356
ROUTE         1     0.000   R15C19A.OFX0 to    R15C19A.DI0 coreInst/programCounterInst/PC_A_3[13] (to PIN_CLK_X1_c)
                  --------
                   60.435   (29.1% logic, 70.9% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_977:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R16C25C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R15C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.748ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION_15_rep1  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[13]  (to PIN_CLK_X1_c +)

   Delay:              60.435ns  (29.1% logic, 70.9% route), 37 logic levels.

 Constraint Details:

     60.435ns physical path delay coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 22.748ns

 Physical Path Details:

      Data path coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C25C.CLK to     R16C25C.Q1 coreInst/SLICE_977 (from PIN_CLK_X1_c)
ROUTE        11     3.128     R16C25C.Q1 to     R12C27A.C0 coreInst/INSTRUCTION_15_rep1
CTOF_DEL    ---     0.452     R12C27A.C0 to     R12C27A.F0 coreInst/SLICE_727
ROUTE        48     2.579     R12C27A.F0 to     R15C20B.D1 coreInst/ALUB_SRCX[2]
CTOF_DEL    ---     0.452     R15C20B.D1 to     R15C20B.F1 coreInst/SLICE_739
ROUTE        38     4.599     R15C20B.F1 to      R9C26B.B0 coreInst/ALUB_DATA[4]
CTOF_DEL    ---     0.452      R9C26B.B0 to      R9C26B.F0 coreInst/fullALUInst/aluInst/SLICE_994
ROUTE         1     1.324      R9C26B.F0 to     R11C23C.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_1
CTOF_DEL    ---     0.452     R11C23C.A1 to     R11C23C.F1 coreInst/fullALUInst/aluInst/SLICE_852
ROUTE        35     2.132     R11C23C.F1 to      R8C24C.A0 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C24C.A0 to      R8C24C.F0 coreInst/fullALUInst/aluInst/SLICE_862
ROUTE         5     1.936      R8C24C.F0 to     R10C24D.B1 coreInst/fullALUInst/aluInst/un3_tmp[11]
CTOF_DEL    ---     0.452     R10C24D.B1 to     R10C24D.F1 coreInst/fullALUInst/aluInst/SLICE_796
ROUTE         1     0.659     R10C24D.F1 to     R10C24B.C1 coreInst/fullALUInst/aluInst/sex_2_2
CTOF_DEL    ---     0.452     R10C24B.C1 to     R10C24B.F1 coreInst/fullALUInst/aluInst/SLICE_794
ROUTE         1     0.678     R10C24B.F1 to     R11C24B.C0 coreInst/fullALUInst/aluInst/sex_2_9
CTOF_DEL    ---     0.452     R11C24B.C0 to     R11C24B.F0 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        16     1.657     R11C24B.F0 to     R11C20C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452     R11C20C.B0 to     R11C20C.F0 coreInst/fullALUInst/aluInst/SLICE_828
ROUTE         1     0.873     R11C20C.F0 to     R11C22B.A0 coreInst/fullALUInst/aluInst/N_243
CTOF_DEL    ---     0.452     R11C22B.A0 to     R11C22B.F0 coreInst/fullALUInst/aluInst/SLICE_827
ROUTE         1     0.851     R11C22B.F0 to     R10C22C.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R10C22C.A1 to   R10C22C.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618
ROUTE         3     1.730   R10C22C.OFX0 to     R18C21A.A1 coreInst.fullALUInst.aluInst.N_291
CTOF_DEL    ---     0.452     R18C21A.A1 to     R18C21A.F1 coreInst/SLICE_922
ROUTE         4     3.159     R18C21A.F1 to     R15C17C.C1 coreInst/ALU_R[2]
CTOOFX_DEL  ---     0.661     R15C17C.C1 to   R15C17C.OFX0 coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513
ROUTE        57     1.334   R15C17C.OFX0 to     R18C16A.D0 ADDR_BUF[2]
CTOF_DEL    ---     0.452     R18C16A.D0 to     R18C16A.F0 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         1     0.579     R18C16A.F0 to     R18C16A.A1 mcuResourcesInst/memoryMapperInst/g0_18_1
CTOF_DEL    ---     0.452     R18C16A.A1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         3     0.691     R18C16A.F1 to     R18C18D.C0 mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 SLICE_655
ROUTE        26     2.145     R18C18D.F0 to     R17C27D.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6
CTOOFX_DEL  ---     0.661     R17C27D.B1 to   R17C27D.OFX0 SLICE_301
ROUTE         4     1.070   R17C27D.OFX0 to     R17C20C.D1 CPU_DIN[11]
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 coreInst/SLICE_296
ROUTE         1     0.882     R17C20C.F1 to     R17C19C.B1 coreInst/registerFileInst/N_23
CTOOFX_DEL  ---     0.661     R17C19C.B1 to   R17C19C.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516
ROUTE         1     1.324   R17C19C.OFX0 to     R16C16B.A1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4
CTOOFX_DEL  ---     0.661     R16C16B.A1 to   R16C16B.OFX0 SLICE_647
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 mcuResourcesInst/ROMInst/SLICE_648
ROUTE         2     0.911   R16C16A.OFX1 to     R17C16B.B0 mcuResourcesInst/DIN_ROM[2]
CTOOFX_DEL  ---     0.661     R17C16B.B0 to   R17C16B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498
ROUTE         3     1.675   R17C16B.OFX0 to     R18C18C.B1 mcuResourcesInst/memoryMapperInst/N_73
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 SLICE_312
ROUTE         1     0.384     R18C18C.F1 to     R18C18C.C0 mcuResourcesInst/memoryMapperInst/g0_12_1
CTOF_DEL    ---     0.452     R18C18C.C0 to     R18C18C.F0 SLICE_312
ROUTE         2     0.392     R18C18C.F0 to     R18C19A.C0 CPU_DIN[2]
CTOOFX_DEL  ---     0.661     R18C19A.C0 to   R18C19A.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515
ROUTE         1     1.057   R18C19A.OFX0 to     R16C17C.C1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3
CTOOFX_DEL  ---     0.661     R16C17C.C1 to   R16C17C.OFX0 SLICE_646
ROUTE         1     0.000   R16C17C.OFX0 to    R16C17C.FXB mcuResourcesInst/ROMInst/mem_0_3_1_f5b
FXTOOFX_DE  ---     0.223    R16C17C.FXB to   R16C17C.OFX1 SLICE_646
ROUTE         1     0.904   R16C17C.OFX1 to     R17C17D.B0 mcuResourcesInst/DIN_ROM[3]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_698
ROUTE         1     1.057     R17C17D.F0 to     R18C19D.C1 mcuResourcesInst/memoryMapperInst/N_39
CTOOFX_DEL  ---     0.661     R18C19D.C1 to   R18C19D.OFX0 SLICE_313
ROUTE         4     1.231   R18C19D.OFX0 to     R16C19C.B0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R16C19C.B0 to    R16C19C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.887     R16C20D.F0 to     R15C19A.B1 coreInst/programCounterInst/PC_A_NEXT[13]
CTOOFX_DEL  ---     0.661     R15C19A.B1 to   R15C19A.OFX0 coreInst/programCounterInst/SLICE_356
ROUTE         1     0.000   R15C19A.OFX0 to    R15C19A.DI0 coreInst/programCounterInst/PC_A_3[13] (to PIN_CLK_X1_c)
                  --------
                   60.435   (29.1% logic, 70.9% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_977:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R16C25C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R15C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.748ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION_15_rep1  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[13]  (to PIN_CLK_X1_c +)

   Delay:              60.435ns  (29.1% logic, 70.9% route), 37 logic levels.

 Constraint Details:

     60.435ns physical path delay coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 22.748ns

 Physical Path Details:

      Data path coreInst/SLICE_977 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C25C.CLK to     R16C25C.Q1 coreInst/SLICE_977 (from PIN_CLK_X1_c)
ROUTE        11     3.128     R16C25C.Q1 to     R12C27A.C0 coreInst/INSTRUCTION_15_rep1
CTOF_DEL    ---     0.452     R12C27A.C0 to     R12C27A.F0 coreInst/SLICE_727
ROUTE        48     2.579     R12C27A.F0 to     R15C20B.D1 coreInst/ALUB_SRCX[2]
CTOF_DEL    ---     0.452     R15C20B.D1 to     R15C20B.F1 coreInst/SLICE_739
ROUTE        38     4.599     R15C20B.F1 to      R9C26B.B0 coreInst/ALUB_DATA[4]
CTOF_DEL    ---     0.452      R9C26B.B0 to      R9C26B.F0 coreInst/fullALUInst/aluInst/SLICE_994
ROUTE         1     1.324      R9C26B.F0 to     R11C23C.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_1
CTOF_DEL    ---     0.452     R11C23C.A1 to     R11C23C.F1 coreInst/fullALUInst/aluInst/SLICE_852
ROUTE        35     2.132     R11C23C.F1 to      R8C24C.A0 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C24C.A0 to      R8C24C.F0 coreInst/fullALUInst/aluInst/SLICE_862
ROUTE         5     1.936      R8C24C.F0 to     R10C24D.B1 coreInst/fullALUInst/aluInst/un3_tmp[11]
CTOF_DEL    ---     0.452     R10C24D.B1 to     R10C24D.F1 coreInst/fullALUInst/aluInst/SLICE_796
ROUTE         1     0.659     R10C24D.F1 to     R10C24B.C1 coreInst/fullALUInst/aluInst/sex_2_2
CTOF_DEL    ---     0.452     R10C24B.C1 to     R10C24B.F1 coreInst/fullALUInst/aluInst/SLICE_794
ROUTE         1     0.678     R10C24B.F1 to     R11C24B.C0 coreInst/fullALUInst/aluInst/sex_2_9
CTOF_DEL    ---     0.452     R11C24B.C0 to     R11C24B.F0 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        16     1.657     R11C24B.F0 to     R11C20C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452     R11C20C.B0 to     R11C20C.F0 coreInst/fullALUInst/aluInst/SLICE_828
ROUTE         1     0.873     R11C20C.F0 to     R11C22B.A0 coreInst/fullALUInst/aluInst/N_243
CTOF_DEL    ---     0.452     R11C22B.A0 to     R11C22B.F0 coreInst/fullALUInst/aluInst/SLICE_827
ROUTE         1     0.851     R11C22B.F0 to     R10C22C.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R10C22C.A1 to   R10C22C.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618
ROUTE         3     1.730   R10C22C.OFX0 to     R18C21A.A1 coreInst.fullALUInst.aluInst.N_291
CTOF_DEL    ---     0.452     R18C21A.A1 to     R18C21A.F1 coreInst/SLICE_922
ROUTE         4     3.159     R18C21A.F1 to     R15C17C.C1 coreInst/ALU_R[2]
CTOOFX_DEL  ---     0.661     R15C17C.C1 to   R15C17C.OFX0 coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513
ROUTE        57     1.334   R15C17C.OFX0 to     R18C16A.D0 ADDR_BUF[2]
CTOF_DEL    ---     0.452     R18C16A.D0 to     R18C16A.F0 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         1     0.579     R18C16A.F0 to     R18C16A.A1 mcuResourcesInst/memoryMapperInst/g0_18_1
CTOF_DEL    ---     0.452     R18C16A.A1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         3     0.691     R18C16A.F1 to     R18C18D.C0 mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 SLICE_655
ROUTE        26     2.145     R18C18D.F0 to     R17C27D.B0 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6
CTOOFX_DEL  ---     0.661     R17C27D.B0 to   R17C27D.OFX0 SLICE_301
ROUTE         4     1.070   R17C27D.OFX0 to     R17C20C.D1 CPU_DIN[11]
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 coreInst/SLICE_296
ROUTE         1     0.882     R17C20C.F1 to     R17C19C.B1 coreInst/registerFileInst/N_23
CTOOFX_DEL  ---     0.661     R17C19C.B1 to   R17C19C.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516
ROUTE         1     1.324   R17C19C.OFX0 to     R16C16B.A1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4
CTOOFX_DEL  ---     0.661     R16C16B.A1 to   R16C16B.OFX0 SLICE_647
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 mcuResourcesInst/ROMInst/SLICE_648
ROUTE         2     0.911   R16C16A.OFX1 to     R17C16B.B0 mcuResourcesInst/DIN_ROM[2]
CTOOFX_DEL  ---     0.661     R17C16B.B0 to   R17C16B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498
ROUTE         3     1.675   R17C16B.OFX0 to     R18C18C.B1 mcuResourcesInst/memoryMapperInst/N_73
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 SLICE_312
ROUTE         1     0.384     R18C18C.F1 to     R18C18C.C0 mcuResourcesInst/memoryMapperInst/g0_12_1
CTOF_DEL    ---     0.452     R18C18C.C0 to     R18C18C.F0 SLICE_312
ROUTE         2     0.392     R18C18C.F0 to     R18C19A.C0 CPU_DIN[2]
CTOOFX_DEL  ---     0.661     R18C19A.C0 to   R18C19A.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515
ROUTE         1     1.057   R18C19A.OFX0 to     R16C17C.C1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3
CTOOFX_DEL  ---     0.661     R16C17C.C1 to   R16C17C.OFX0 SLICE_646
ROUTE         1     0.000   R16C17C.OFX0 to    R16C17C.FXB mcuResourcesInst/ROMInst/mem_0_3_1_f5b
FXTOOFX_DE  ---     0.223    R16C17C.FXB to   R16C17C.OFX1 SLICE_646
ROUTE         1     0.904   R16C17C.OFX1 to     R17C17D.B0 mcuResourcesInst/DIN_ROM[3]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_698
ROUTE         1     1.057     R17C17D.F0 to     R18C19D.C1 mcuResourcesInst/memoryMapperInst/N_39
CTOOFX_DEL  ---     0.661     R18C19D.C1 to   R18C19D.OFX0 SLICE_313
ROUTE         4     1.231   R18C19D.OFX0 to     R16C19C.B0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R16C19C.B0 to    R16C19C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.887     R16C20D.F0 to     R15C19A.B1 coreInst/programCounterInst/PC_A_NEXT[13]
CTOOFX_DEL  ---     0.661     R15C19A.B1 to   R15C19A.OFX0 coreInst/programCounterInst/SLICE_356
ROUTE         1     0.000   R15C19A.OFX0 to    R15C19A.DI0 coreInst/programCounterInst/PC_A_3[13] (to PIN_CLK_X1_c)
                  --------
                   60.435   (29.1% logic, 70.9% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_977:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R16C25C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R15C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.838ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[13]  (to PIN_CLK_X1_c +)

   Delay:              60.192ns  (35.7% logic, 64.3% route), 36 logic levels.

 Constraint Details:

     60.192ns physical path delay coreInst/registerFileInst/regs/registers_0_0_1 to coreInst/programCounterInst/SLICE_356 meets
     83.333ns delay constraint less
      0.153ns skew and
      0.150ns DIN_SET requirement (totaling 83.030ns) by 22.838ns

 Physical Path Details:

      Data path coreInst/registerFileInst/regs/registers_0_0_1 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.739 *R_R13C21.CLKB to *R_R13C21.DOB4 coreInst/registerFileInst/regs/registers_0_0_1 (from PIN_CLK_X1_c)
ROUTE         2     1.586 *R_R13C21.DOB4 to     R15C20B.B1 coreInst/REGB_DOUT[4]
CTOF_DEL    ---     0.452     R15C20B.B1 to     R15C20B.F1 coreInst/SLICE_739
ROUTE        38     4.599     R15C20B.F1 to      R9C26B.B0 coreInst/ALUB_DATA[4]
CTOF_DEL    ---     0.452      R9C26B.B0 to      R9C26B.F0 coreInst/fullALUInst/aluInst/SLICE_994
ROUTE         1     1.324      R9C26B.F0 to     R11C23C.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_1
CTOF_DEL    ---     0.452     R11C23C.A1 to     R11C23C.F1 coreInst/fullALUInst/aluInst/SLICE_852
ROUTE        35     2.132     R11C23C.F1 to      R8C24C.A0 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C24C.A0 to      R8C24C.F0 coreInst/fullALUInst/aluInst/SLICE_862
ROUTE         5     1.936      R8C24C.F0 to     R10C24D.B1 coreInst/fullALUInst/aluInst/un3_tmp[11]
CTOF_DEL    ---     0.452     R10C24D.B1 to     R10C24D.F1 coreInst/fullALUInst/aluInst/SLICE_796
ROUTE         1     0.659     R10C24D.F1 to     R10C24B.C1 coreInst/fullALUInst/aluInst/sex_2_2
CTOF_DEL    ---     0.452     R10C24B.C1 to     R10C24B.F1 coreInst/fullALUInst/aluInst/SLICE_794
ROUTE         1     0.678     R10C24B.F1 to     R11C24B.C0 coreInst/fullALUInst/aluInst/sex_2_9
CTOF_DEL    ---     0.452     R11C24B.C0 to     R11C24B.F0 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        16     1.657     R11C24B.F0 to     R11C20C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452     R11C20C.B0 to     R11C20C.F0 coreInst/fullALUInst/aluInst/SLICE_828
ROUTE         1     0.873     R11C20C.F0 to     R11C22B.A0 coreInst/fullALUInst/aluInst/N_243
CTOF_DEL    ---     0.452     R11C22B.A0 to     R11C22B.F0 coreInst/fullALUInst/aluInst/SLICE_827
ROUTE         1     0.851     R11C22B.F0 to     R10C22C.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R10C22C.A1 to   R10C22C.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618
ROUTE         3     1.730   R10C22C.OFX0 to     R18C21A.A1 coreInst.fullALUInst.aluInst.N_291
CTOF_DEL    ---     0.452     R18C21A.A1 to     R18C21A.F1 coreInst/SLICE_922
ROUTE         4     3.159     R18C21A.F1 to     R15C17C.C1 coreInst/ALU_R[2]
CTOOFX_DEL  ---     0.661     R15C17C.C1 to   R15C17C.OFX0 coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513
ROUTE        57     1.334   R15C17C.OFX0 to     R18C16A.D0 ADDR_BUF[2]
CTOF_DEL    ---     0.452     R18C16A.D0 to     R18C16A.F0 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         1     0.579     R18C16A.F0 to     R18C16A.A1 mcuResourcesInst/memoryMapperInst/g0_18_1
CTOF_DEL    ---     0.452     R18C16A.A1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         3     0.691     R18C16A.F1 to     R18C18D.C0 mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 SLICE_655
ROUTE        26     2.145     R18C18D.F0 to     R17C27D.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6
CTOOFX_DEL  ---     0.661     R17C27D.B1 to   R17C27D.OFX0 SLICE_301
ROUTE         4     1.070   R17C27D.OFX0 to     R17C20C.D1 CPU_DIN[11]
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 coreInst/SLICE_296
ROUTE         1     0.882     R17C20C.F1 to     R17C19C.B1 coreInst/registerFileInst/N_23
CTOOFX_DEL  ---     0.661     R17C19C.B1 to   R17C19C.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516
ROUTE         1     1.324   R17C19C.OFX0 to     R16C16B.A1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4
CTOOFX_DEL  ---     0.661     R16C16B.A1 to   R16C16B.OFX0 SLICE_647
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 mcuResourcesInst/ROMInst/SLICE_648
ROUTE         2     0.911   R16C16A.OFX1 to     R17C16B.B0 mcuResourcesInst/DIN_ROM[2]
CTOOFX_DEL  ---     0.661     R17C16B.B0 to   R17C16B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498
ROUTE         3     1.675   R17C16B.OFX0 to     R18C18C.B1 mcuResourcesInst/memoryMapperInst/N_73
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 SLICE_312
ROUTE         1     0.384     R18C18C.F1 to     R18C18C.C0 mcuResourcesInst/memoryMapperInst/g0_12_1
CTOF_DEL    ---     0.452     R18C18C.C0 to     R18C18C.F0 SLICE_312
ROUTE         2     0.392     R18C18C.F0 to     R18C19A.C0 CPU_DIN[2]
CTOOFX_DEL  ---     0.661     R18C19A.C0 to   R18C19A.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515
ROUTE         1     1.057   R18C19A.OFX0 to     R16C17C.C1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3
CTOOFX_DEL  ---     0.661     R16C17C.C1 to   R16C17C.OFX0 SLICE_646
ROUTE         1     0.000   R16C17C.OFX0 to    R16C17C.FXB mcuResourcesInst/ROMInst/mem_0_3_1_f5b
FXTOOFX_DE  ---     0.223    R16C17C.FXB to   R16C17C.OFX1 SLICE_646
ROUTE         1     0.904   R16C17C.OFX1 to     R17C17D.B0 mcuResourcesInst/DIN_ROM[3]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_698
ROUTE         1     1.057     R17C17D.F0 to     R18C19D.C1 mcuResourcesInst/memoryMapperInst/N_39
CTOOFX_DEL  ---     0.661     R18C19D.C1 to   R18C19D.OFX0 SLICE_313
ROUTE         4     1.231   R18C19D.OFX0 to     R16C19C.B0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R16C19C.B0 to    R16C19C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.887     R16C20D.F0 to     R15C19A.B0 coreInst/programCounterInst/PC_A_NEXT[13]
CTOOFX_DEL  ---     0.661     R15C19A.B0 to   R15C19A.OFX0 coreInst/programCounterInst/SLICE_356
ROUTE         1     0.000   R15C19A.OFX0 to    R15C19A.DI0 coreInst/programCounterInst/PC_A_3[13] (to PIN_CLK_X1_c)
                  --------
                   60.192   (35.7% logic, 64.3% route), 36 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.504       C8.PADDI to *R_R13C21.CLKB PIN_CLK_X1_c
                  --------
                    2.504   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R15C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.838ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[13]  (to PIN_CLK_X1_c +)

   Delay:              60.192ns  (35.7% logic, 64.3% route), 36 logic levels.

 Constraint Details:

     60.192ns physical path delay coreInst/registerFileInst/regs/registers_0_0_1 to coreInst/programCounterInst/SLICE_356 meets
     83.333ns delay constraint less
      0.153ns skew and
      0.150ns DIN_SET requirement (totaling 83.030ns) by 22.838ns

 Physical Path Details:

      Data path coreInst/registerFileInst/regs/registers_0_0_1 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.739 *R_R13C21.CLKB to *R_R13C21.DOB4 coreInst/registerFileInst/regs/registers_0_0_1 (from PIN_CLK_X1_c)
ROUTE         2     1.586 *R_R13C21.DOB4 to     R15C20B.B1 coreInst/REGB_DOUT[4]
CTOF_DEL    ---     0.452     R15C20B.B1 to     R15C20B.F1 coreInst/SLICE_739
ROUTE        38     4.599     R15C20B.F1 to      R9C26B.B0 coreInst/ALUB_DATA[4]
CTOF_DEL    ---     0.452      R9C26B.B0 to      R9C26B.F0 coreInst/fullALUInst/aluInst/SLICE_994
ROUTE         1     1.324      R9C26B.F0 to     R11C23C.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_1
CTOF_DEL    ---     0.452     R11C23C.A1 to     R11C23C.F1 coreInst/fullALUInst/aluInst/SLICE_852
ROUTE        35     2.132     R11C23C.F1 to      R8C24C.A0 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C24C.A0 to      R8C24C.F0 coreInst/fullALUInst/aluInst/SLICE_862
ROUTE         5     1.936      R8C24C.F0 to     R10C24D.B1 coreInst/fullALUInst/aluInst/un3_tmp[11]
CTOF_DEL    ---     0.452     R10C24D.B1 to     R10C24D.F1 coreInst/fullALUInst/aluInst/SLICE_796
ROUTE         1     0.659     R10C24D.F1 to     R10C24B.C1 coreInst/fullALUInst/aluInst/sex_2_2
CTOF_DEL    ---     0.452     R10C24B.C1 to     R10C24B.F1 coreInst/fullALUInst/aluInst/SLICE_794
ROUTE         1     0.678     R10C24B.F1 to     R11C24B.C0 coreInst/fullALUInst/aluInst/sex_2_9
CTOF_DEL    ---     0.452     R11C24B.C0 to     R11C24B.F0 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        16     1.657     R11C24B.F0 to     R11C20C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452     R11C20C.B0 to     R11C20C.F0 coreInst/fullALUInst/aluInst/SLICE_828
ROUTE         1     0.873     R11C20C.F0 to     R11C22B.A0 coreInst/fullALUInst/aluInst/N_243
CTOF_DEL    ---     0.452     R11C22B.A0 to     R11C22B.F0 coreInst/fullALUInst/aluInst/SLICE_827
ROUTE         1     0.851     R11C22B.F0 to     R10C22C.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R10C22C.A1 to   R10C22C.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618
ROUTE         3     1.730   R10C22C.OFX0 to     R18C21A.A1 coreInst.fullALUInst.aluInst.N_291
CTOF_DEL    ---     0.452     R18C21A.A1 to     R18C21A.F1 coreInst/SLICE_922
ROUTE         4     3.159     R18C21A.F1 to     R15C17C.C1 coreInst/ALU_R[2]
CTOOFX_DEL  ---     0.661     R15C17C.C1 to   R15C17C.OFX0 coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513
ROUTE        57     1.334   R15C17C.OFX0 to     R18C16A.D0 ADDR_BUF[2]
CTOF_DEL    ---     0.452     R18C16A.D0 to     R18C16A.F0 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         1     0.579     R18C16A.F0 to     R18C16A.A1 mcuResourcesInst/memoryMapperInst/g0_18_1
CTOF_DEL    ---     0.452     R18C16A.A1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_721
ROUTE         3     0.691     R18C16A.F1 to     R18C18D.C0 mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2
CTOF_DEL    ---     0.452     R18C18D.C0 to     R18C18D.F0 SLICE_655
ROUTE        26     2.145     R18C18D.F0 to     R17C27D.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6
CTOOFX_DEL  ---     0.661     R17C27D.B1 to   R17C27D.OFX0 SLICE_301
ROUTE         4     1.070   R17C27D.OFX0 to     R17C20C.D1 CPU_DIN[11]
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 coreInst/SLICE_296
ROUTE         1     0.882     R17C20C.F1 to     R17C19C.B1 coreInst/registerFileInst/N_23
CTOOFX_DEL  ---     0.661     R17C19C.B1 to   R17C19C.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516
ROUTE         1     1.324   R17C19C.OFX0 to     R16C16B.A1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_4
CTOOFX_DEL  ---     0.661     R16C16B.A1 to   R16C16B.OFX0 SLICE_647
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 mcuResourcesInst/ROMInst/SLICE_648
ROUTE         2     0.911   R16C16A.OFX1 to     R17C16B.B0 mcuResourcesInst/DIN_ROM[2]
CTOOFX_DEL  ---     0.661     R17C16B.B0 to   R17C16B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498
ROUTE         3     1.675   R17C16B.OFX0 to     R18C18C.B1 mcuResourcesInst/memoryMapperInst/N_73
CTOF_DEL    ---     0.452     R18C18C.B1 to     R18C18C.F1 SLICE_312
ROUTE         1     0.384     R18C18C.F1 to     R18C18C.C0 mcuResourcesInst/memoryMapperInst/g0_12_1
CTOF_DEL    ---     0.452     R18C18C.C0 to     R18C18C.F0 SLICE_312
ROUTE         2     0.392     R18C18C.F0 to     R18C19A.C0 CPU_DIN[2]
CTOOFX_DEL  ---     0.661     R18C19A.C0 to   R18C19A.OFX0 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515
ROUTE         1     1.057   R18C19A.OFX0 to     R16C17C.C1 coreInst/registerFileInst/regs/registers_0_0_1_RNO_3
CTOOFX_DEL  ---     0.661     R16C17C.C1 to   R16C17C.OFX0 SLICE_646
ROUTE         1     0.000   R16C17C.OFX0 to    R16C17C.FXB mcuResourcesInst/ROMInst/mem_0_3_1_f5b
FXTOOFX_DE  ---     0.223    R16C17C.FXB to   R16C17C.OFX1 SLICE_646
ROUTE         1     0.904   R16C17C.OFX1 to     R17C17D.B0 mcuResourcesInst/DIN_ROM[3]
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 SLICE_698
ROUTE         1     1.057     R17C17D.F0 to     R18C19D.C1 mcuResourcesInst/memoryMapperInst/N_39
CTOOFX_DEL  ---     0.661     R18C19D.C1 to   R18C19D.OFX0 SLICE_313
ROUTE         4     1.231   R18C19D.OFX0 to     R16C19C.B0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R16C19C.B0 to    R16C19C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.887     R16C20D.F0 to     R15C19A.B1 coreInst/programCounterInst/PC_A_NEXT[13]
CTOOFX_DEL  ---     0.661     R15C19A.B1 to   R15C19A.OFX0 coreInst/programCounterInst/SLICE_356
ROUTE         1     0.000   R15C19A.OFX0 to    R15C19A.DI0 coreInst/programCounterInst/PC_A_3[13] (to PIN_CLK_X1_c)
                  --------
                   60.192   (35.7% logic, 64.3% route), 36 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.504       C8.PADDI to *R_R13C21.CLKB PIN_CLK_X1_c
                  --------
                    2.504   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     2.351       C8.PADDI to    R15C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

Report:   16.470MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   16.470 MHz|  37  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 74
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 213
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7529 connections (95.73% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Thu Nov 02 22:01:28 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE[2]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/COMMIT  (to PIN_CLK_X1_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_368 to SLICE_1038 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_368 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C21C.CLK to     R22C21C.Q1 coreInst/instructionPhaseDecoderInst/SLICE_368 (from PIN_CLK_X1_c)
ROUTE         1     0.152     R22C21C.Q1 to     R22C21D.M0 coreInst/instructionPhaseDecoderInst/PHASE[2] (to PIN_CLK_X1_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R22C21C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R22C21D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartRXInst/SLICE_401 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_401 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartRXInst/SLICE_401 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C20D.CLK to     R21C20D.Q0 mcuResourcesInst/UARTInst/uartRXInst/SLICE_401 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R21C20D.Q0 to     R21C20D.A0 mcuResourcesInst/UARTInst/DATA_AVAILABLE
CTOF_DEL    ---     0.101     R21C20D.A0 to     R21C20D.F0 mcuResourcesInst/UARTInst/uartRXInst/SLICE_401
ROUTE         1     0.000     R21C20D.F0 to    R21C20D.DI0 mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV_r (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R21C20D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R21C20D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C31C.CLK to     R23C31C.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R23C31C.Q0 to     R23C31C.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]
CTOF_DEL    ---     0.101     R23C31C.A0 to     R23C31C.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_21
ROUTE         1     0.000     R23C31C.F0 to    R23C31C.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_11_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C31C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C31C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_23 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_23 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_23 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C31A.CLK to     R23C31A.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_23 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R23C31A.Q0 to     R23C31A.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]
CTOF_DEL    ---     0.101     R23C31A.A0 to     R23C31A.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_23
ROUTE         1     0.000     R23C31A.F0 to    R23C31A.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_7_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C31A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C31A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_25 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_25 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_25 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C30C.CLK to     R23C30C.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_25 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R23C30C.Q0 to     R23C30C.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3]
CTOF_DEL    ---     0.101     R23C30C.A0 to     R23C30C.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_25
ROUTE         1     0.000     R23C30C.F0 to    R23C30C.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_3_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C30C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C30C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/aluGroupDecoderInst/CCL_LD  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/aluGroupDecoderInst/CCL_LD  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay coreInst/aluGroupDecoderInst/SLICE_314 to coreInst/aluGroupDecoderInst/SLICE_314 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path coreInst/aluGroupDecoderInst/SLICE_314 to coreInst/aluGroupDecoderInst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C26C.CLK to     R17C26C.Q0 coreInst/aluGroupDecoderInst/SLICE_314 (from PIN_CLK_X1_c)
ROUTE         5     0.132     R17C26C.Q0 to     R17C26C.A0 coreInst/CCL_LD
CTOF_DEL    ---     0.101     R17C26C.A0 to     R17C26C.F0 coreInst/aluGroupDecoderInst/SLICE_314
ROUTE         1     0.000     R17C26C.F0 to    R17C26C.DI0 coreInst/aluGroupDecoderInst/fb_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/aluGroupDecoderInst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.907       C8.PADDI to    R17C26C.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/aluGroupDecoderInst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.907       C8.PADDI to    R17C26C.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_22 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_22 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C31B.CLK to     R23C31B.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_22 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R23C31B.Q0 to     R23C31B.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]
CTOF_DEL    ---     0.101     R23C31B.A0 to     R23C31B.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_22
ROUTE         1     0.000     R23C31B.F0 to    R23C31B.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_9_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C31B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C31B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_24 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_24 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_24 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C30D.CLK to     R23C30D.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_24 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R23C30D.Q0 to     R23C30D.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]
CTOF_DEL    ---     0.101     R23C30D.A0 to     R23C30D.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_24
ROUTE         1     0.000     R23C30D.F0 to    R23C30D.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_5_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C30D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C30D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C31D.CLK to     R23C31D.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R23C31D.Q0 to     R23C31D.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]
CTOF_DEL    ---     0.101     R23C31D.A0 to     R23C31D.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_20
ROUTE         1     0.000     R23C31D.F0 to    R23C31D.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C31D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C31D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_19 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_19 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C32A.CLK to     R23C32A.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_19 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R23C32A.Q0 to     R23C32A.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15]
CTOF_DEL    ---     0.101     R23C32A.A0 to     R23C32A.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_19
ROUTE         1     0.000     R23C32A.F0 to    R23C32A.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_s_15_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C32A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.888       C8.PADDI to    R23C32A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 74
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 213
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7529 connections (95.73% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

