Release 9.1i Map J.33
Xilinx Map Application Log File for Design 'HD_Gen_Module'

Design Information
------------------
Command Line   : C:\Xilinx91i\bin\nt64\map.exe -ise F:/PT8613/VHDL/PT8612
(1.8.1.6)/SDHD_module_v2.ise -intstyle ise -p xc2vp20-ff896-6 -timing -logic_opt
on -ol high -xe n -t 1 -register_duplication -cm speed -ignore_keep_hierarchy
-pr b -k 4 -tx off -o HD_Gen_Module_map.ncd HD_Gen_Module.ngd HD_Gen_Module.pcf 
Target Device  : xc2vp20
Target Package : ff896
Target Speed   : -6
Mapper Version : virtex2p -- $Revision: 1.36 $
Mapped Date    : Thu Feb 21 13:27:53 2013

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:a2e0df) REAL time: 19 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 19 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 19 secs 

Phase 4.2
..................................................
......
...................
Phase 4.2 (Checksum:9a3a9f) REAL time: 1 mins 41 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 1 mins 43 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 1 mins 43 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 mins 44 secs 

Phase 8.4
............................................................................................................
Phase 8.4 (Checksum:4c4b3f8) REAL time: 2 mins 6 secs 

Phase 9.28
Phase 9.28 (Checksum:55d4a77) REAL time: 2 mins 8 secs 

Phase 10.8
.....................................................................................................................................................................................
............
...............................................................................................................................................................................................
......................
...............
...............
Phase 10.8 (Checksum:1f54528) REAL time: 13 mins 34 secs 

Phase 11.29
Phase 11.29 (Checksum:68e7775) REAL time: 13 mins 34 secs 

Phase 12.5
Phase 12.5 (Checksum:7270df4) REAL time: 13 mins 35 secs 

Phase 13.18
Phase 13.18 (Checksum:7bfa473) REAL time: 19 mins 42 secs 

Phase 14.5
Phase 14.5 (Checksum:8583af2) REAL time: 19 mins 43 secs 

Phase 15.27
Phase 15.27 (Checksum:8f0d171) REAL time: 19 mins 52 secs 

Phase 16.24
Phase 16.24 (Checksum:98967f0) REAL time: 19 mins 52 secs 

REAL time consumed by placer: 19 mins 57 secs 
CPU  time consumed by placer: 19 mins 49 secs 
Invoking physical synthesis ...

Physical synthesis completed.
Inspecting route info ...
Route info done.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   33
Logic Utilization:
  Number of Slice Flip Flops:       9,845 out of  18,560   53%
  Number of 4 input LUTs:          16,012 out of  18,560   86%
Logic Distribution:
  Number of occupied Slices:        9,040 out of   9,280   97%
Total Number of 4 input LUTs:         16,981 out of  18,560   91%
  Number used as logic:            16,012
  Number used as a route-thru:        473
  Number used as Shift registers:     496

  Number of bonded IOBs:               28 out of     556    5%
    IOB Flip Flops:                    11
    IOB Master Pads:                    2
    IOB Slave Pads:                     2
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   8 out of      16   50%
  Number of GTOPADs:                   8 out of      16   50%
  Number of Block RAMs:                 8 out of      88    9%
  Number of MULT18X18s:                36 out of      88   40%
  Number of GCLKs:                     10 out of      16   62%
  Number of GTs:                        4 out of       8   50%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:            4
Total equivalent gate count for design:  894,992
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  1186 MB
Total REAL time to MAP completion:  21 mins 45 secs 
Total CPU time to MAP completion:   21 mins 21 secs 

Mapping completed.
See MAP report file "HD_Gen_Module_map.mrp" for details.
