$date
	Sat Oct 31 03:08:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! Y [12:0] $end
$var reg 7 " A [6:0] $end
$scope module a1 $end
$var wire 7 # A [6:0] $end
$var reg 13 $ Y [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#1
b1000000001000 !
b1000000001000 $
bx0 "
bx0 #
#2
b100000001000 !
b100000001000 $
b1x1 "
b1x1 #
#3
b1000000001000 !
b1000000001000 $
b0x1 "
b0x1 #
#4
b11x1 "
b11x1 #
#5
b100000001000 !
b100000001000 $
b10x1 "
b10x1 #
#6
b1001000010 !
b1001000010 $
b10xx1 "
b10xx1 #
#7
b1001001100000 !
b1001001100000 $
b11xx1 "
b11xx1 #
#8
b11010000010 !
b11010000010 $
b100xx1 "
b100xx1 #
#9
b11010000100 !
b11010000100 $
b101xx1 "
b101xx1 #
#10
b1011010100000 !
b1011010100000 $
b110xx1 "
b110xx1 #
#11
b1000000111000 !
b1000000111000 $
b111xx1 "
b111xx1 #
#12
b100000001000 !
b100000001000 $
b1000x11 "
b1000x11 #
#13
b1000000001000 !
b1000000001000 $
b1000x01 "
b1000x01 #
#14
b1001x11 "
b1001x11 #
#15
b100000001000 !
b100000001000 $
b1001x01 "
b1001x01 #
#16
b11011000010 !
b11011000010 $
b1010xx1 "
b1010xx1 #
#17
b1011011100000 !
b1011011100000 $
b1011xx1 "
b1011xx1 #
#18
b100000001000 !
b100000001000 $
b1100xx1 "
b1100xx1 #
#19
b1001 !
b1001 $
b1101xx1 "
b1101xx1 #
#20
b11100000010 !
b11100000010 $
b1110xx1 "
b1110xx1 #
#21
b1011100100000 !
b1011100100000 $
b1111xx1 "
b1111xx1 #
#30
