// Seed: 1592370193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  final $display;
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1
    , id_7,
    input tri id_2,
    input supply0 id_3,
    input wire id_4,
    output wire id_5
);
  wire id_8;
  always force id_5 = 1;
  wire id_9, id_10;
  wire id_11 = !1'b0;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_9,
      id_7,
      id_11,
      id_10
  );
  assign id_1 = 1;
  id_12(
      (1), id_2
  );
  wire id_13;
endmodule
