Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Aug  1 13:47:13 2020
| Host         : DESKTOP-52TN4RU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file smg_timing_summary_routed.rpt -pb smg_timing_summary_routed.pb -rpx smg_timing_summary_routed.rpx -warn_on_violation
| Design       : smg
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 43 register/latch pins with no clock driven by root clock pin: U3/clk_10Hz_reg/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: U4/nolabel_line220/inst/Clk_reg/Q (HIGH)

 There are 319 register/latch pins with no clock driven by root clock pin: U7/clk_system_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1025 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.128        0.000                      0                  155        0.264        0.000                      0                  155        2.867        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk_10/inst/clk_in1          {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 3.367}        6.734           148.500         
    U7/rgb2dvi/U0/SerialClk  {0.000 0.673}        1.347           742.500         
  clkfbout_clk_wiz_0         {0.000 20.000}       40.000          25.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_10/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.516        0.000                      0                    1        0.264        0.000                      0                    1        2.867        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  
sys_clk_pin                 5.128        0.000                      0                  154        0.264        0.000                      0                  154        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_10/inst/clk_in1
  To Clock:  clk_10/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 U7/clk_system_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U7/clk_system_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 8.233 - 6.734 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=1, routed)           1.619     1.619    U7/clk_out1
    SLICE_X18Y46         FDRE                                         r  U7/clk_system_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.518     2.137 f  U7/clk_system_reg/Q
                         net (fo=2, routed)           0.533     2.671    U7/clk_system_reg_0
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.795 r  U7/clk_system_i_1/O
                         net (fo=1, routed)           0.000     2.795    U7/clk_system_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  U7/clk_system_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.430     8.164    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     5.100 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     6.643    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     6.734 r  clk_10/inst/clkout1_buf/O
                         net (fo=1, routed)           1.499     8.233    U7/clk_out1
    SLICE_X18Y46         FDRE                                         r  U7/clk_system_reg/C
                         clock pessimism              0.115     8.348    
                         clock uncertainty           -0.114     8.234    
    SLICE_X18Y46         FDRE (Setup_fdre_C_D)        0.077     8.311    U7/clk_system_reg
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -2.795    
  -------------------------------------------------------------------
                         slack                                  5.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U7/clk_system_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U7/clk_system_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=1, routed)           0.562     0.562    U7/clk_out1
    SLICE_X18Y46         FDRE                                         r  U7/clk_system_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.164     0.726 f  U7/clk_system_reg/Q
                         net (fo=2, routed)           0.175     0.901    U7/clk_system_reg_0
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  U7/clk_system_i_1/O
                         net (fo=1, routed)           0.000     0.946    U7/clk_system_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  U7/clk_system_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=1, routed)           0.831     0.831    U7/clk_out1
    SLICE_X18Y46         FDRE                                         r  U7/clk_system_reg/C
                         clock pessimism             -0.269     0.562    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.120     0.682    U7/clk_system_reg
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y6    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X18Y46     U7/clk_system_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X18Y46     U7/clk_system_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X18Y46     U7/clk_system_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X18Y46     U7/clk_system_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X18Y46     U7/clk_system_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.056ns (23.957%)  route 3.352ns (76.043%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.146    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    U3/clk_10Hz_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.554 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.150     7.289 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           1.097     8.386    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.712 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.842     9.554    U3/clk_10Hz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.847    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[1]/C
                         clock pessimism              0.299    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.429    14.682    U3/clk_10Hz_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.056ns (23.957%)  route 3.352ns (76.043%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.146    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    U3/clk_10Hz_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.554 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.150     7.289 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           1.097     8.386    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.712 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.842     9.554    U3/clk_10Hz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.847    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[2]/C
                         clock pessimism              0.299    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.429    14.682    U3/clk_10Hz_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.056ns (23.957%)  route 3.352ns (76.043%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.146    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    U3/clk_10Hz_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.554 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.150     7.289 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           1.097     8.386    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.712 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.842     9.554    U3/clk_10Hz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.847    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[3]/C
                         clock pessimism              0.299    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.429    14.682    U3/clk_10Hz_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.056ns (23.957%)  route 3.352ns (76.043%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.146    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    U3/clk_10Hz_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.554 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.150     7.289 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           1.097     8.386    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.712 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.842     9.554    U3/clk_10Hz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.847    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
                         clock pessimism              0.299    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.429    14.682    U3/clk_10Hz_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.056ns (24.748%)  route 3.211ns (75.252%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.146    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    U3/clk_10Hz_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.554 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.150     7.289 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           1.097     8.386    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.712 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.701     9.413    U3/clk_10Hz
    SLICE_X17Y42         FDRE                                         r  U3/clk_10Hz_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.847    U3/clk_100MHz
    SLICE_X17Y42         FDRE                                         r  U3/clk_10Hz_cnt_reg[5]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X17Y42         FDRE (Setup_fdre_C_R)       -0.429    14.657    U3/clk_10Hz_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.056ns (24.748%)  route 3.211ns (75.252%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.146    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    U3/clk_10Hz_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.554 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.150     7.289 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           1.097     8.386    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.712 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.701     9.413    U3/clk_10Hz
    SLICE_X17Y42         FDRE                                         r  U3/clk_10Hz_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.847    U3/clk_100MHz
    SLICE_X17Y42         FDRE                                         r  U3/clk_10Hz_cnt_reg[6]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X17Y42         FDRE (Setup_fdre_C_R)       -0.429    14.657    U3/clk_10Hz_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.056ns (24.748%)  route 3.211ns (75.252%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.146    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    U3/clk_10Hz_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.554 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.150     7.289 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           1.097     8.386    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.712 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.701     9.413    U3/clk_10Hz
    SLICE_X17Y42         FDRE                                         r  U3/clk_10Hz_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.847    U3/clk_100MHz
    SLICE_X17Y42         FDRE                                         r  U3/clk_10Hz_cnt_reg[7]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X17Y42         FDRE (Setup_fdre_C_R)       -0.429    14.657    U3/clk_10Hz_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.056ns (24.748%)  route 3.211ns (75.252%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.146    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    U3/clk_10Hz_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.554 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.150     7.289 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           1.097     8.386    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.712 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.701     9.413    U3/clk_10Hz
    SLICE_X17Y42         FDRE                                         r  U3/clk_10Hz_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.847    U3/clk_100MHz
    SLICE_X17Y42         FDRE                                         r  U3/clk_10Hz_cnt_reg[8]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X17Y42         FDRE (Setup_fdre_C_R)       -0.429    14.657    U3/clk_10Hz_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.056ns (24.776%)  route 3.206ns (75.224%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.146    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    U3/clk_10Hz_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.554 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.150     7.289 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           1.097     8.386    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.712 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.696     9.408    U3/clk_10Hz
    SLICE_X17Y46         FDRE                                         r  U3/clk_10Hz_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510    14.848    U3/clk_100MHz
    SLICE_X17Y46         FDRE                                         r  U3/clk_10Hz_cnt_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    14.658    U3/clk_10Hz_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.056ns (24.776%)  route 3.206ns (75.224%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.146    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    U3/clk_10Hz_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.554 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.150     7.289 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           1.097     8.386    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X16Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.712 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.696     9.408    U3/clk_10Hz
    SLICE_X17Y46         FDRE                                         r  U3/clk_10Hz_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510    14.848    U3/clk_100MHz
    SLICE_X17Y46         FDRE                                         r  U3/clk_10Hz_cnt_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    14.658    U3/clk_10Hz_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/flag_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/flag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.554     1.409    U0/clk_100MHz
    SLICE_X28Y26         FDRE                                         r  U0/flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.164     1.573 r  U0/flag_reg[1]/Q
                         net (fo=15, routed)          0.175     1.748    U0/flag_reg[1]_0
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.793 r  U0/flag[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    U0/flag[1]_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  U0/flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.820     1.919    U0/clk_100MHz
    SLICE_X28Y26         FDRE                                         r  U0/flag_reg[1]/C
                         clock pessimism             -0.510     1.409    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.120     1.529    U0/flag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.418    U3/clk_100MHz
    SLICE_X17Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  U3/clk_10Hz_cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.679    U3/clk_10Hz_cnt[12]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  U3/clk_10Hz_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    U3/clk_10Hz_cnt_reg[12]_i_1_n_4
    SLICE_X17Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.833     1.932    U3/clk_100MHz
    SLICE_X17Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[12]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.105     1.523    U3/clk_10Hz_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.418    U3/clk_100MHz
    SLICE_X17Y44         FDRE                                         r  U3/clk_10Hz_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  U3/clk_10Hz_cnt_reg[16]/Q
                         net (fo=2, routed)           0.120     1.679    U3/clk_10Hz_cnt[16]
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  U3/clk_10Hz_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    U3/clk_10Hz_cnt_reg[16]_i_1_n_4
    SLICE_X17Y44         FDRE                                         r  U3/clk_10Hz_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.833     1.932    U3/clk_100MHz
    SLICE_X17Y44         FDRE                                         r  U3/clk_10Hz_cnt_reg[16]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.105     1.523    U3/clk_10Hz_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.418    U3/clk_100MHz
    SLICE_X17Y45         FDRE                                         r  U3/clk_10Hz_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  U3/clk_10Hz_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.679    U3/clk_10Hz_cnt[20]
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  U3/clk_10Hz_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    U3/clk_10Hz_cnt_reg[20]_i_1_n_4
    SLICE_X17Y45         FDRE                                         r  U3/clk_10Hz_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.833     1.932    U3/clk_100MHz
    SLICE_X17Y45         FDRE                                         r  U3/clk_10Hz_cnt_reg[20]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.105     1.523    U3/clk_10Hz_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.418    U3/clk_100MHz
    SLICE_X17Y46         FDRE                                         r  U3/clk_10Hz_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  U3/clk_10Hz_cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.679    U3/clk_10Hz_cnt[24]
    SLICE_X17Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  U3/clk_10Hz_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    U3/clk_10Hz_cnt_reg[24]_i_1_n_4
    SLICE_X17Y46         FDRE                                         r  U3/clk_10Hz_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.833     1.932    U3/clk_100MHz
    SLICE_X17Y46         FDRE                                         r  U3/clk_10Hz_cnt_reg[24]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.105     1.523    U3/clk_10Hz_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.419    U3/clk_100MHz
    SLICE_X17Y47         FDRE                                         r  U3/clk_10Hz_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  U3/clk_10Hz_cnt_reg[28]/Q
                         net (fo=2, routed)           0.120     1.680    U3/clk_10Hz_cnt[28]
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  U3/clk_10Hz_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    U3/clk_10Hz_cnt_reg[28]_i_1_n_4
    SLICE_X17Y47         FDRE                                         r  U3/clk_10Hz_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.834     1.933    U3/clk_100MHz
    SLICE_X17Y47         FDRE                                         r  U3/clk_10Hz_cnt_reg[28]/C
                         clock pessimism             -0.514     1.419    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.105     1.524    U3/clk_10Hz_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.417    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.120     1.678    U3/clk_10Hz_cnt[4]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.786 r  U3/clk_10Hz_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.786    U3/clk_10Hz_cnt_reg[4]_i_1_n_4
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.931    U3/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
                         clock pessimism             -0.514     1.417    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.105     1.522    U3/clk_10Hz_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.417    U3/clk_100MHz
    SLICE_X17Y42         FDRE                                         r  U3/clk_10Hz_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  U3/clk_10Hz_cnt_reg[8]/Q
                         net (fo=2, routed)           0.120     1.678    U3/clk_10Hz_cnt[8]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.786 r  U3/clk_10Hz_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.786    U3/clk_10Hz_cnt_reg[8]_i_1_n_4
    SLICE_X17Y42         FDRE                                         r  U3/clk_10Hz_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.931    U3/clk_100MHz
    SLICE_X17Y42         FDRE                                         r  U3/clk_10Hz_cnt_reg[8]/C
                         clock pessimism             -0.514     1.417    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.105     1.522    U3/clk_10Hz_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.418    U3/clk_100MHz
    SLICE_X17Y46         FDRE                                         r  U3/clk_10Hz_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  U3/clk_10Hz_cnt_reg[21]/Q
                         net (fo=2, routed)           0.114     1.673    U3/clk_10Hz_cnt[21]
    SLICE_X17Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.788 r  U3/clk_10Hz_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.788    U3/clk_10Hz_cnt_reg[24]_i_1_n_7
    SLICE_X17Y46         FDRE                                         r  U3/clk_10Hz_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.833     1.932    U3/clk_100MHz
    SLICE_X17Y46         FDRE                                         r  U3/clk_10Hz_cnt_reg[21]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.105     1.523    U3/clk_10Hz_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.418    U3/clk_100MHz
    SLICE_X17Y44         FDRE                                         r  U3/clk_10Hz_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  U3/clk_10Hz_cnt_reg[13]/Q
                         net (fo=2, routed)           0.116     1.675    U3/clk_10Hz_cnt[13]
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.790 r  U3/clk_10Hz_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.790    U3/clk_10Hz_cnt_reg[16]_i_1_n_7
    SLICE_X17Y44         FDRE                                         r  U3/clk_10Hz_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.833     1.932    U3/clk_100MHz
    SLICE_X17Y44         FDRE                                         r  U3/clk_10Hz_cnt_reg[13]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.105     1.523    U3/clk_10Hz_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y25   U0/Data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y23   U0/Data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y23   U0/Data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y23   U0/Data_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y23   U0/Data_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y24   U0/Data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y25   U0/Data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y24   U0/Data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y25   U0/Data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y15   U4/nolabel_line220/inst/Count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y15   U4/nolabel_line220/inst/Count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y15   U4/nolabel_line220/inst/Count_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y15   U4/nolabel_line220/inst/Count_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y15   U4/nolabel_line220/inst/Clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y25   U0/Data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y23   U0/Data_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y24   U0/Data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y24   U0/Data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y25   U0/Data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y10   U4/nolabel_line220/inst/Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y46   U3/clk_10Hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y10   U4/nolabel_line220/inst/Count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y10   U4/nolabel_line220/inst/Count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y11   U4/nolabel_line220/inst/Count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y11   U4/nolabel_line220/inst/Count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y11   U4/nolabel_line220/inst/Count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y11   U4/nolabel_line220/inst/Count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y12   U4/nolabel_line220/inst/Count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y12   U4/nolabel_line220/inst/Count_reg[9]/C



