{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 16:38:46 2020 " "Info: Processing started: Sat Jun 06 16:38:46 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu0 -c cpu0 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu0 -c cpu0" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu0 EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"cpu0\"" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources." {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 29 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 29" {  } { { "cpu2.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 176 528 544 344 "clk" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "controller:inst8\|Mux~4859 Global clock " "Info: Automatically promoted signal \"controller:inst8\|Mux~4859\" to use Global clock" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "controller:inst8\|Mux~4859" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { controller:inst8|Mux~4859 } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { controller:inst8|Mux~4859 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "controller:inst8\|wr Global clock " "Info: Automatically promoted some destinations of signal \"controller:inst8\|wr\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "controller:inst8\|wr " "Info: Destination \"controller:inst8\|wr\" may be non-global or may not use global clock" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 12 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst4\|process0~750 " "Info: Destination \"dram1:inst4\|process0~750\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst4\|process0~751 " "Info: Destination \"dram1:inst4\|process0~751\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst4\|process0~752 " "Info: Destination \"dram1:inst4\|process0~752\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst4\|process0~753 " "Info: Destination \"dram1:inst4\|process0~753\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst4\|process0~754 " "Info: Destination \"dram1:inst4\|process0~754\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst4\|process0~755 " "Info: Destination \"dram1:inst4\|process0~755\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst4\|process0~756 " "Info: Destination \"dram1:inst4\|process0~756\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst4\|process0~757 " "Info: Destination \"dram1:inst4\|process0~757\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dram1:inst4\|process0~758 " "Info: Destination \"dram1:inst4\|process0~758\" may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 12 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dram1:inst4\|process0~751 Global clock " "Info: Automatically promoted signal \"dram1:inst4\|process0~751\" to use Global clock" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "dram1:inst4\|process0~751" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { dram1:inst4|process0~751 } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { dram1:inst4|process0~751 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dram1:inst4\|process0~753 Global clock " "Info: Automatically promoted signal \"dram1:inst4\|process0~753\" to use Global clock" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "dram1:inst4\|process0~753" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { dram1:inst4|process0~753 } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { dram1:inst4|process0~753 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dram1:inst4\|process0~755 Global clock " "Info: Automatically promoted signal \"dram1:inst4\|process0~755\" to use Global clock" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "dram1:inst4\|process0~755" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { dram1:inst4|process0~755 } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { dram1:inst4|process0~755 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dram1:inst4\|process0~757 Global clock " "Info: Automatically promoted signal \"dram1:inst4\|process0~757\" to use Global clock" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "dram1:inst4\|process0~757" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { dram1:inst4|process0~757 } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { dram1:inst4|process0~757 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dram1:inst4\|process0~759 Global clock " "Info: Automatically promoted signal \"dram1:inst4\|process0~759\" to use Global clock" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "dram1:inst4\|process0~759" } } } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { dram1:inst4|process0~759 } "NODE_NAME" } "" } } { "E:/Quartus5/file/week9/cpu/cpu0.fld" "" { Floorplan "E:/Quartus5/file/week9/cpu/cpu0.fld" "" "" { dram1:inst4|process0~759 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[0\] " "Warning: Node \"address_bus\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[0\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[10\] " "Warning: Node \"address_bus\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[10\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[11\] " "Warning: Node \"address_bus\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[11\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[12\] " "Warning: Node \"address_bus\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[12\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[13\] " "Warning: Node \"address_bus\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[13\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[14\] " "Warning: Node \"address_bus\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[14\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[15\] " "Warning: Node \"address_bus\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[15\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[1\] " "Warning: Node \"address_bus\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[1\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[2\] " "Warning: Node \"address_bus\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[2\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[3\] " "Warning: Node \"address_bus\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[3\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[4\] " "Warning: Node \"address_bus\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[4\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[5\] " "Warning: Node \"address_bus\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[5\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[6\] " "Warning: Node \"address_bus\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[6\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[7\] " "Warning: Node \"address_bus\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[7\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[8\] " "Warning: Node \"address_bus\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[8\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address_bus\[9\] " "Warning: Node \"address_bus\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "address_bus\[9\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[0\] " "Warning: Node \"data_bus\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[0\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[10\] " "Warning: Node \"data_bus\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[10\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[11\] " "Warning: Node \"data_bus\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[11\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[12\] " "Warning: Node \"data_bus\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[12\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[13\] " "Warning: Node \"data_bus\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[13\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[14\] " "Warning: Node \"data_bus\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[14\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[15\] " "Warning: Node \"data_bus\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[15\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[1\] " "Warning: Node \"data_bus\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[1\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[2\] " "Warning: Node \"data_bus\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[2\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[3\] " "Warning: Node \"data_bus\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[3\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[4\] " "Warning: Node \"data_bus\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[4\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[5\] " "Warning: Node \"data_bus\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[5\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[6\] " "Warning: Node \"data_bus\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[6\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[7\] " "Warning: Node \"data_bus\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[7\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[8\] " "Warning: Node \"data_bus\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[8\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_bus\[9\] " "Warning: Node \"data_bus\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[9\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[10\] " "Warning: Node \"reg_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[10\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[11\] " "Warning: Node \"reg_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[11\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[12\] " "Warning: Node \"reg_data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[12\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[13\] " "Warning: Node \"reg_data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[13\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[14\] " "Warning: Node \"reg_data\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[14\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[15\] " "Warning: Node \"reg_data\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[15\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[8\] " "Warning: Node \"reg_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[8\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_data\[9\] " "Warning: Node \"reg_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_data\[9\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_sel\[2\] " "Warning: Node \"reg_sel\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_sel\[2\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reg_sel\[3\] " "Warning: Node \"reg_sel\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "reg_sel\[3\]" } } } }  } 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wr " "Warning: Node \"wr\" is assigned to location or region, but does not exist in design" {  } { { "e:/qdesigh550/bin/Assignment Editor.qase" "" { Assignment "e:/qdesigh550/bin/Assignment Editor.qase" 1 { { 0 "wr" } } } }  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "23.795 ns register register " "Info: Estimated most critical path is register to register delay of 23.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst20\|q\[6\] 1 REG LAB_X41_Y11 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X41_Y11; Fanout = 16; REG Node = 'ir:inst20\|q\[6\]'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { ir:inst20|q[6] } "NODE_NAME" } "" } } { "ir.vhd" "" { Text "E:/Quartus5/file/week9/cpu/ir.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.442 ns) 1.495 ns controller:inst8\|Mux~4854 2 COMB LAB_X40_Y12 7 " "Info: 2: + IC(1.053 ns) + CELL(0.442 ns) = 1.495 ns; Loc. = LAB_X40_Y12; Fanout = 7; COMB Node = 'controller:inst8\|Mux~4854'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.495 ns" { ir:inst20|q[6] controller:inst8|Mux~4854 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.590 ns) 3.219 ns controller:inst8\|Mux~4883 3 COMB LAB_X36_Y14 2 " "Info: 3: + IC(1.134 ns) + CELL(0.590 ns) = 3.219 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'controller:inst8\|Mux~4883'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.724 ns" { controller:inst8|Mux~4854 controller:inst8|Mux~4883 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.114 ns) 4.943 ns controller:inst8\|wr 4 COMB LAB_X40_Y16 37 " "Info: 4: + IC(1.610 ns) + CELL(0.114 ns) = 4.943 ns; Loc. = LAB_X40_Y16; Fanout = 37; COMB Node = 'controller:inst8\|wr'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.724 ns" { controller:inst8|Mux~4883 controller:inst8|wr } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.702 ns) + CELL(0.114 ns) 10.759 ns dram1:inst4\|data\[0\]\$latch 5 COMB LAB_X36_Y11 13 " "Info: 5: + IC(5.702 ns) + CELL(0.114 ns) = 10.759 ns; Loc. = LAB_X36_Y11; Fanout = 13; COMB Node = 'dram1:inst4\|data\[0\]\$latch'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "5.816 ns" { controller:inst8|wr dram1:inst4|data[0]$latch } "NODE_NAME" } "" } } { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.292 ns) 11.647 ns bus_mux:inst10\|alu_dr\[0\]~1112 6 COMB LAB_X37_Y11 13 " "Info: 6: + IC(0.596 ns) + CELL(0.292 ns) = 11.647 ns; Loc. = LAB_X37_Y11; Fanout = 13; COMB Node = 'bus_mux:inst10\|alu_dr\[0\]~1112'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "0.888 ns" { dram1:inst4|data[0]$latch bus_mux:inst10|alu_dr[0]~1112 } "NODE_NAME" } "" } } { "bus_mux.vhd" "" { Text "E:/Quartus5/file/week9/cpu/bus_mux.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.432 ns) 12.845 ns alu:inst14\|add~1442COUT1_1536 7 COMB LAB_X38_Y11 2 " "Info: 7: + IC(0.766 ns) + CELL(0.432 ns) = 12.845 ns; Loc. = LAB_X38_Y11; Fanout = 2; COMB Node = 'alu:inst14\|add~1442COUT1_1536'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.198 ns" { bus_mux:inst10|alu_dr[0]~1112 alu:inst14|add~1442COUT1_1536 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 13.453 ns alu:inst14\|add~1492 8 COMB LAB_X38_Y11 1 " "Info: 8: + IC(0.000 ns) + CELL(0.608 ns) = 13.453 ns; Loc. = LAB_X38_Y11; Fanout = 1; COMB Node = 'alu:inst14\|add~1492'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "0.608 ns" { alu:inst14|add~1442COUT1_1536 alu:inst14|add~1492 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.590 ns) 14.752 ns alu:inst14\|add~1497 9 COMB LAB_X41_Y11 3 " "Info: 9: + IC(0.709 ns) + CELL(0.590 ns) = 14.752 ns; Loc. = LAB_X41_Y11; Fanout = 3; COMB Node = 'alu:inst14\|add~1497'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.299 ns" { alu:inst14|add~1492 alu:inst14|add~1497 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.442 ns) 16.458 ns alu:inst14\|add~1429 10 COMB LAB_X40_Y13 1 " "Info: 10: + IC(1.264 ns) + CELL(0.442 ns) = 16.458 ns; Loc. = LAB_X40_Y13; Fanout = 1; COMB Node = 'alu:inst14\|add~1429'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.706 ns" { alu:inst14|add~1497 alu:inst14|add~1429 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.442 ns) 17.753 ns alu:inst14\|alu_out\[1\]~3496 11 COMB LAB_X38_Y13 1 " "Info: 11: + IC(0.853 ns) + CELL(0.442 ns) = 17.753 ns; Loc. = LAB_X38_Y13; Fanout = 1; COMB Node = 'alu:inst14\|alu_out\[1\]~3496'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.295 ns" { alu:inst14|add~1429 alu:inst14|alu_out[1]~3496 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Quartus5/file/week9/cpu/alu.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.292 ns) 19.138 ns alu:inst14\|alu_out\[1\]~3497 12 COMB LAB_X39_Y11 2 " "Info: 12: + IC(1.093 ns) + CELL(0.292 ns) = 19.138 ns; Loc. = LAB_X39_Y11; Fanout = 2; COMB Node = 'alu:inst14\|alu_out\[1\]~3497'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.385 ns" { alu:inst14|alu_out[1]~3496 alu:inst14|alu_out[1]~3497 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Quartus5/file/week9/cpu/alu.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.590 ns) 20.920 ns ar:inst21\|q\[1\]~COMBOUT 13 COMB LAB_X37_Y14 6 " "Info: 13: + IC(1.192 ns) + CELL(0.590 ns) = 20.920 ns; Loc. = LAB_X37_Y14; Fanout = 6; COMB Node = 'ar:inst21\|q\[1\]~COMBOUT'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.782 ns" { alu:inst14|alu_out[1]~3497 ar:inst21|q[1]~COMBOUT } "NODE_NAME" } "" } } { "ar.vhd" "" { Text "E:/Quartus5/file/week9/cpu/ar.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.442 ns) 21.584 ns alu:inst14\|reduce_nor~48 14 COMB LAB_X37_Y14 1 " "Info: 14: + IC(0.222 ns) + CELL(0.442 ns) = 21.584 ns; Loc. = LAB_X37_Y14; Fanout = 1; COMB Node = 'alu:inst14\|reduce_nor~48'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "0.664 ns" { ar:inst21|q[1]~COMBOUT alu:inst14|reduce_nor~48 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.074 ns) + CELL(0.590 ns) 22.248 ns alu:inst14\|reduce_nor~49 15 COMB LAB_X37_Y14 1 " "Info: 15: + IC(0.074 ns) + CELL(0.590 ns) = 22.248 ns; Loc. = LAB_X37_Y14; Fanout = 1; COMB Node = 'alu:inst14\|reduce_nor~49'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "0.664 ns" { alu:inst14|reduce_nor~48 alu:inst14|reduce_nor~49 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.738 ns) 23.795 ns flag_reg:inst2\|flag_z 16 REG LAB_X37_Y11 2 " "Info: 16: + IC(0.809 ns) + CELL(0.738 ns) = 23.795 ns; Loc. = LAB_X37_Y11; Fanout = 2; REG Node = 'flag_reg:inst2\|flag_z'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.547 ns" { alu:inst14|reduce_nor~49 flag_reg:inst2|flag_z } "NODE_NAME" } "" } } { "flag_reg.vhd" "" { Text "E:/Quartus5/file/week9/cpu/flag_reg.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.718 ns 28.23 % " "Info: Total cell delay = 6.718 ns ( 28.23 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.077 ns 71.77 % " "Info: Total interconnect delay = 17.077 ns ( 71.77 % )" {  } {  } 0}  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "23.795 ns" { ir:inst20|q[6] controller:inst8|Mux~4854 controller:inst8|Mux~4883 controller:inst8|wr dram1:inst4|data[0]$latch bus_mux:inst10|alu_dr[0]~1112 alu:inst14|add~1442COUT1_1536 alu:inst14|add~1492 alu:inst14|add~1497 alu:inst14|add~1429 alu:inst14|alu_out[1]~3496 alu:inst14|alu_out[1]~3497 ar:inst21|q[1]~COMBOUT alu:inst14|reduce_nor~48 alu:inst14|reduce_nor~49 flag_reg:inst2|flag_z } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 8 " "Info: Average interconnect usage is 2% of the available device resources. Peak interconnect usage is 8%." {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 16:38:50 2020 " "Info: Processing ended: Sat Jun 06 16:38:50 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0}  } {  } 0}
