

================================================================
== Vivado HLS Report for 'flightmain'
================================================================
* Date:           Wed Jun  5 19:37:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Flight_Main
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   24|   24|   18|   18| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    213|
|FIFO             |        -|      -|       -|      -|
|Instance         |       14|      -|     843|    967|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    477|
|Register         |        -|      -|     296|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       14|      0|    1139|   1657|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |flightmain_CTRL_s_axi_U   |flightmain_CTRL_s_axi   |        4|      0|  196|  180|
    |flightmain_OUT_r_m_axi_U  |flightmain_OUT_r_m_axi  |        2|      0|  537|  677|
    |flightmain_TEST_s_axi_U   |flightmain_TEST_s_axi   |        8|      0|  110|  110|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |       14|      0|  843|  967|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_880_p2                         |     +    |      0|  0|  12|           1|           3|
    |ap_block_state11_pp0_stage10_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op101_write_state10      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op107_write_state11      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op108_write_state11      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op109_write_state11      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op111_writereq_state11   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op135_writereq_state13   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op145_writereq_state14   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op155_writeresp_state15  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op254_write_state19      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op256_writeresp_state19  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op260_write_state19      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op267_write_state19      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op279_writeresp_state20  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op306_writeresp_state21  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op307_writeresp_state21  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_886_p2                         |   icmp   |      0|  0|  13|          16|           9|
    |grp_fu_891_p2                         |   icmp   |      0|  0|  13|          16|          10|
    |grp_fu_896_p2                         |   icmp   |      0|  0|  13|          16|           9|
    |grp_fu_901_p2                         |   icmp   |      0|  0|  13|          16|          10|
    |tmp_5_fu_1057_p2                      |   icmp   |      0|  0|  13|          13|           1|
    |tmp_6_fu_1017_p2                      |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_fu_1039_p2                      |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_state10_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage14_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage15_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage16_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state18_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage17_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state20_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage1_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage2_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage3_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage4_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state24_pp0_stage5_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage6_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_io                    |    or    |      0|  0|   2|           1|           1|
    |brmerge1_fu_1099_p2                   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_1121_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp1_fu_1115_p2                       |    or    |      0|  0|   2|           1|           1|
    |tmp2_fu_1087_p2                       |    or    |      0|  0|   2|           1|           1|
    |tmp3_fu_1093_p2                       |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_1109_p2                        |    or    |      0|  0|   2|           1|           1|
    |p_1_fu_1063_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_2_fu_1031_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_3_fu_1071_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_s_fu_1023_p3                        |  select  |      0|  0|   3|           1|           3|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 213|         149|         107|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |OUT_r_AWADDR                           |  41|          8|   32|        256|
    |OUT_r_AWLEN                            |  21|          4|   32|        128|
    |OUT_r_WDATA                            |  47|         10|   16|        160|
    |OUT_r_blk_n_AW                         |   9|          2|    1|          2|
    |OUT_r_blk_n_B                          |   9|          2|    1|          2|
    |OUT_r_blk_n_W                          |   9|          2|    1|          2|
    |ap_NS_iter0_fsm                        |  93|         19|   18|        342|
    |ap_NS_iter1_fsm                        |  44|          9|    8|         72|
    |ap_phi_reg_pp0_iter0_p_Val2_2_reg_824  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter0_p_Val2_7_reg_778  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter0_p_Val2_8_reg_800  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter0_p_Val2_9_reg_848  |   9|          2|   16|         32|
    |ap_sig_ioackin_OUT_r_AWREADY           |   9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY            |   9|          2|    1|          2|
    |rcCmdIn_V_address0                     |  38|          7|    3|         21|
    |test_V_address0                        |  56|         13|   12|        156|
    |test_V_d0                              |  56|         13|   32|        416|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 477|        101|  222|       1689|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                        |  18|   0|   18|          0|
    |ap_CS_iter1_fsm                        |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_2_reg_824  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_7_reg_778  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_8_reg_800  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_9_reg_848  |  16|   0|   16|          0|
    |ap_reg_ioackin_OUT_r_AWREADY           |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY            |   1|   0|    1|          0|
    |brmerge1_reg_1300                      |   1|   0|    1|          0|
    |brmerge1_reg_1300_pp0_iter0_reg        |   1|   0|    1|          0|
    |brmerge_reg_1330                       |   1|   0|    1|          0|
    |brmerge_reg_1330_pp0_iter0_reg         |   1|   0|    1|          0|
    |p_3_reg_1209                           |   3|   0|    3|          0|
    |p_3_reg_1209_pp0_iter0_reg             |   3|   0|    3|          0|
    |p_Val2_1_reg_1197                      |  16|   0|   16|          0|
    |p_Val2_1_reg_1197_pp0_iter0_reg        |  16|   0|   16|          0|
    |p_Val2_3_reg_1213                      |  16|   0|   16|          0|
    |p_Val2_4_reg_1229                      |  16|   0|   16|          0|
    |p_Val2_5_reg_1247                      |  16|   0|   16|          0|
    |p_Val2_6_reg_1270                      |  16|   0|   16|          0|
    |p_Val2_s_reg_1171                      |  16|   0|   16|          0|
    |p_Val2_s_reg_1171_pp0_iter0_reg        |  16|   0|   16|          0|
    |tmp_4_reg_1354                         |  32|   0|   32|          0|
    |tmp_7_reg_1364                         |  32|   0|   32|          0|
    |tmp_8_reg_1188                         |   1|   0|    1|          0|
    |tmp_8_reg_1188_pp0_iter0_reg           |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 296|   0|  296|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_TEST_AWVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA      |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB      |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA      | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP      | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP      | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |  flightmain  | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |  flightmain  | return value |
|interrupt             | out |    1| ap_ctrl_hs |  flightmain  | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

