# Maintainer: Felix Yan <felixonmars@archlinux.org>
# Contributor: Marcin (CTRL) Wieczorek <marcin@marcin.co>
# Contributor: Jeffrey Tolar <tolar.jeffrey at gmail dot com>

pkgname=verilator
pkgver=4.032
pkgrel=1
pkgdesc='The fastest free Verilog HDL simulator'
url='https://www.veripool.org/projects/verilator/wiki/Intro'
arch=('x86_64')
license=('LGPL')
depends=('perl')
makedepends=('gcc')
source=("https://www.veripool.org/ftp/verilator-$pkgver.tgz")
sha512sums=('2b34d0b6d94babb74b443b3f3ae4e6c9f15423a0b078df72930c4f75b4a831843a4d4b901dc586725a67a49c6f5308402fef4c9ca72b88b13b01746b36d2fb20')

build() {
  cd verilator-$pkgver

  ./configure --prefix=/usr
  make
}

package() {
  cd verilator-$pkgver

  make install DESTDIR="$pkgdir"
}
