{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651860368386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651860368390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 13:06:08 2022 " "Processing started: Fri May 06 13:06:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651860368390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860368390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860368390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651860369421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651860369421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/loading_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/loading_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Loading_Screen " "Found entity 1: Loading_Screen" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376030 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 HZ.sv(182) " "Verilog HDL Expression warning at HZ.sv(182): truncated literal to match 10 bits" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 182 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651860376032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HZ " "Found entity 1: HZ" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376034 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 CheeseCoin.sv(148) " "Verilog HDL Expression warning at CheeseCoin.sv(148): truncated literal to match 10 bits" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 148 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651860376036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/cheesecoin.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/cheesecoin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheeseCoin " "Found entity 1: CheeseCoin" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/start_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/start_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Start_Screen " "Found entity 1: Start_Screen" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "SVs/FSM.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/death_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/death_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Death_Screen " "Found entity 1: Death_Screen" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/heart.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/heart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heart " "Found entity 1: heart" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376054 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 One_UP.sv(174) " "Verilog HDL Expression warning at One_UP.sv(174): truncated literal to match 10 bits" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 174 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651860376056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/one_up.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/one_up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 One_UP " "Found entity 1: One_UP" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376058 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "29 Star.sv(65) " "Verilog HDL Expression warning at Star.sv(65): truncated literal to match 29 bits" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651860376060 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "29 Star.sv(107) " "Verilog HDL Expression warning at Star.sv(107): truncated literal to match 29 bits" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651860376060 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 Star.sv(162) " "Verilog HDL Expression warning at Star.sv(162): truncated literal to match 10 bits" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 162 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651860376060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/star.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/star.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Star " "Found entity 1: Star" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 Smart_Tom.sv(182) " "Verilog HDL Expression warning at Smart_Tom.sv(182): truncated literal to match 10 bits" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 182 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651860376064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/smart_tom.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/smart_tom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Smart_Tom " "Found entity 1: Smart_Tom" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "SVs/TestBench.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/TestBench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/max8.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/max8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Max " "Found entity 1: Max" {  } { { "SVs/Max8.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Max8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376073 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "300hz-1.sv(12) " "Verilog HDL information at 300hz-1.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "SVs/300hz-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/300hz-1.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651860376075 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "300hz-1.sv(42) " "Verilog HDL information at 300hz-1.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "SVs/300hz-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/300hz-1.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651860376075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/300hz-1.sv 2 2 " "Found 2 design units, including 2 entities, in source file svs/300hz-1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreClk " "Found entity 1: scoreClk" {  } { { "SVs/300hz-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/300hz-1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376078 ""} { "Info" "ISGN_ENTITY_NAME" "2 SmartTomClk " "Found entity 2: SmartTomClk" {  } { { "SVs/300hz-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/300hz-1.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk score-1.sv(2) " "Verilog HDL Declaration information at score-1.sv(2): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/score-1.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/score-1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 Background.sv(19) " "Verilog HDL Expression warning at Background.sv(19): truncated literal to match 10 bits" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651860376084 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 Background.sv(20) " "Verilog HDL Expression warning at Background.sv(20): truncated literal to match 10 bits" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651860376085 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 Background.sv(22) " "Verilog HDL Expression warning at Background.sv(22): truncated literal to match 10 bits" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651860376085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/background.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Background " "Found entity 1: Background" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376087 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 Dumb_Tom.sv(140) " "Verilog HDL Expression warning at Dumb_Tom.sv(140): truncated literal to match 10 bits" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651860376089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/dumb_tom.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/dumb_tom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dumb_Tom " "Found entity 1: Dumb_Tom" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/vram_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/vram_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM_Reader " "Found entity 1: VRAM_Reader" {  } { { "SVs/VRAM_Reader.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VRAM_Reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/vram_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/vram_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vram_driver " "Found entity 1: vram_driver" {  } { { "SVs/vram_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/vram_driver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/jerry.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/jerry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Jerry " "Found entity 1: Jerry" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "background Background game.sv(16) " "Verilog HDL Declaration information at game.sv(16): object \"background\" differs only in case from object \"Background\" in the same scope" {  } { { "SVs/game.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/game.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "SVs/game.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/entities.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/entities.sv" { { "Info" "ISGN_ENTITY_NAME" "1 entities " "Found entity 1: entities" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "SVs/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "red Red vga_avl_interface.sv(22) " "Verilog HDL Declaration information at vga_avl_interface.sv(22): object \"red\" differs only in case from object \"Red\" in the same scope" {  } { { "SVs/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/vga_avl_interface.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "green Green vga_avl_interface.sv(22) " "Verilog HDL Declaration information at vga_avl_interface.sv(22): object \"green\" differs only in case from object \"Green\" in the same scope" {  } { { "SVs/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/vga_avl_interface.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blue Blue vga_avl_interface.sv(22) " "Verilog HDL Declaration information at vga_avl_interface.sv(22): object \"blue\" differs only in case from object \"Blue\" in the same scope" {  } { { "SVs/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/vga_avl_interface.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/vga_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/vga_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avl_interface " "Found entity 1: vga_avl_interface" {  } { { "SVs/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/vga_avl_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/final.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/final_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/final_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc " "Found entity 1: final_soc" {  } { { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_irq_mapper " "Found entity 1: final_soc_irq_mapper" {  } { { "final_soc/synthesis/submodules/final_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0 " "Found entity 1: final_soc_mm_interconnect_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_006" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_soc_mm_interconnect_0_rsp_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376274 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_soc_mm_interconnect_0_rsp_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_soc_mm_interconnect_0_cmd_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_soc_mm_interconnect_0_cmd_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376327 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376327 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376327 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376327 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_008_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_008_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376382 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_008 " "Found entity 2: final_soc_mm_interconnect_0_router_008" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376389 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_002 " "Found entity 2: final_soc_mm_interconnect_0_router_002" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376402 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router " "Found entity 2: final_soc_mm_interconnect_0_router" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_usb_rst " "Found entity 1: final_soc_usb_rst" {  } { { "final_soc/synthesis/submodules/final_soc_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_timer_0 " "Found entity 1: final_soc_timer_0" {  } { { "final_soc/synthesis/submodules/final_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sysid_qsys_0 " "Found entity 1: final_soc_sysid_qsys_0" {  } { { "final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_spi_0 " "Found entity 1: final_soc_spi_0" {  } { { "final_soc/synthesis/submodules/final_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_soc/synthesis/submodules/final_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_soc_sdram_pll_dffpipe_l2c" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376497 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_soc_sdram_pll_stdsync_sv6" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376497 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_sdram_pll_altpll_vg92 " "Found entity 3: final_soc_sdram_pll_altpll_vg92" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376497 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_sdram_pll " "Found entity 4: final_soc_sdram_pll" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_onchip_memory2_0 " "Found entity 1: final_soc_onchip_memory2_0" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0 " "Found entity 1: final_soc_nios2_gen2_0" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_soc_nios2_gen2_0_cpu " "Found entity 21: final_soc_nios2_gen2_0_cpu" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_soc_nios2_gen2_0_cpu_test_bench" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_leds_pio " "Found entity 1: final_soc_leds_pio" {  } { { "final_soc/synthesis/submodules/final_soc_leds_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_keycode " "Found entity 1: final_soc_keycode" {  } { { "final_soc/synthesis/submodules/final_soc_keycode.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_key " "Found entity 1: final_soc_key" {  } { { "final_soc/synthesis/submodules/final_soc_key.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_soc_jtag_uart_0_sim_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376603 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_jtag_uart_0_scfifo_w " "Found entity 2: final_soc_jtag_uart_0_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376603 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_soc_jtag_uart_0_sim_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376603 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_jtag_uart_0_scfifo_r " "Found entity 4: final_soc_jtag_uart_0_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376603 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_jtag_uart_0 " "Found entity 5: final_soc_jtag_uart_0" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_hex_digits_pio " "Found entity 1: final_soc_hex_digits_pio" {  } { { "final_soc/synthesis/submodules/final_soc_hex_digits_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_acc " "Found entity 1: final_soc_acc" {  } { { "final_soc/synthesis/submodules/final_soc_acc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_acc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "red Red vga_avl_interface.sv(22) " "Verilog HDL Declaration information at vga_avl_interface.sv(22): object \"red\" differs only in case from object \"Red\" in the same scope" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "green Green vga_avl_interface.sv(22) " "Verilog HDL Declaration information at vga_avl_interface.sv(22): object \"green\" differs only in case from object \"Green\" in the same scope" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blue Blue vga_avl_interface.sv(22) " "Verilog HDL Declaration information at vga_avl_interface.sv(22): object \"blue\" differs only in case from object \"Blue\" in the same scope" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651860376617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/vga_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/vga_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avl_interface " "Found entity 1: vga_avl_interface" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_SDRAM_input_efifo_module " "Found entity 1: final_soc_SDRAM_input_efifo_module" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376630 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_SDRAM " "Found entity 2: final_soc_SDRAM" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "SVs/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651860376632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "SVs/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "SVs/Color_Mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "SVs/ball.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860376654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860376654 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "st1indx1 Entities.sv(157) " "Verilog HDL Implicit Net warning at Entities.sv(157): created implicit net for \"st1indx1\"" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860376654 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Star.sv(180) " "Verilog HDL or VHDL warning at Star.sv(180): conditional expression evaluates to a constant" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 180 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651860376659 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Dumb_Tom.sv(158) " "Verilog HDL or VHDL warning at Dumb_Tom.sv(158): conditional expression evaluates to a constant" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 158 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651860376661 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_SDRAM.v(318) " "Verilog HDL or VHDL warning at final_soc_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651860376664 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_SDRAM.v(328) " "Verilog HDL or VHDL warning at final_soc_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651860376665 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_SDRAM.v(338) " "Verilog HDL or VHDL warning at final_soc_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651860376665 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_SDRAM.v(682) " "Verilog HDL or VHDL warning at final_soc_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651860376665 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at final_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651860376674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651860376931 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "aud_mclk_ctr Final.sv(122) " "Verilog HDL warning at Final.sv(122): object aud_mclk_ctr used but never assigned" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 122 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651860376932 "|Final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_serial_scl_in Final.sv(123) " "Verilog HDL or VHDL warning at Final.sv(123): object \"i2c_serial_scl_in\" assigned a value but never read" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651860376932 "|Final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_serial_sda_in Final.sv(123) " "Verilog HDL or VHDL warning at Final.sv(123): object \"i2c_serial_sda_in\" assigned a value but never read" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651860376932 "|Final"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "i2c_serial_scl_oe Final.sv(123) " "Verilog HDL warning at Final.sv(123): object i2c_serial_scl_oe used but never assigned" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 123 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651860376932 "|Final"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "i2c_serial_sda_oe Final.sv(123) " "Verilog HDL warning at Final.sv(123): object i2c_serial_sda_oe used but never assigned" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 123 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651860376932 "|Final"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "aud_mclk_ctr\[1\] 0 Final.sv(122) " "Net \"aud_mclk_ctr\[1\]\" at Final.sv(122) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651860376932 "|Final"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_serial_scl_oe 0 Final.sv(123) " "Net \"i2c_serial_scl_oe\" at Final.sv(123) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651860376932 "|Final"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_serial_sda_oe 0 Final.sv(123) " "Net \"i2c_serial_sda_oe\" at Final.sv(123) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651860376932 "|Final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "SVs/Final.sv" "hex_driver4" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860376941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc final_soc:u0 " "Elaborating entity \"final_soc\" for hierarchy \"final_soc:u0\"" {  } { { "SVs/Final.sv" "u0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860376958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_SDRAM final_soc:u0\|final_soc_SDRAM:sdram " "Elaborating entity \"final_soc_SDRAM\" for hierarchy \"final_soc:u0\|final_soc_SDRAM:sdram\"" {  } { { "final_soc/synthesis/final_soc.v" "sdram" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860376988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_SDRAM_input_efifo_module final_soc:u0\|final_soc_SDRAM:sdram\|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module " "Elaborating entity \"final_soc_SDRAM_input_efifo_module\" for hierarchy \"final_soc:u0\|final_soc_SDRAM:sdram\|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module\"" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "the_final_soc_SDRAM_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860377036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avl_interface final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0 " "Elaborating entity \"vga_avl_interface\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\"" {  } { { "final_soc/synthesis/final_soc.v" "vga_avl_mode_interface_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860377051 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AVL_READDATA vga_avl_interface.sv(19) " "Output port \"AVL_READDATA\" at vga_avl_interface.sv(19) has no driver" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651860377056 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM_Reader final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read " "Elaborating entity \"VRAM_Reader\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\"" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "VRAM_Read" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860377064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl " "Elaborating entity \"vga_controller\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\"" {  } { { "SVs/VRAM_Reader.sv" "vga_ctrl" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VRAM_Reader.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860377069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "SVs/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860377069 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|VRAM_Reader:VRAM_Read|vga_controller:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "SVs/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860377069 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|VRAM_Reader:VRAM_Read|vga_controller:vga_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0 " "Elaborating entity \"game\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\"" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "g0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860377076 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ColorStart game.sv(10) " "Output port \"ColorStart\" at game.sv(10) has no driver" {  } { { "SVs/game.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651860377144 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ColorDeath game.sv(11) " "Output port \"ColorDeath\" at game.sv(11) has no driver" {  } { { "SVs/game.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651860377144 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Background final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0 " "Elaborating entity \"Background\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\"" {  } { { "SVs/game.sv" "b0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860377153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Background.sv(26) " "Verilog HDL assignment warning at Background.sv(26): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860377154 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|Background:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Background.sv(37) " "Verilog HDL assignment warning at Background.sv(37): truncated value with size 32 to match size of target (25)" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860377154 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|Background:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Background.sv(88) " "Verilog HDL assignment warning at Background.sv(88): truncated value with size 32 to match size of target (19)" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860377155 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|Background:b0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0 " "Elaborating entity \"rom\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\"" {  } { { "SVs/Background.sv" "rom_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860377166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/ECEFinal/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860377234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860377243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Backgroun.mif " "Parameter \"init_file\" = \"Backgroun.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860377243 ""}  } { { "rom.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651860377243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akd1 " "Found entity 1: altsyncram_akd1" {  } { { "db/altsyncram_akd1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_akd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860377283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860377283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akd1 final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated " "Elaborating entity \"altsyncram_akd1\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860377287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k8f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k8f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k8f2 " "Found entity 1: altsyncram_k8f2" {  } { { "db/altsyncram_k8f2.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_k8f2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860377343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860377343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k8f2 final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1 " "Elaborating entity \"altsyncram_k8f2\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\"" {  } { { "db/altsyncram_akd1.tdf" "altsyncram1" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_akd1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860377347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_79a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_79a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_79a " "Found entity 1: decode_79a" {  } { { "db/decode_79a.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/decode_79a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860378627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860378627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_79a final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\|decode_79a:decode4 " "Elaborating entity \"decode_79a\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\|decode_79a:decode4\"" {  } { { "db/altsyncram_k8f2.tdf" "decode4" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_k8f2.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860378633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/decode_0l9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860378679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860378679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0l9 final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\|decode_0l9:rden_decode_a " "Elaborating entity \"decode_0l9\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\|decode_0l9:rden_decode_a\"" {  } { { "db/altsyncram_k8f2.tdf" "rden_decode_a" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_k8f2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860378684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j3b " "Found entity 1: mux_j3b" {  } { { "db/mux_j3b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/mux_j3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860378735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860378735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j3b final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\|mux_j3b:mux6 " "Elaborating entity \"mux_j3b\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\|mux_j3b:mux6\"" {  } { { "db/altsyncram_k8f2.tdf" "mux6" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_k8f2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860378741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_akd1.tdf" "mgl_prim2" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_akd1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860379450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_akd1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_akd1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860379461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000 " "Parameter \"CVALUE\" = \"0000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860379461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860379461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860379461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919905073 " "Parameter \"NODE_NAME\" = \"1919905073\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860379461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 307200 " "Parameter \"NUMWORDS\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860379461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860379461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 4 " "Parameter \"WIDTH_WORD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860379461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 19 " "Parameter \"WIDTHAD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860379461 ""}  } { { "db/altsyncram_akd1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_akd1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651860379461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860379550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860379645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860379735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entities final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0 " "Elaborating entity \"entities\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\"" {  } { { "SVs/game.sv" "e0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860379775 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "st1indx1 Entities.sv(157) " "Verilog HDL warning at Entities.sv(157): object st1indx1 used but never assigned" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 157 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651860379839 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Entities.sv(157) " "Verilog HDL or VHDL warning at the Entities.sv(157): index expression is not wide enough to address all of the elements in the array" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 157 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1651860379862 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Entities.sv(158) " "Verilog HDL or VHDL warning at the Entities.sv(158): index expression is not wide enough to address all of the elements in the array" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 158 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1651860379863 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "KilledJerry\[48..12\] 0 Entities.sv(18) " "Net \"KilledJerry\[48..12\]\" at Entities.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651860381117 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "KilledJerry\[9..6\] 0 Entities.sv(18) " "Net \"KilledJerry\[9..6\]\" at Entities.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651860381117 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "StarBoost\[10..2\] 0 Entities.sv(21) " "Net \"StarBoost\[10..2\]\" at Entities.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651860381117 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "One_Up\[9..2\] 0 Entities.sv(25) " "Net \"One_Up\[9..2\]\" at Entities.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651860381117 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CheeseCoin\[49..5\] 0 Entities.sv(26) " "Net \"CheeseCoin\[49..5\]\" at Entities.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651860381117 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "st1indx1 0 Entities.sv(157) " "Net \"st1indx1\" at Entities.sv(157) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 157 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651860381119 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jerry final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Jerry:j0 " "Elaborating entity \"Jerry\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Jerry:j0\"" {  } { { "SVs/Entities.sv" "j0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860386838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Jerry.sv(104) " "Verilog HDL assignment warning at Jerry.sv(104): truncated value with size 32 to match size of target (26)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386843 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Jerry.sv(112) " "Verilog HDL assignment warning at Jerry.sv(112): truncated value with size 10 to match size of target (7)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386844 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Jerry.sv(113) " "Verilog HDL assignment warning at Jerry.sv(113): truncated value with size 10 to match size of target (7)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386844 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Jerry.sv(396) " "Verilog HDL assignment warning at Jerry.sv(396): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386865 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Jerry.sv(402) " "Verilog HDL assignment warning at Jerry.sv(402): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386865 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Jerry.sv(410) " "Verilog HDL assignment warning at Jerry.sv(410): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386865 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Jerry.sv(416) " "Verilog HDL assignment warning at Jerry.sv(416): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386865 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|heart:h0 " "Elaborating entity \"heart\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|heart:h0\"" {  } { { "SVs/Entities.sv" "h0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860386919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 heart.sv(31) " "Verilog HDL assignment warning at heart.sv(31): truncated value with size 32 to match size of target (3)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386920 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 heart.sv(44) " "Verilog HDL assignment warning at heart.sv(44): truncated value with size 32 to match size of target (3)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386920 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 heart.sv(60) " "Verilog HDL assignment warning at heart.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386920 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 heart.sv(73) " "Verilog HDL assignment warning at heart.sv(73): truncated value with size 32 to match size of target (10)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386921 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 heart.sv(84) " "Verilog HDL assignment warning at heart.sv(84): truncated value with size 32 to match size of target (10)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386921 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 heart.sv(95) " "Verilog HDL assignment warning at heart.sv(95): truncated value with size 32 to match size of target (10)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386921 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 heart.sv(106) " "Verilog HDL assignment warning at heart.sv(106): truncated value with size 32 to match size of target (10)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386922 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Smart_Tom final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Smart_Tom:st0 " "Elaborating entity \"Smart_Tom\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Smart_Tom:st0\"" {  } { { "SVs/Entities.sv" "st0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860386931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Smart_Tom.sv(73) " "Verilog HDL assignment warning at Smart_Tom.sv(73): truncated value with size 32 to match size of target (26)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386932 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Smart_Tom.sv(105) " "Verilog HDL assignment warning at Smart_Tom.sv(105): truncated value with size 10 to match size of target (7)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386932 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Smart_Tom.sv(106) " "Verilog HDL assignment warning at Smart_Tom.sv(106): truncated value with size 10 to match size of target (7)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386932 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(123) " "Verilog HDL assignment warning at Smart_Tom.sv(123): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386932 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(124) " "Verilog HDL assignment warning at Smart_Tom.sv(124): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386932 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(141) " "Verilog HDL assignment warning at Smart_Tom.sv(141): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386932 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(142) " "Verilog HDL assignment warning at Smart_Tom.sv(142): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386932 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(146) " "Verilog HDL assignment warning at Smart_Tom.sv(146): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386932 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(147) " "Verilog HDL assignment warning at Smart_Tom.sv(147): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386933 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(148) " "Verilog HDL assignment warning at Smart_Tom.sv(148): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386933 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(177) " "Verilog HDL assignment warning at Smart_Tom.sv(177): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386933 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(178) " "Verilog HDL assignment warning at Smart_Tom.sv(178): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386933 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(207) " "Verilog HDL assignment warning at Smart_Tom.sv(207): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386933 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(211) " "Verilog HDL assignment warning at Smart_Tom.sv(211): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386933 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(219) " "Verilog HDL assignment warning at Smart_Tom.sv(219): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386933 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(223) " "Verilog HDL assignment warning at Smart_Tom.sv(223): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386933 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(226) " "Verilog HDL assignment warning at Smart_Tom.sv(226): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386933 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(227) " "Verilog HDL assignment warning at Smart_Tom.sv(227): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386933 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(230) " "Verilog HDL assignment warning at Smart_Tom.sv(230): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386934 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(234) " "Verilog HDL assignment warning at Smart_Tom.sv(234): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386934 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(235) " "Verilog HDL assignment warning at Smart_Tom.sv(235): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386934 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Max final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Smart_Tom:st0\|Max:max " "Elaborating entity \"Max\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Smart_Tom:st0\|Max:max\"" {  } { { "SVs/Smart_Tom.sv" "max" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860386947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dumb_Tom final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt0 " "Elaborating entity \"Dumb_Tom\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt0\"" {  } { { "SVs/Entities.sv" "dt0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860386956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Dumb_Tom.sv(71) " "Verilog HDL assignment warning at Dumb_Tom.sv(71): truncated value with size 32 to match size of target (26)" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386957 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Dumb_Tom:dt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Dumb_Tom.sv(105) " "Verilog HDL assignment warning at Dumb_Tom.sv(105): truncated value with size 10 to match size of target (7)" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386957 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Dumb_Tom:dt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Dumb_Tom.sv(106) " "Verilog HDL assignment warning at Dumb_Tom.sv(106): truncated value with size 10 to match size of target (7)" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386957 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Dumb_Tom:dt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Dumb_Tom.sv(136) " "Verilog HDL assignment warning at Dumb_Tom.sv(136): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386958 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Dumb_Tom:dt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Dumb_Tom.sv(137) " "Verilog HDL assignment warning at Dumb_Tom.sv(137): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386958 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Dumb_Tom:dt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Star final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Star:star0 " "Elaborating entity \"Star\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Star:star0\"" {  } { { "SVs/Entities.sv" "star0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860386973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 Star.sv(108) " "Verilog HDL assignment warning at Star.sv(108): truncated value with size 32 to match size of target (29)" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386974 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Star:star0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 Star.sv(129) " "Verilog HDL assignment warning at Star.sv(129): truncated value with size 10 to match size of target (8)" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386974 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Star:star0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 Star.sv(130) " "Verilog HDL assignment warning at Star.sv(130): truncated value with size 10 to match size of target (8)" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386974 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Star:star0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Star.sv(158) " "Verilog HDL assignment warning at Star.sv(158): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386974 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Star:star0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Star.sv(159) " "Verilog HDL assignment warning at Star.sv(159): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386974 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Star:star0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_UP final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|One_UP:up0 " "Elaborating entity \"One_UP\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|One_UP:up0\"" {  } { { "SVs/Entities.sv" "up0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860386985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 One_UP.sv(97) " "Verilog HDL assignment warning at One_UP.sv(97): truncated value with size 10 to match size of target (7)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386986 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 One_UP.sv(98) " "Verilog HDL assignment warning at One_UP.sv(98): truncated value with size 10 to match size of target (7)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386986 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(115) " "Verilog HDL assignment warning at One_UP.sv(115): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386986 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(116) " "Verilog HDL assignment warning at One_UP.sv(116): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386986 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(133) " "Verilog HDL assignment warning at One_UP.sv(133): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386986 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(134) " "Verilog HDL assignment warning at One_UP.sv(134): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386986 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(138) " "Verilog HDL assignment warning at One_UP.sv(138): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386986 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(139) " "Verilog HDL assignment warning at One_UP.sv(139): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386987 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(140) " "Verilog HDL assignment warning at One_UP.sv(140): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386987 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(169) " "Verilog HDL assignment warning at One_UP.sv(169): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386987 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(170) " "Verilog HDL assignment warning at One_UP.sv(170): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386987 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(198) " "Verilog HDL assignment warning at One_UP.sv(198): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386987 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(202) " "Verilog HDL assignment warning at One_UP.sv(202): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386987 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(210) " "Verilog HDL assignment warning at One_UP.sv(210): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386987 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(214) " "Verilog HDL assignment warning at One_UP.sv(214): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386987 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(217) " "Verilog HDL assignment warning at One_UP.sv(217): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386987 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(218) " "Verilog HDL assignment warning at One_UP.sv(218): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386987 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(221) " "Verilog HDL assignment warning at One_UP.sv(221): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386988 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(225) " "Verilog HDL assignment warning at One_UP.sv(225): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386988 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(226) " "Verilog HDL assignment warning at One_UP.sv(226): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860386988 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheeseCoin final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0 " "Elaborating entity \"CheeseCoin\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\"" {  } { { "SVs/Entities.sv" "coin0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387004 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "movement_counter CheeseCoin.sv(128) " "Verilog HDL or VHDL warning at CheeseCoin.sv(128): object \"movement_counter\" assigned a value but never read" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651860387004 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 CheeseCoin.sv(69) " "Verilog HDL assignment warning at CheeseCoin.sv(69): truncated value with size 32 to match size of target (29)" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387005 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 CheeseCoin.sv(114) " "Verilog HDL assignment warning at CheeseCoin.sv(114): truncated value with size 10 to match size of target (7)" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387005 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 CheeseCoin.sv(115) " "Verilog HDL assignment warning at CheeseCoin.sv(115): truncated value with size 10 to match size of target (7)" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387005 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CheeseCoin.sv(143) " "Verilog HDL assignment warning at CheeseCoin.sv(143): truncated value with size 32 to match size of target (10)" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387005 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CheeseCoin.sv(144) " "Verilog HDL assignment warning at CheeseCoin.sv(144): truncated value with size 32 to match size of target (10)" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387005 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CheeseCoin.sv(167) " "Verilog HDL assignment warning at CheeseCoin.sv(167): truncated value with size 32 to match size of target (10)" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387005 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HZ final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|HZ:hz0 " "Elaborating entity \"HZ\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|HZ:hz0\"" {  } { { "SVs/Entities.sv" "hz0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 HZ.sv(74) " "Verilog HDL assignment warning at HZ.sv(74): truncated value with size 32 to match size of target (26)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387018 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 HZ.sv(105) " "Verilog HDL assignment warning at HZ.sv(105): truncated value with size 10 to match size of target (8)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387018 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 HZ.sv(106) " "Verilog HDL assignment warning at HZ.sv(106): truncated value with size 10 to match size of target (8)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387018 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(123) " "Verilog HDL assignment warning at HZ.sv(123): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387018 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(124) " "Verilog HDL assignment warning at HZ.sv(124): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387018 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(141) " "Verilog HDL assignment warning at HZ.sv(141): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387018 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(142) " "Verilog HDL assignment warning at HZ.sv(142): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387018 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(146) " "Verilog HDL assignment warning at HZ.sv(146): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387019 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(147) " "Verilog HDL assignment warning at HZ.sv(147): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387019 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(148) " "Verilog HDL assignment warning at HZ.sv(148): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387019 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(177) " "Verilog HDL assignment warning at HZ.sv(177): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387019 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(178) " "Verilog HDL assignment warning at HZ.sv(178): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387019 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(206) " "Verilog HDL assignment warning at HZ.sv(206): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387019 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(210) " "Verilog HDL assignment warning at HZ.sv(210): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387019 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(218) " "Verilog HDL assignment warning at HZ.sv(218): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387019 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(222) " "Verilog HDL assignment warning at HZ.sv(222): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387020 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(225) " "Verilog HDL assignment warning at HZ.sv(225): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387020 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(226) " "Verilog HDL assignment warning at HZ.sv(226): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387020 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(229) " "Verilog HDL assignment warning at HZ.sv(229): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387020 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(233) " "Verilog HDL assignment warning at HZ.sv(233): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387020 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(234) " "Verilog HDL assignment warning at HZ.sv(234): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387020 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0 " "Elaborating entity \"score\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\"" {  } { { "SVs/game.sv" "score0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 score-1.sv(44) " "Verilog HDL assignment warning at score-1.sv(44): truncated value with size 32 to match size of target (26)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387039 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 score-1.sv(50) " "Verilog HDL assignment warning at score-1.sv(50): truncated value with size 32 to match size of target (26)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387039 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 score-1.sv(59) " "Verilog HDL assignment warning at score-1.sv(59): truncated value with size 32 to match size of target (20)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387040 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 score-1.sv(62) " "Verilog HDL assignment warning at score-1.sv(62): truncated value with size 32 to match size of target (20)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387040 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 score-1.sv(84) " "Verilog HDL assignment warning at score-1.sv(84): truncated value with size 32 to match size of target (10)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387040 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 score-1.sv(125) " "Verilog HDL assignment warning at score-1.sv(125): truncated value with size 32 to match size of target (10)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387045 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 score-1.sv(166) " "Verilog HDL assignment warning at score-1.sv(166): truncated value with size 32 to match size of target (10)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387046 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 score-1.sv(207) " "Verilog HDL assignment warning at score-1.sv(207): truncated value with size 32 to match size of target (10)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387048 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 score-1.sv(248) " "Verilog HDL assignment warning at score-1.sv(248): truncated value with size 32 to match size of target (10)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387049 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 score-1.sv(315) " "Verilog HDL assignment warning at score-1.sv(315): truncated value with size 32 to match size of target (3)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387052 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 score-1.sv(316) " "Verilog HDL assignment warning at score-1.sv(316): truncated value with size 32 to match size of target (20)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387053 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score-1.sv(333) " "Verilog HDL assignment warning at score-1.sv(333): truncated value with size 32 to match size of target (4)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387053 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreClk final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk " "Elaborating entity \"scoreClk\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\"" {  } { { "SVs/score-1.sv" "clk" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 300hz-1.sv(18) " "Verilog HDL assignment warning at 300hz-1.sv(18): truncated value with size 32 to match size of target (20)" {  } { { "SVs/300hz-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/300hz-1.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387073 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0|scoreClk:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|FSM:edsbitch " "Elaborating entity \"FSM\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|FSM:edsbitch\"" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "edsbitch" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 FSM.sv(124) " "Verilog HDL assignment warning at FSM.sv(124): truncated value with size 32 to match size of target (30)" {  } { { "SVs/FSM.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/FSM.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387082 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|FSM:edsbitch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start_Screen final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|Start_Screen:text_start " "Elaborating entity \"Start_Screen\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|Start_Screen:text_start\"" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "text_start" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(10) " "Verilog HDL assignment warning at Start_Screen.sv(10): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387089 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(20) " "Verilog HDL assignment warning at Start_Screen.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387089 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(28) " "Verilog HDL assignment warning at Start_Screen.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387090 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(36) " "Verilog HDL assignment warning at Start_Screen.sv(36): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387090 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(44) " "Verilog HDL assignment warning at Start_Screen.sv(44): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387091 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(52) " "Verilog HDL assignment warning at Start_Screen.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387091 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(60) " "Verilog HDL assignment warning at Start_Screen.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387091 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(68) " "Verilog HDL assignment warning at Start_Screen.sv(68): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387092 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(76) " "Verilog HDL assignment warning at Start_Screen.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387092 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(84) " "Verilog HDL assignment warning at Start_Screen.sv(84): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387093 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(92) " "Verilog HDL assignment warning at Start_Screen.sv(92): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387094 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(100) " "Verilog HDL assignment warning at Start_Screen.sv(100): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387094 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(108) " "Verilog HDL assignment warning at Start_Screen.sv(108): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387094 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(116) " "Verilog HDL assignment warning at Start_Screen.sv(116): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387094 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(124) " "Verilog HDL assignment warning at Start_Screen.sv(124): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387095 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(132) " "Verilog HDL assignment warning at Start_Screen.sv(132): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387095 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(140) " "Verilog HDL assignment warning at Start_Screen.sv(140): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387095 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(148) " "Verilog HDL assignment warning at Start_Screen.sv(148): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387096 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(156) " "Verilog HDL assignment warning at Start_Screen.sv(156): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387096 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(164) " "Verilog HDL assignment warning at Start_Screen.sv(164): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387096 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(172) " "Verilog HDL assignment warning at Start_Screen.sv(172): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387096 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Death_Screen final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|Death_Screen:text_death " "Elaborating entity \"Death_Screen\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|Death_Screen:text_death\"" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "text_death" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(12) " "Verilog HDL assignment warning at Death_Screen.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387120 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(22) " "Verilog HDL assignment warning at Death_Screen.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387120 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(30) " "Verilog HDL assignment warning at Death_Screen.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387120 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(38) " "Verilog HDL assignment warning at Death_Screen.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387121 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(46) " "Verilog HDL assignment warning at Death_Screen.sv(46): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387122 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(54) " "Verilog HDL assignment warning at Death_Screen.sv(54): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387122 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(62) " "Verilog HDL assignment warning at Death_Screen.sv(62): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387123 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(70) " "Verilog HDL assignment warning at Death_Screen.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387123 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(78) " "Verilog HDL assignment warning at Death_Screen.sv(78): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387123 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(86) " "Verilog HDL assignment warning at Death_Screen.sv(86): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387124 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(94) " "Verilog HDL assignment warning at Death_Screen.sv(94): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387124 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(102) " "Verilog HDL assignment warning at Death_Screen.sv(102): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387125 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(110) " "Verilog HDL assignment warning at Death_Screen.sv(110): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387125 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(118) " "Verilog HDL assignment warning at Death_Screen.sv(118): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387125 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(126) " "Verilog HDL assignment warning at Death_Screen.sv(126): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387125 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(134) " "Verilog HDL assignment warning at Death_Screen.sv(134): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387126 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(142) " "Verilog HDL assignment warning at Death_Screen.sv(142): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387126 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(150) " "Verilog HDL assignment warning at Death_Screen.sv(150): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387126 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(158) " "Verilog HDL assignment warning at Death_Screen.sv(158): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387127 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(166) " "Verilog HDL assignment warning at Death_Screen.sv(166): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387127 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(174) " "Verilog HDL assignment warning at Death_Screen.sv(174): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387127 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(182) " "Verilog HDL assignment warning at Death_Screen.sv(182): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387128 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(190) " "Verilog HDL assignment warning at Death_Screen.sv(190): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387128 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(198) " "Verilog HDL assignment warning at Death_Screen.sv(198): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387128 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(206) " "Verilog HDL assignment warning at Death_Screen.sv(206): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387129 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(214) " "Verilog HDL assignment warning at Death_Screen.sv(214): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387129 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(222) " "Verilog HDL assignment warning at Death_Screen.sv(222): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387129 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(230) " "Verilog HDL assignment warning at Death_Screen.sv(230): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387130 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(238) " "Verilog HDL assignment warning at Death_Screen.sv(238): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387130 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(246) " "Verilog HDL assignment warning at Death_Screen.sv(246): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387130 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(254) " "Verilog HDL assignment warning at Death_Screen.sv(254): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387130 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(262) " "Verilog HDL assignment warning at Death_Screen.sv(262): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387131 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Loading_Screen final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|Loading_Screen:text_load " "Elaborating entity \"Loading_Screen\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|Loading_Screen:text_load\"" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "text_load" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(12) " "Verilog HDL assignment warning at Loading_Screen.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387199 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(21) " "Verilog HDL assignment warning at Loading_Screen.sv(21): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387199 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(29) " "Verilog HDL assignment warning at Loading_Screen.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387199 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(37) " "Verilog HDL assignment warning at Loading_Screen.sv(37): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387200 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(45) " "Verilog HDL assignment warning at Loading_Screen.sv(45): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387201 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(53) " "Verilog HDL assignment warning at Loading_Screen.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387201 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(61) " "Verilog HDL assignment warning at Loading_Screen.sv(61): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387202 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(69) " "Verilog HDL assignment warning at Loading_Screen.sv(69): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387202 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(77) " "Verilog HDL assignment warning at Loading_Screen.sv(77): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387203 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(85) " "Verilog HDL assignment warning at Loading_Screen.sv(85): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387203 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(93) " "Verilog HDL assignment warning at Loading_Screen.sv(93): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651860387203 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_acc final_soc:u0\|final_soc_acc:acc " "Elaborating entity \"final_soc_acc\" for hierarchy \"final_soc:u0\|final_soc_acc:acc\"" {  } { { "final_soc/synthesis/final_soc.v" "acc" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_hex_digits_pio final_soc:u0\|final_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"final_soc_hex_digits_pio\" for hierarchy \"final_soc:u0\|final_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "final_soc/synthesis/final_soc.v" "hex_digits_pio" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0 final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_soc_jtag_uart_0\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "final_soc/synthesis/final_soc.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0_scfifo_w final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"final_soc_jtag_uart_0_scfifo_w\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "the_final_soc_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860387398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860387398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860387398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860387398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860387398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860387398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860387398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860387398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860387398 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651860387398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860387436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860387436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860387458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860387458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860387482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860387482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860387523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860387523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860387569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860387569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860387614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860387614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0_scfifo_r final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"final_soc_jtag_uart_0_scfifo_r\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "the_final_soc_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "final_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860387896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860387896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860387896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860387896 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651860387896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_key final_soc:u0\|final_soc_key:key " "Elaborating entity \"final_soc_key\" for hierarchy \"final_soc:u0\|final_soc_key:key\"" {  } { { "final_soc/synthesis/final_soc.v" "key" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_keycode final_soc:u0\|final_soc_keycode:keycode " "Elaborating entity \"final_soc_keycode\" for hierarchy \"final_soc:u0\|final_soc_keycode:keycode\"" {  } { { "final_soc/synthesis/final_soc.v" "keycode" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_leds_pio final_soc:u0\|final_soc_leds_pio:leds_pio " "Elaborating entity \"final_soc_leds_pio\" for hierarchy \"final_soc:u0\|final_soc_leds_pio:leds_pio\"" {  } { { "final_soc/synthesis/final_soc.v" "leds_pio" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0 final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_soc_nios2_gen2_0\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final_soc/synthesis/final_soc.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_soc_nios2_gen2_0_cpu\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860387986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_test_bench final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_test_bench:the_final_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_test_bench:the_final_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_register_bank_a_module final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388085 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651860388085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860388126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860388126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_register_bank_b_module final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_debug final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388235 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651860388235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_break final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_itrace final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_pib final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_im final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_avalon_reg final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_ocimem final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388483 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651860388483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860388524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860388524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_debug_slave_wrapper final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_debug_slave_tck final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_debug_slave_sysclk final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388667 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651860388667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_onchip_memory2_0 final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_soc_onchip_memory2_0\" for hierarchy \"final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_soc/synthesis/final_soc.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860388734 ""}  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651860388734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ac1 " "Found entity 1: altsyncram_7ac1" {  } { { "db/altsyncram_7ac1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_7ac1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860388775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860388775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ac1 final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7ac1:auto_generated " "Elaborating entity \"altsyncram_7ac1\" for hierarchy \"final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7ac1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll final_soc:u0\|final_soc_sdram_pll:sdram_pll " "Elaborating entity \"final_soc_sdram_pll\" for hierarchy \"final_soc:u0\|final_soc_sdram_pll:sdram_pll\"" {  } { { "final_soc/synthesis/final_soc.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_stdsync_sv6 final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_soc_sdram_pll_stdsync_sv6\" for hierarchy \"final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_dffpipe_l2c final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\|final_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\|final_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_altpll_vg92 final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"final_soc_sdram_pll_altpll_vg92\" for hierarchy \"final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_spi_0 final_soc:u0\|final_soc_spi_0:spi_0 " "Elaborating entity \"final_soc_spi_0\" for hierarchy \"final_soc:u0\|final_soc_spi_0:spi_0\"" {  } { { "final_soc/synthesis/final_soc.v" "spi_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sysid_qsys_0 final_soc:u0\|final_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_soc_sysid_qsys_0\" for hierarchy \"final_soc:u0\|final_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_soc/synthesis/final_soc.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_timer_0 final_soc:u0\|final_soc_timer_0:timer_0 " "Elaborating entity \"final_soc_timer_0\" for hierarchy \"final_soc:u0\|final_soc_timer_0:timer_0\"" {  } { { "final_soc/synthesis/final_soc.v" "timer_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_usb_rst final_soc:u0\|final_soc_usb_rst:usb_rst " "Elaborating entity \"final_soc_usb_rst\" for hierarchy \"final_soc:u0\|final_soc_usb_rst:usb_rst\"" {  } { { "final_soc/synthesis/final_soc.v" "usb_rst" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0 final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_soc_mm_interconnect_0\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_soc/synthesis/final_soc.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860388898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_avl_mode_interface_0_avalon_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_avl_mode_interface_0_avalon_mm_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "vga_avl_mode_interface_0_avalon_mm_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acc_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acc_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "acc_s1_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router " "Elaborating entity \"final_soc_mm_interconnect_0_router\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_default_decode final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\|final_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\|final_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_002 final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_soc_mm_interconnect_0_router_002\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_002_default_decode final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_008 final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"final_soc_mm_interconnect_0_router_008\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_008:router_008\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_008" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 5066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_008_default_decode final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_008:router_008\|final_soc_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_008_default_decode\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_008:router_008\|final_soc_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 5276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_demux final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 5389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860389981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_mux final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 5525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_demux final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 5916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_mux final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 6397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 6576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651860390355 "|Final|final_soc:u0|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651860390355 "|Final|final_soc:u0|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651860390355 "|Final|final_soc:u0|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 6642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 6676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_avalon_st_adapter final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 6807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_avalon_st_adapter_006 final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"final_soc_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|final_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|final_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_irq_mapper final_soc:u0\|final_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_soc_irq_mapper\" for hierarchy \"final_soc:u0\|final_soc_irq_mapper:irq_mapper\"" {  } { { "final_soc/synthesis/final_soc.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller_002" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860390687 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651860393341 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.06.13:06:35 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2022.05.06.13:06:35 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860395886 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860397534 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860397639 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860399583 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860399647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860399714 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860399794 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860399798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860399798 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651860400486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860400646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860400646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860400716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860400716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860400729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860400729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860400777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860400777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860400840 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860400840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860400840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860400892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860400892 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651860553042 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651860553042 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|Mod0\"" {  } { { "SVs/score-1.sv" "Mod0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 333 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860895079 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|Div0\"" {  } { { "SVs/score-1.sv" "Div0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 316 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860895079 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|Mod0\"" {  } { { "SVs/Background.sv" "Mod0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860895079 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651860895079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Mod0\"" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 333 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860895135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Mod0 " "Instantiated megafunction \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860895135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860895135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860895135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860895135 ""}  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 333 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651860895135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mll " "Found entity 1: lpm_divide_mll" {  } { { "db/lpm_divide_mll.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/lpm_divide_mll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860895170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860895170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860895191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860895191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/alt_u_div_khe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860895220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860895220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860895277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860895277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860895323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860895323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Div0\"" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 316 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860895354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Div0 " "Instantiated megafunction \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860895354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860895354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860895354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860895354 ""}  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 316 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651860895354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/lpm_divide_jtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860895390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860895390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|lpm_divide:Mod0\"" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860895441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|lpm_divide:Mod0 " "Instantiated megafunction \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860895442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860895442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860895442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651860895442 ""}  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651860895442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rll " "Found entity 1: lpm_divide_rll" {  } { { "db/lpm_divide_rll.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/lpm_divide_rll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860895477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860895477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860895499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860895499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/alt_u_div_uhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651860895525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860895525 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651860897315 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651860897511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651860897511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651860897511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651860897511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651860897511 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651860897511 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651860897512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651860897512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651860897512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651860897512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651860897512 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651860897512 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[3\] GND pin " "The pin \"ARDUINO_IO\[3\]\" is fed by GND" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651860897512 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651860897512 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1651860897512 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 442 -1 0 } } { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 356 -1 0 } } { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 155 -1 0 } } { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 174 -1 0 } } { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 15 -1 0 } } { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 133 -1 0 } } { "final_soc/synthesis/submodules/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 72 -1 0 } } { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } } { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 166 -1 0 } } { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 174 -1 0 } } { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 322 -1 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 306 -1 0 } } { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 25 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_soc/synthesis/submodules/final_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_spi_0.v" 243 -1 0 } } { "final_soc/synthesis/submodules/final_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_spi_0.v" 132 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 398 -1 0 } } { "final_soc/synthesis/submodules/final_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_spi_0.v" 253 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_soc/synthesis/submodules/final_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_timer_0.v" 181 -1 0 } } { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651860897621 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651860897621 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[1\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[1\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[1\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[1\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[0\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[0\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[0\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[2\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[2\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[2\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[2\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[4\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[4\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[4\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[4\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[3\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[3\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[3\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[3\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[9\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[9\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[9\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[9\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[8\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[8\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[8\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[8\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[7\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[7\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[7\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[7\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[6\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[6\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[6\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[6\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[5\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[5\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[5\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[5\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[1\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[1\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[1\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[1\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[0\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[0\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[0\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[2\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[2\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[2\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[2\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[4\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[4\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[4\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[4\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[3\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[3\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[3\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[3\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[9\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[9\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[9\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[9\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[8\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[8\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[8\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[8\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[7\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[7\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[7\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[7\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[6\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[6\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[6\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[6\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[5\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[5\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[5\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[5\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[1\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[1\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[1\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[1\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[0\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[0\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[0\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[2\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[2\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[2\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[2\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[4\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[4\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[4\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[4\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[3\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[3\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[3\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[3\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[9\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[9\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[9\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[9\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[8\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[8\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[8\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[8\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[7\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[7\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[7\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[7\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[6\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[6\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[6\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[6\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[5\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[5\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[5\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[5\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[1\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[1\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[1\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[1\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[0\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[0\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[0\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[2\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[2\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[2\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[2\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[4\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[4\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[4\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[4\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[3\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[3\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[3\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[3\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[9\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[9\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[9\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[9\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[8\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[8\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[8\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[8\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[7\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[7\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[7\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[7\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[6\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[6\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[6\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[6\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[5\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[5\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[5\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[5\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651860897624 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1651860897624 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860914308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860914308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860914308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860914308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860914308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860914308 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651860914308 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651860914309 "|Final|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651860914309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860915134 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "315 " "315 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651860972824 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651860973123 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651860973123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860973251 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651860973544 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1651860973544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ECEFinal/output_files/Lab6.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ECEFinal/output_files/Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860974141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651860976812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651860976812 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860977661 "|Final|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860977661 "|Final|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860977661 "|Final|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860977661 "|Final|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860977661 "|Final|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860977661 "|Final|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860977661 "|Final|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860977661 "|Final|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860977661 "|Final|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651860977661 "|Final|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651860977661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29076 " "Implemented 29076 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651860977661 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651860977661 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651860977661 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28633 " "Implemented 28633 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651860977661 ""} { "Info" "ICUT_CUT_TM_RAMS" "296 " "Implemented 296 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651860977661 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651860977661 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651860977661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 345 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 345 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5344 " "Peak virtual memory: 5344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651860977757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 13:16:17 2022 " "Processing ended: Fri May 06 13:16:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651860977757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:09 " "Elapsed time: 00:10:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651860977757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:26 " "Total CPU time (on all processors): 00:10:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651860977757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651860977757 ""}
