#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jun 13 00:53:40 2023
# Process ID: 147362
# Current directory: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/vivado.jou
# Running On: davide-N552VW, OS: Linux, CPU Frequency: 3228.779 MHz, CPU Physical cores: 4, Host memory: 16671 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/davide/Projects/runge_kutta_45'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/davide/Projects/runge_kutta_45' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_0/design_1_runge_kutta_45_0_0.dcp' for cell 'design_1_i/runge_kutta_45_0'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3150.742 ; gain = 0.000 ; free physical = 6975 ; free virtual = 8893
INFO: [Netlist 29-17] Analyzing 4528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3358.844 ; gain = 0.000 ; free physical = 6294 ; free virtual = 8242
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 3358.844 ; gain = 208.102 ; free physical = 6298 ; free virtual = 8246
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3358.844 ; gain = 0.000 ; free physical = 6262 ; free virtual = 8211

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 155e0578a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3534.613 ; gain = 175.770 ; free physical = 5717 ; free virtual = 7667

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[12]_i_6 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[12]_i_5, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[12]_i_7 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[11]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[12]_i_8 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[10]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[12]_i_9 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[9]_i_4, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[16]_i_6 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[16]_i_5, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[16]_i_7 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[15]_i_4, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[16]_i_8 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[14]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[16]_i_9 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[13]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[20]_i_6 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[20]_i_5, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[20]_i_7 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[19]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[20]_i_8 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[18]_i_4, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[20]_i_9 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[17]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[24]_i_6 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[24]_i_5, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[24]_i_7 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[23]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[24]_i_8 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[22]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[24]_i_9 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[21]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[28]_i_6 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[28]_i_5, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[28]_i_7 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[27]_i_4, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[28]_i_8 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[26]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[28]_i_9 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[25]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[32]_i_6 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[32]_i_5, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[32]_i_7 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[31]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[32]_i_8 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[30]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[32]_i_9 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[29]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[36]_i_6 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[36]_i_5, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[36]_i_7 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[35]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[36]_i_8 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[34]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[36]_i_9 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[33]_i_4, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[4]_i_10 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[1]_i_4, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[4]_i_6 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_0_i_191, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[4]_i_7 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[4]_i_5, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[4]_i_8 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[3]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[4]_i_9 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[2]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[52]_i_7 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[52]_i_11, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[52]_i_8 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[52]_i_12, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[52]_i_9 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_126, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[8]_i_6 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[8]_i_5, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[8]_i_7 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[7]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[8]_i_8 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[6]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[8]_i_9 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[5]_i_4, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_0_i_361 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_0_i_282, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_128 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[48]_i_32, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_129 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[47]_i_12, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_130 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mu_loc_V_reg_2908[46]_i_7, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_131 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_69, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_133 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_73, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_134 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_76, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_135 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_83, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_136 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_86, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_141 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_90, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_142 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_93, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_143 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_100, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_144 into driver instance design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ram_reg_2_i_103, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[0]_i_60 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[0]_i_41, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[12]_i_12 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[12]_i_7, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[12]_i_13 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[11]_i_7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[12]_i_14 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[10]_i_7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[12]_i_15 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[9]_i_7, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[16]_i_12 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[16]_i_7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[16]_i_13 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[15]_i_7, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[16]_i_14 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[14]_i_7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[16]_i_15 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[13]_i_7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[20]_i_12 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[20]_i_7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[20]_i_13 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[19]_i_7, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[20]_i_14 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[18]_i_7, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[20]_i_15 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[17]_i_7, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[24]_i_21 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[24]_i_9, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[24]_i_22 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[23]_i_8, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[24]_i_23 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[22]_i_8, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[24]_i_24 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[21]_i_7, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[28]_i_10 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[28]_i_7, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[28]_i_11 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[27]_i_6, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[28]_i_12 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[26]_i_6, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[28]_i_13 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[25]_i_6, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[32]_i_10 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[32]_i_7, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[32]_i_11 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[31]_i_6, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[32]_i_12 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[30]_i_6, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[32]_i_13 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[29]_i_6, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[36]_i_12 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[36]_i_9, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[36]_i_13 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[35]_i_6, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[36]_i_14 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[34]_i_6, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[36]_i_15 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[33]_i_6, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[40]_i_12 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[40]_i_7, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[40]_i_13 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[39]_i_7, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[40]_i_14 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[38]_i_6, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[40]_i_15 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[37]_i_7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[44]_i_13 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[44]_i_7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[44]_i_14 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[43]_i_7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[44]_i_15 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[42]_i_7, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[44]_i_16 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[41]_i_7, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[46]_i_13 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[48]_i_10, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[46]_i_14 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[47]_i_11, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[46]_i_15 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[46]_i_8, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[46]_i_16 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[45]_i_7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[4]_i_12 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/ram_reg_0_i_112__0, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[4]_i_13 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[4]_i_7, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[4]_i_14 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[3]_i_7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[4]_i_15 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/atol_loc_V_reg_2913[2]_i_7, which resulted in an inversion of 8 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15540fc11

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3791.660 ; gain = 0.000 ; free physical = 5503 ; free virtual = 7453
INFO: [Opt 31-389] Phase Retarget created 107 cells and removed 345 cells
INFO: [Opt 31-1021] In phase Retarget, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 60 load pin(s).
Phase 2 Constant propagation | Checksum: d7af4b32

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3791.660 ; gain = 0.000 ; free physical = 5463 ; free virtual = 7414
INFO: [Opt 31-389] Phase Constant propagation created 1205 cells and removed 4084 cells
INFO: [Opt 31-1021] In phase Constant propagation, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10a4fb14b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3791.660 ; gain = 0.000 ; free physical = 5449 ; free virtual = 7400
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3652 cells
INFO: [Opt 31-1021] In phase Sweep, 448 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10a4fb14b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3823.676 ; gain = 32.016 ; free physical = 5441 ; free virtual = 7391
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13ff0d64d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3823.676 ; gain = 32.016 ; free physical = 5438 ; free virtual = 7389
INFO: [Opt 31-389] Phase Shift Register Optimization created 4 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 106059c7a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3823.676 ; gain = 32.016 ; free physical = 5434 ; free virtual = 7385
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             107  |             345  |                                            126  |
|  Constant propagation         |            1205  |            4084  |                                            126  |
|  Sweep                        |               0  |            3652  |                                            448  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               4  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               4  |                                            154  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3823.676 ; gain = 0.000 ; free physical = 5372 ; free virtual = 7324
Ending Logic Optimization Task | Checksum: 1478655ea

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3823.676 ; gain = 32.016 ; free physical = 5372 ; free virtual = 7324

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 90 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 26 newly gated: 10 Total Ports: 180
Ending PowerOpt Patch Enables Task | Checksum: 1d7d25f22

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.53 . Memory (MB): peak = 4278.816 ; gain = 0.000 ; free physical = 4840 ; free virtual = 7125
Ending Power Optimization Task | Checksum: 1d7d25f22

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 4278.816 ; gain = 455.141 ; free physical = 4898 ; free virtual = 7184

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1477ede48

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4278.816 ; gain = 0.000 ; free physical = 4955 ; free virtual = 7223
Ending Final Cleanup Task | Checksum: 1477ede48

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4278.816 ; gain = 0.000 ; free physical = 4955 ; free virtual = 7223

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4278.816 ; gain = 0.000 ; free physical = 4955 ; free virtual = 7223
Ending Netlist Obfuscation Task | Checksum: 1477ede48

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4278.816 ; gain = 0.000 ; free physical = 4955 ; free virtual = 7223
INFO: [Common 17-83] Releasing license: Implementation
147 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:01 ; elapsed = 00:01:13 . Memory (MB): peak = 4278.816 ; gain = 919.973 ; free physical = 4955 ; free virtual = 7223
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4278.816 ; gain = 0.000 ; free physical = 4949 ; free virtual = 7220
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:48 ; elapsed = 00:00:10 . Memory (MB): peak = 4348.910 ; gain = 70.094 ; free physical = 4739 ; free virtual = 7003
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4750 ; free virtual = 7015
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 117733c40

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4750 ; free virtual = 7015
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4750 ; free virtual = 7015

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 654e9c58

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4791 ; free virtual = 7055

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e3c0cf6d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4757 ; free virtual = 7024

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e3c0cf6d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4757 ; free virtual = 7024
Phase 1 Placer Initialization | Checksum: e3c0cf6d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4757 ; free virtual = 7024

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1098336e2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4699 ; free virtual = 6966

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 186c4836f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4701 ; free virtual = 6968

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 186c4836f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:24 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4701 ; free virtual = 6968

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3648 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1692 nets or LUTs. Breaked 0 LUT, combined 1692 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4676 ; free virtual = 6947

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1692  |                  1692  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1692  |                  1692  |           0  |           4  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: f0cebe44

Time (s): cpu = 00:03:11 ; elapsed = 00:01:03 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4657 ; free virtual = 6928
Phase 2.4 Global Placement Core | Checksum: 797d03be

Time (s): cpu = 00:03:16 ; elapsed = 00:01:05 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4654 ; free virtual = 6926
Phase 2 Global Placement | Checksum: 797d03be

Time (s): cpu = 00:03:16 ; elapsed = 00:01:05 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4673 ; free virtual = 6945

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cd54427f

Time (s): cpu = 00:03:31 ; elapsed = 00:01:08 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4668 ; free virtual = 6940

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ad5f8c05

Time (s): cpu = 00:04:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4661 ; free virtual = 6933

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19fd01e93

Time (s): cpu = 00:04:05 ; elapsed = 00:01:22 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4658 ; free virtual = 6929

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ac508313

Time (s): cpu = 00:04:05 ; elapsed = 00:01:22 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4658 ; free virtual = 6929

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 165c3f89f

Time (s): cpu = 00:04:21 ; elapsed = 00:01:36 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4625 ; free virtual = 6898

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12715b83f

Time (s): cpu = 00:04:24 ; elapsed = 00:01:39 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4632 ; free virtual = 6905

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f16980aa

Time (s): cpu = 00:04:24 ; elapsed = 00:01:39 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4632 ; free virtual = 6905
Phase 3 Detail Placement | Checksum: 1f16980aa

Time (s): cpu = 00:04:24 ; elapsed = 00:01:40 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4632 ; free virtual = 6905

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a77bd442

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=14.291 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: da39059f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4614 ; free virtual = 6888
INFO: [Place 46-33] Processed net design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1aba0ab15

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4613 ; free virtual = 6886
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a77bd442

Time (s): cpu = 00:05:12 ; elapsed = 00:01:51 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4613 ; free virtual = 6886

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.291. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19a69af6c

Time (s): cpu = 00:05:12 ; elapsed = 00:01:52 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4613 ; free virtual = 6886

Time (s): cpu = 00:05:12 ; elapsed = 00:01:52 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4613 ; free virtual = 6886
Phase 4.1 Post Commit Optimization | Checksum: 19a69af6c

Time (s): cpu = 00:05:13 ; elapsed = 00:01:52 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4613 ; free virtual = 6886

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19a69af6c

Time (s): cpu = 00:05:14 ; elapsed = 00:01:52 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4613 ; free virtual = 6886

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19a69af6c

Time (s): cpu = 00:05:14 ; elapsed = 00:01:53 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4613 ; free virtual = 6886
Phase 4.3 Placer Reporting | Checksum: 19a69af6c

Time (s): cpu = 00:05:15 ; elapsed = 00:01:53 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4613 ; free virtual = 6886

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4613 ; free virtual = 6886

Time (s): cpu = 00:05:15 ; elapsed = 00:01:53 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4613 ; free virtual = 6886
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 196c8d36d

Time (s): cpu = 00:05:15 ; elapsed = 00:01:54 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4613 ; free virtual = 6886
Ending Placer Task | Checksum: 177f42d0e

Time (s): cpu = 00:05:15 ; elapsed = 00:01:54 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4613 ; free virtual = 6886
INFO: [Common 17-83] Releasing license: Implementation
183 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:20 ; elapsed = 00:01:56 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4678 ; free virtual = 6951
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4574 ; free virtual = 6944
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4637 ; free virtual = 6932
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4620 ; free virtual = 6915
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4626 ; free virtual = 6921
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
192 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4602 ; free virtual = 6897
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4501 ; free virtual = 6893
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4583 ; free virtual = 6899
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fd4e70ab ConstDB: 0 ShapeSum: 7aa5bc63 RouteDB: 0
Post Restoration Checksum: NetGraph: d9414791 NumContArr: a2a884ef Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 17be9cc80

Time (s): cpu = 00:01:01 ; elapsed = 00:00:31 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4417 ; free virtual = 6744

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17be9cc80

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4382 ; free virtual = 6710

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17be9cc80

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4382 ; free virtual = 6710
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1425a6e11

Time (s): cpu = 00:01:49 ; elapsed = 00:00:46 . Memory (MB): peak = 4348.910 ; gain = 0.000 ; free physical = 4344 ; free virtual = 6670
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.843 | TNS=0.000  | WHS=-0.216 | THS=-344.432|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 66379
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 66378
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1153e072c

Time (s): cpu = 00:02:16 ; elapsed = 00:00:52 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4361 ; free virtual = 6682

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1153e072c

Time (s): cpu = 00:02:17 ; elapsed = 00:00:52 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4361 ; free virtual = 6682
Phase 3 Initial Routing | Checksum: 1752f47b4

Time (s): cpu = 00:02:48 ; elapsed = 00:00:58 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4362 ; free virtual = 6683

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6529
 Number of Nodes with overlaps = 330
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.970 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 106a82b95

Time (s): cpu = 00:03:55 ; elapsed = 00:01:31 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4335 ; free virtual = 6656

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.970 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: eb00dbe8

Time (s): cpu = 00:03:58 ; elapsed = 00:01:34 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4343 ; free virtual = 6664
Phase 4 Rip-up And Reroute | Checksum: eb00dbe8

Time (s): cpu = 00:03:58 ; elapsed = 00:01:34 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4343 ; free virtual = 6664

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1583e7652

Time (s): cpu = 00:04:07 ; elapsed = 00:01:36 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4342 ; free virtual = 6663
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.085 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1583e7652

Time (s): cpu = 00:04:07 ; elapsed = 00:01:36 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4342 ; free virtual = 6663

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1583e7652

Time (s): cpu = 00:04:07 ; elapsed = 00:01:37 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4342 ; free virtual = 6663
Phase 5 Delay and Skew Optimization | Checksum: 1583e7652

Time (s): cpu = 00:04:07 ; elapsed = 00:01:37 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4342 ; free virtual = 6663

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 6927c8bc

Time (s): cpu = 00:04:18 ; elapsed = 00:01:40 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4342 ; free virtual = 6663
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.085 | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 66c9df78

Time (s): cpu = 00:04:18 ; elapsed = 00:01:40 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4342 ; free virtual = 6663
Phase 6 Post Hold Fix | Checksum: 66c9df78

Time (s): cpu = 00:04:18 ; elapsed = 00:01:41 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4342 ; free virtual = 6663

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.9771 %
  Global Horizontal Routing Utilization  = 27.0575 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ecf7eb9a

Time (s): cpu = 00:04:19 ; elapsed = 00:01:41 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4342 ; free virtual = 6663

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ecf7eb9a

Time (s): cpu = 00:04:19 ; elapsed = 00:01:41 . Memory (MB): peak = 4363.207 ; gain = 14.297 ; free physical = 4342 ; free virtual = 6663

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1098f19f5

Time (s): cpu = 00:04:27 ; elapsed = 00:01:46 . Memory (MB): peak = 4379.215 ; gain = 30.305 ; free physical = 4342 ; free virtual = 6663

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.085 | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1098f19f5

Time (s): cpu = 00:04:36 ; elapsed = 00:01:47 . Memory (MB): peak = 4379.215 ; gain = 30.305 ; free physical = 4342 ; free virtual = 6663
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:36 ; elapsed = 00:01:47 . Memory (MB): peak = 4379.215 ; gain = 30.305 ; free physical = 4410 ; free virtual = 6732

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
208 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:24 ; elapsed = 00:01:57 . Memory (MB): peak = 4379.215 ; gain = 30.305 ; free physical = 4410 ; free virtual = 6732
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4379.215 ; gain = 0.000 ; free physical = 4300 ; free virtual = 6731
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 4387.219 ; gain = 8.004 ; free physical = 4355 ; free virtual = 6702
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:51 ; elapsed = 00:00:12 . Memory (MB): peak = 4416.098 ; gain = 28.879 ; free physical = 4312 ; free virtual = 6661
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 4443.848 ; gain = 27.750 ; free physical = 4308 ; free virtual = 6657
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
220 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 4521.844 ; gain = 77.996 ; free physical = 4270 ; free virtual = 6630
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 01:00:55 2023...
