{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 18:55:54 2011 " "Info: Processing started: Mon Mar 21 18:55:54 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[1\] register regi:regiB\|Q\[1\] register regi:regiS\|Q\[7\] 301.39 MHz 3.318 ns Internal " "Info: Clock \"KEY\[1\]\" has Internal fmax of 301.39 MHz between source register \"regi:regiB\|Q\[1\]\" and destination register \"regi:regiS\|Q\[7\]\" (period= 3.318 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.104 ns + Longest register register " "Info: + Longest register to register delay is 3.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regi:regiB\|Q\[1\] 1 REG LCFF_X5_Y15_N27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y15_N27; Fanout = 9; REG Node = 'regi:regiB\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regi:regiB|Q[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.437 ns) 1.197 ns full_adder:fa1\|Add1~1 2 COMB LCCOMB_X5_Y15_N0 3 " "Info: 2: + IC(0.760 ns) + CELL(0.437 ns) = 1.197 ns; Loc. = LCCOMB_X5_Y15_N0; Fanout = 3; COMB Node = 'full_adder:fa1\|Add1~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { regi:regiB|Q[1] full_adder:fa1|Add1~1 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 1.613 ns full_adder:fa3\|Add1~1 3 COMB LCCOMB_X5_Y15_N28 2 " "Info: 3: + IC(0.266 ns) + CELL(0.150 ns) = 1.613 ns; Loc. = LCCOMB_X5_Y15_N28; Fanout = 2; COMB Node = 'full_adder:fa3\|Add1~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { full_adder:fa1|Add1~1 full_adder:fa3|Add1~1 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 2.013 ns full_adder:fa4\|Add1~1 4 COMB LCCOMB_X5_Y15_N24 3 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 2.013 ns; Loc. = LCCOMB_X5_Y15_N24; Fanout = 3; COMB Node = 'full_adder:fa4\|Add1~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { full_adder:fa3|Add1~1 full_adder:fa4|Add1~1 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.150 ns) 2.614 ns full_adder:fa6\|Add1~1 5 COMB LCCOMB_X5_Y15_N10 2 " "Info: 5: + IC(0.451 ns) + CELL(0.150 ns) = 2.614 ns; Loc. = LCCOMB_X5_Y15_N10; Fanout = 2; COMB Node = 'full_adder:fa6\|Add1~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { full_adder:fa4|Add1~1 full_adder:fa6|Add1~1 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 3.020 ns full_adder:fa7\|Add1~0 6 COMB LCCOMB_X5_Y15_N20 1 " "Info: 6: + IC(0.256 ns) + CELL(0.150 ns) = 3.020 ns; Loc. = LCCOMB_X5_Y15_N20; Fanout = 1; COMB Node = 'full_adder:fa7\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { full_adder:fa6|Add1~1 full_adder:fa7|Add1~0 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.104 ns regi:regiS\|Q\[7\] 7 REG LCFF_X5_Y15_N21 8 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.104 ns; Loc. = LCFF_X5_Y15_N21; Fanout = 8; REG Node = 'regi:regiS\|Q\[7\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { full_adder:fa7|Add1~0 regi:regiS|Q[7] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.121 ns ( 36.11 % ) " "Info: Total cell delay = 1.121 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.983 ns ( 63.89 % ) " "Info: Total interconnect delay = 1.983 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.104 ns" { regi:regiB|Q[1] full_adder:fa1|Add1~1 full_adder:fa3|Add1~1 full_adder:fa4|Add1~1 full_adder:fa6|Add1~1 full_adder:fa7|Add1~0 regi:regiS|Q[7] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.104 ns" { regi:regiB|Q[1] {} full_adder:fa1|Add1~1 {} full_adder:fa3|Add1~1 {} full_adder:fa4|Add1~1 {} full_adder:fa6|Add1~1 {} full_adder:fa7|Add1~0 {} regi:regiS|Q[7] {} } { 0.000ns 0.760ns 0.266ns 0.250ns 0.451ns 0.256ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.606 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.606 ns regi:regiS\|Q\[7\] 4 REG LCFF_X5_Y15_N21 8 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 2.606 ns; Loc. = LCFF_X5_Y15_N21; Fanout = 8; REG Node = 'regi:regiS\|Q\[7\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { KEY[1]~clkctrl regi:regiS|Q[7] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.86 % ) " "Info: Total cell delay = 1.534 ns ( 58.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 41.14 % ) " "Info: Total interconnect delay = 1.072 ns ( 41.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiS|Q[7] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiS|Q[7] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.031ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.606 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[1\]\" to source register is 2.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.606 ns regi:regiB\|Q\[1\] 4 REG LCFF_X5_Y15_N27 9 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 2.606 ns; Loc. = LCFF_X5_Y15_N27; Fanout = 9; REG Node = 'regi:regiB\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { KEY[1]~clkctrl regi:regiB|Q[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.86 % ) " "Info: Total cell delay = 1.534 ns ( 58.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 41.14 % ) " "Info: Total interconnect delay = 1.072 ns ( 41.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiB|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiB|Q[1] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.031ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiS|Q[7] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiS|Q[7] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.031ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiB|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiB|Q[1] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.031ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.104 ns" { regi:regiB|Q[1] full_adder:fa1|Add1~1 full_adder:fa3|Add1~1 full_adder:fa4|Add1~1 full_adder:fa6|Add1~1 full_adder:fa7|Add1~0 regi:regiS|Q[7] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.104 ns" { regi:regiB|Q[1] {} full_adder:fa1|Add1~1 {} full_adder:fa3|Add1~1 {} full_adder:fa4|Add1~1 {} full_adder:fa6|Add1~1 {} full_adder:fa7|Add1~0 {} regi:regiS|Q[7] {} } { 0.000ns 0.760ns 0.266ns 0.250ns 0.451ns 0.256ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiS|Q[7] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiS|Q[7] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.031ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiB|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiB|Q[1] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.031ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regi:regiA\|Q\[3\] SW\[16\] KEY\[1\] 6.085 ns register " "Info: tsu for register \"regi:regiA\|Q\[3\]\" (data pin = \"SW\[16\]\", clock pin = \"KEY\[1\]\") is 6.085 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.727 ns + Longest pin register " "Info: + Longest pin to register delay is 8.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 17; PIN Node = 'SW\[16\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.247 ns) + CELL(0.438 ns) 6.537 ns Add0~1 2 COMB LCCOMB_X6_Y15_N18 2 " "Info: 2: + IC(5.247 ns) + CELL(0.438 ns) = 6.537 ns; Loc. = LCCOMB_X6_Y15_N18; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.685 ns" { SW[16] Add0~1 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.393 ns) 7.177 ns regi:regiA\|Q\[0\]~9 3 COMB LCCOMB_X6_Y15_N0 2 " "Info: 3: + IC(0.247 ns) + CELL(0.393 ns) = 7.177 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 2; COMB Node = 'regi:regiA\|Q\[0\]~9'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { Add0~1 regi:regiA|Q[0]~9 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.248 ns regi:regiA\|Q\[1\]~11 4 COMB LCCOMB_X6_Y15_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.248 ns; Loc. = LCCOMB_X6_Y15_N2; Fanout = 2; COMB Node = 'regi:regiA\|Q\[1\]~11'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { regi:regiA|Q[0]~9 regi:regiA|Q[1]~11 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.319 ns regi:regiA\|Q\[2\]~13 5 COMB LCCOMB_X6_Y15_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.319 ns; Loc. = LCCOMB_X6_Y15_N4; Fanout = 2; COMB Node = 'regi:regiA\|Q\[2\]~13'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { regi:regiA|Q[1]~11 regi:regiA|Q[2]~13 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.729 ns regi:regiA\|Q\[3\]~14 6 COMB LCCOMB_X6_Y15_N6 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 7.729 ns; Loc. = LCCOMB_X6_Y15_N6; Fanout = 1; COMB Node = 'regi:regiA\|Q\[3\]~14'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { regi:regiA|Q[2]~13 regi:regiA|Q[3]~14 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.366 ns) 8.727 ns regi:regiA\|Q\[3\] 7 REG LCFF_X5_Y15_N9 9 " "Info: 7: + IC(0.632 ns) + CELL(0.366 ns) = 8.727 ns; Loc. = LCFF_X5_Y15_N9; Fanout = 9; REG Node = 'regi:regiA\|Q\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { regi:regiA|Q[3]~14 regi:regiA|Q[3] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.601 ns ( 29.80 % ) " "Info: Total cell delay = 2.601 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.126 ns ( 70.20 % ) " "Info: Total interconnect delay = 6.126 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.727 ns" { SW[16] Add0~1 regi:regiA|Q[0]~9 regi:regiA|Q[1]~11 regi:regiA|Q[2]~13 regi:regiA|Q[3]~14 regi:regiA|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.727 ns" { SW[16] {} SW[16]~combout {} Add0~1 {} regi:regiA|Q[0]~9 {} regi:regiA|Q[1]~11 {} regi:regiA|Q[2]~13 {} regi:regiA|Q[3]~14 {} regi:regiA|Q[3] {} } { 0.000ns 0.000ns 5.247ns 0.247ns 0.000ns 0.000ns 0.000ns 0.632ns } { 0.000ns 0.852ns 0.438ns 0.393ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.606 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.606 ns regi:regiA\|Q\[3\] 4 REG LCFF_X5_Y15_N9 9 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 2.606 ns; Loc. = LCFF_X5_Y15_N9; Fanout = 9; REG Node = 'regi:regiA\|Q\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { KEY[1]~clkctrl regi:regiA|Q[3] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.86 % ) " "Info: Total cell delay = 1.534 ns ( 58.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 41.14 % ) " "Info: Total interconnect delay = 1.072 ns ( 41.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiA|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiA|Q[3] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.031ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.727 ns" { SW[16] Add0~1 regi:regiA|Q[0]~9 regi:regiA|Q[1]~11 regi:regiA|Q[2]~13 regi:regiA|Q[3]~14 regi:regiA|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.727 ns" { SW[16] {} SW[16]~combout {} Add0~1 {} regi:regiA|Q[0]~9 {} regi:regiA|Q[1]~11 {} regi:regiA|Q[2]~13 {} regi:regiA|Q[3]~14 {} regi:regiA|Q[3] {} } { 0.000ns 0.000ns 5.247ns 0.247ns 0.000ns 0.000ns 0.000ns 0.632ns } { 0.000ns 0.852ns 0.438ns 0.393ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiA|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiA|Q[3] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.031ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[1\] HEX1\[1\] regi:regiS\|Q\[7\] 12.534 ns register " "Info: tco from clock \"KEY\[1\]\" to destination pin \"HEX1\[1\]\" through register \"regi:regiS\|Q\[7\]\" is 12.534 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.606 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to source register is 2.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.606 ns regi:regiS\|Q\[7\] 4 REG LCFF_X5_Y15_N21 8 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 2.606 ns; Loc. = LCFF_X5_Y15_N21; Fanout = 8; REG Node = 'regi:regiS\|Q\[7\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { KEY[1]~clkctrl regi:regiS|Q[7] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.86 % ) " "Info: Total cell delay = 1.534 ns ( 58.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 41.14 % ) " "Info: Total interconnect delay = 1.072 ns ( 41.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiS|Q[7] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiS|Q[7] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.031ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.678 ns + Longest register pin " "Info: + Longest register to pin delay is 9.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regi:regiS\|Q\[7\] 1 REG LCFF_X5_Y15_N21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y15_N21; Fanout = 8; REG Node = 'regi:regiS\|Q\[7\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regi:regiS|Q[7] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.764 ns) + CELL(0.437 ns) 6.201 ns char_7seg:h7\|WideOr5~0 2 COMB LCCOMB_X64_Y4_N26 1 " "Info: 2: + IC(5.764 ns) + CELL(0.437 ns) = 6.201 ns; Loc. = LCCOMB_X64_Y4_N26; Fanout = 1; COMB Node = 'char_7seg:h7\|WideOr5~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { regi:regiS|Q[7] char_7seg:h7|WideOr5~0 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(2.789 ns) 9.678 ns HEX1\[1\] 3 PIN PIN_V21 0 " "Info: 3: + IC(0.688 ns) + CELL(2.789 ns) = 9.678 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.477 ns" { char_7seg:h7|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 33.33 % ) " "Info: Total cell delay = 3.226 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.452 ns ( 66.67 % ) " "Info: Total interconnect delay = 6.452 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.678 ns" { regi:regiS|Q[7] char_7seg:h7|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.678 ns" { regi:regiS|Q[7] {} char_7seg:h7|WideOr5~0 {} HEX1[1] {} } { 0.000ns 5.764ns 0.688ns } { 0.000ns 0.437ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiS|Q[7] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiS|Q[7] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.031ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.678 ns" { regi:regiS|Q[7] char_7seg:h7|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.678 ns" { regi:regiS|Q[7] {} char_7seg:h7|WideOr5~0 {} HEX1[1] {} } { 0.000ns 5.764ns 0.688ns } { 0.000ns 0.437ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[16\] LEDG\[1\] 10.139 ns Longest " "Info: Longest tpd from source pin \"SW\[16\]\" to destination pin \"LEDG\[1\]\" is 10.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 17; PIN Node = 'SW\[16\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.479 ns) + CELL(2.808 ns) 10.139 ns LEDG\[1\] 2 PIN PIN_AF22 0 " "Info: 2: + IC(6.479 ns) + CELL(2.808 ns) = 10.139 ns; Loc. = PIN_AF22; Fanout = 0; PIN Node = 'LEDG\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.287 ns" { SW[16] LEDG[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.660 ns ( 36.10 % ) " "Info: Total cell delay = 3.660 ns ( 36.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.479 ns ( 63.90 % ) " "Info: Total interconnect delay = 6.479 ns ( 63.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.139 ns" { SW[16] LEDG[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "10.139 ns" { SW[16] {} SW[16]~combout {} LEDG[1] {} } { 0.000ns 0.000ns 6.479ns } { 0.000ns 0.852ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "regi:regiA\|Q\[5\] SW\[12\] KEY\[1\] -0.021 ns register " "Info: th for register \"regi:regiA\|Q\[5\]\" (data pin = \"SW\[12\]\", clock pin = \"KEY\[1\]\") is -0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.608 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 25 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.608 ns regi:regiA\|Q\[5\] 4 REG LCFF_X6_Y15_N11 10 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X6_Y15_N11; Fanout = 10; REG Node = 'regi:regiA\|Q\[5\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { KEY[1]~clkctrl regi:regiA|Q[5] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.82 % ) " "Info: Total cell delay = 1.534 ns ( 58.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.074 ns ( 41.18 % ) " "Info: Total interconnect delay = 1.074 ns ( 41.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiA|Q[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiA|Q[5] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.033ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.895 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[12\] 1 PIN PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; PIN Node = 'SW\[12\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.393 ns) 2.401 ns regi:regiA\|Q\[4\]~17 2 COMB LCCOMB_X6_Y15_N8 2 " "Info: 2: + IC(1.009 ns) + CELL(0.393 ns) = 2.401 ns; Loc. = LCCOMB_X6_Y15_N8; Fanout = 2; COMB Node = 'regi:regiA\|Q\[4\]~17'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SW[12] regi:regiA|Q[4]~17 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.811 ns regi:regiA\|Q\[5\]~18 3 COMB LCCOMB_X6_Y15_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 2.811 ns; Loc. = LCCOMB_X6_Y15_N10; Fanout = 1; COMB Node = 'regi:regiA\|Q\[5\]~18'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { regi:regiA|Q[4]~17 regi:regiA|Q[5]~18 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.895 ns regi:regiA\|Q\[5\] 4 REG LCFF_X6_Y15_N11 10 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.895 ns; Loc. = LCFF_X6_Y15_N11; Fanout = 10; REG Node = 'regi:regiA\|Q\[5\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { regi:regiA|Q[5]~18 regi:regiA|Q[5] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab6/part2/part2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.886 ns ( 65.15 % ) " "Info: Total cell delay = 1.886 ns ( 65.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 34.85 % ) " "Info: Total interconnect delay = 1.009 ns ( 34.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { SW[12] regi:regiA|Q[4]~17 regi:regiA|Q[5]~18 regi:regiA|Q[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { SW[12] {} SW[12]~combout {} regi:regiA|Q[4]~17 {} regi:regiA|Q[5]~18 {} regi:regiA|Q[5] {} } { 0.000ns 0.000ns 1.009ns 0.000ns 0.000ns } { 0.000ns 0.999ns 0.393ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiA|Q[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiA|Q[5] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.033ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { SW[12] regi:regiA|Q[4]~17 regi:regiA|Q[5]~18 regi:regiA|Q[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { SW[12] {} SW[12]~combout {} regi:regiA|Q[4]~17 {} regi:regiA|Q[5]~18 {} regi:regiA|Q[5] {} } { 0.000ns 0.000ns 1.009ns 0.000ns 0.000ns } { 0.000ns 0.999ns 0.393ns 0.410ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 18:55:55 2011 " "Info: Processing ended: Mon Mar 21 18:55:55 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
