{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652248147039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652248147040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 13:49:06 2022 " "Processing started: Wed May 11 13:49:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652248147040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652248147040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_Paint -c VGA_Paint " "Command: quartus_sta VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652248147040 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652248147127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652248147612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652248147612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248147644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248147644 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652248148064 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Paint.sdc " "Synopsys Design Constraints File file not found: 'VGA_Paint.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652248148081 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248148081 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_CLK~reg0 VGA_CLK~reg0 " "create_clock -period 1.000 -name VGA_CLK~reg0 VGA_CLK~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652248148082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz " "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652248148082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hor_counter\[0\] hor_counter\[0\] " "create_clock -period 1.000 -name hor_counter\[0\] hor_counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652248148082 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652248148082 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~13  from: cin  to: sumout " "Cell: Add3~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~17  from: cin  to: sumout " "Cell: Add3~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~21  from: cin  to: sumout " "Cell: Add3~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~25  from: cin  to: sumout " "Cell: Add3~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~29  from: cin  to: sumout " "Cell: Add3~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~33  from: cin  to: sumout " "Cell: Add3~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~37  from: cin  to: sumout " "Cell: Add3~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~5  from: cin  to: sumout " "Cell: Add3~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~9  from: cin  to: sumout " "Cell: Add3~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[0\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[0\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[1\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[1\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[2\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[2\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[3\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[3\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[4\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[4\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[5\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[5\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[6\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[6\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[7\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[7\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[8\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[8\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[9\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[9\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[0\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[0\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[1\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[1\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[2\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[2\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[3\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[3\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[4\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[4\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[5\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[5\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[6\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[6\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[7\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[7\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[8\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[8\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[9\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[9\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148087 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652248148087 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652248148087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652248148090 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652248148090 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652248148097 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652248148114 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652248148114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.301 " "Worst-case setup slack is -14.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.301            -231.125 hor_counter\[0\]  " "  -14.301            -231.125 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.422             -87.580 VGA_CLK~reg0  " "   -4.422             -87.580 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.203              -3.203 Clk_50MHz  " "   -3.203              -3.203 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248148115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.123 " "Worst-case hold slack is -5.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.123             -77.639 hor_counter\[0\]  " "   -5.123             -77.639 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 VGA_CLK~reg0  " "    0.762               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.471               0.000 Clk_50MHz  " "    1.471               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248148118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652248148119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652248148120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.232 " "Worst-case minimum pulse width slack is -4.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.232            -959.113 hor_counter\[0\]  " "   -4.232            -959.113 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.945 VGA_CLK~reg0  " "   -0.394             -12.945 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.764 Clk_50MHz  " "   -0.394              -0.764 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248148122 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652248148130 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652248148157 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652248148914 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~13  from: cin  to: sumout " "Cell: Add3~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~17  from: cin  to: sumout " "Cell: Add3~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~21  from: cin  to: sumout " "Cell: Add3~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~25  from: cin  to: sumout " "Cell: Add3~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~29  from: cin  to: sumout " "Cell: Add3~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~33  from: cin  to: sumout " "Cell: Add3~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~37  from: cin  to: sumout " "Cell: Add3~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~5  from: cin  to: sumout " "Cell: Add3~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~9  from: cin  to: sumout " "Cell: Add3~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[0\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[0\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[1\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[1\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[2\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[2\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[3\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[3\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[4\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[4\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[5\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[5\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[6\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[6\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[7\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[7\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[8\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[8\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[9\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[9\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[0\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[0\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[1\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[1\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[2\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[2\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[3\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[3\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[4\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[4\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[5\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[5\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[6\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[6\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[7\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[7\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[8\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[8\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[9\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[9\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248148955 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652248148955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652248148957 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652248148962 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652248148962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.941 " "Worst-case setup slack is -13.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.941            -226.793 hor_counter\[0\]  " "  -13.941            -226.793 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.499             -87.127 VGA_CLK~reg0  " "   -4.499             -87.127 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.052              -3.052 Clk_50MHz  " "   -3.052              -3.052 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248148963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.366 " "Worst-case hold slack is -5.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.366             -84.339 hor_counter\[0\]  " "   -5.366             -84.339 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802               0.000 VGA_CLK~reg0  " "    0.802               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.423               0.000 Clk_50MHz  " "    1.423               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248148965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652248148967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652248148969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.344 " "Worst-case minimum pulse width slack is -4.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.344            -980.999 hor_counter\[0\]  " "   -4.344            -980.999 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.582 VGA_CLK~reg0  " "   -0.394             -12.582 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.785 Clk_50MHz  " "   -0.394              -0.785 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248148971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248148971 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652248148979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652248149112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652248149759 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~13  from: cin  to: sumout " "Cell: Add3~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~17  from: cin  to: sumout " "Cell: Add3~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~21  from: cin  to: sumout " "Cell: Add3~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~25  from: cin  to: sumout " "Cell: Add3~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~29  from: cin  to: sumout " "Cell: Add3~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~33  from: cin  to: sumout " "Cell: Add3~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~37  from: cin  to: sumout " "Cell: Add3~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~5  from: cin  to: sumout " "Cell: Add3~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~9  from: cin  to: sumout " "Cell: Add3~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[0\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[0\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[1\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[1\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[2\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[2\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[3\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[3\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[4\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[4\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[5\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[5\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[6\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[6\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[7\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[7\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[8\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[8\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[9\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[9\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[0\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[0\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[1\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[1\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[2\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[2\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[3\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[3\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[4\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[4\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[5\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[5\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[6\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[6\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[7\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[7\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[8\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[8\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[9\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[9\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149800 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652248149800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652248149803 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652248149804 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652248149804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.962 " "Worst-case setup slack is -8.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.962            -141.498 hor_counter\[0\]  " "   -8.962            -141.498 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.438              -2.438 Clk_50MHz  " "   -2.438              -2.438 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.274             -46.485 VGA_CLK~reg0  " "   -2.274             -46.485 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248149806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.940 " "Worst-case hold slack is -2.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.940             -43.284 hor_counter\[0\]  " "   -2.940             -43.284 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 VGA_CLK~reg0  " "    0.393               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 Clk_50MHz  " "    1.307               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248149808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652248149810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652248149811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.075 " "Worst-case minimum pulse width slack is -2.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.075            -386.746 hor_counter\[0\]  " "   -2.075            -386.746 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395              -0.437 Clk_50MHz  " "   -0.395              -0.437 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 VGA_CLK~reg0  " "    0.026               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248149812 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652248149820 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~13  from: cin  to: sumout " "Cell: Add3~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~17  from: cin  to: sumout " "Cell: Add3~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~21  from: cin  to: sumout " "Cell: Add3~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~25  from: cin  to: sumout " "Cell: Add3~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~29  from: cin  to: sumout " "Cell: Add3~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~33  from: cin  to: sumout " "Cell: Add3~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~37  from: cin  to: sumout " "Cell: Add3~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~5  from: cin  to: sumout " "Cell: Add3~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add3~9  from: cin  to: sumout " "Cell: Add3~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[0\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[0\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[1\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[1\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[2\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[2\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[3\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[3\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[4\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[4\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[5\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[5\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[6\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[6\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[7\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[7\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[8\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[8\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: bx\[9\]  to: resulta\[0\] " "Cell: Add6~8  from: bx\[9\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[0\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[0\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[1\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[1\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[2\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[2\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[3\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[3\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[4\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[4\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[5\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[5\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[6\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[6\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[7\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[7\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[8\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[8\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~8  from: by\[9\]  to: resulta\[0\] " "Cell: Add6~8  from: by\[9\]  to: resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652248149960 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652248149960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652248149963 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652248149965 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652248149965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.980 " "Worst-case setup slack is -7.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.980            -126.739 hor_counter\[0\]  " "   -7.980            -126.739 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.052             -41.493 VGA_CLK~reg0  " "   -2.052             -41.493 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.044              -2.044 Clk_50MHz  " "   -2.044              -2.044 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248149966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.815 " "Worst-case hold slack is -2.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.815             -42.847 hor_counter\[0\]  " "   -2.815             -42.847 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 VGA_CLK~reg0  " "    0.375               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 Clk_50MHz  " "    1.008               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248149969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652248149970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652248149972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.889 " "Worst-case minimum pulse width slack is -1.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.889            -356.623 hor_counter\[0\]  " "   -1.889            -356.623 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407              -0.471 Clk_50MHz  " "   -0.407              -0.471 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 VGA_CLK~reg0  " "    0.058               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652248149973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652248149973 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652248151433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652248151434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5161 " "Peak virtual memory: 5161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652248151473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 13:49:11 2022 " "Processing ended: Wed May 11 13:49:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652248151473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652248151473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652248151473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652248151473 ""}
