/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~(celloutsig_0_28z | celloutsig_0_10z);
  assign celloutsig_0_32z = ~(celloutsig_0_13z | celloutsig_0_16z);
  assign celloutsig_0_37z = ~(celloutsig_0_19z | celloutsig_0_5z);
  assign celloutsig_0_38z = ~(celloutsig_0_13z | celloutsig_0_35z);
  assign celloutsig_0_4z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_62z = ~(celloutsig_0_52z | celloutsig_0_20z);
  assign celloutsig_0_6z = ~(in_data[33] | celloutsig_0_1z);
  assign celloutsig_0_7z = ~(celloutsig_0_3z[3] | celloutsig_0_2z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z | celloutsig_0_0z);
  assign celloutsig_0_9z = ~(celloutsig_0_3z[3] | celloutsig_0_8z);
  assign celloutsig_0_92z = ~(celloutsig_0_62z | celloutsig_0_19z);
  assign celloutsig_1_1z = ~(in_data[114] | in_data[131]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | in_data[123]);
  assign celloutsig_1_3z = ~(in_data[113] | celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_3z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z | celloutsig_1_1z);
  assign celloutsig_0_10z = ~(celloutsig_0_2z | celloutsig_0_1z);
  assign celloutsig_1_7z = ~(celloutsig_1_5z | celloutsig_1_1z);
  assign celloutsig_1_18z = ~(celloutsig_1_13z | celloutsig_1_13z);
  assign celloutsig_1_19z = ~(celloutsig_1_18z | in_data[156]);
  assign celloutsig_0_1z = ~(in_data[85] | celloutsig_0_0z);
  assign celloutsig_0_14z = ~(in_data[46] | celloutsig_0_5z);
  assign celloutsig_0_19z = ~(celloutsig_0_8z | celloutsig_0_14z);
  assign celloutsig_0_20z = ~(celloutsig_0_0z | celloutsig_0_5z);
  assign celloutsig_0_24z = ~(celloutsig_0_10z | celloutsig_0_8z);
  assign celloutsig_0_25z = ~(celloutsig_0_18z | in_data[28]);
  assign celloutsig_0_27z = ~(celloutsig_0_25z | celloutsig_0_22z);
  assign celloutsig_0_28z = ~(celloutsig_0_18z | celloutsig_0_6z);
  assign celloutsig_0_0z = ~((in_data[63] | in_data[21]) & in_data[64]);
  assign celloutsig_0_35z = ~((celloutsig_0_18z | celloutsig_0_31z) & celloutsig_0_13z);
  assign celloutsig_0_41z = ~((celloutsig_0_37z | celloutsig_0_38z) & celloutsig_0_27z);
  assign celloutsig_0_52z = ~((celloutsig_0_24z | celloutsig_0_6z) & celloutsig_0_41z);
  assign celloutsig_0_5z = ~((in_data[4] | celloutsig_0_1z) & celloutsig_0_4z);
  assign celloutsig_0_93z = ~((celloutsig_0_32z | celloutsig_0_41z) & celloutsig_0_4z);
  assign celloutsig_1_0z = ~((in_data[120] | in_data[181]) & in_data[154]);
  assign celloutsig_1_8z = ~((celloutsig_1_0z | celloutsig_1_3z) & celloutsig_1_0z);
  assign celloutsig_1_12z = ~((celloutsig_1_0z | celloutsig_1_8z) & celloutsig_1_7z);
  assign celloutsig_1_13z = ~((celloutsig_1_5z | celloutsig_1_1z) & celloutsig_1_12z);
  assign celloutsig_0_11z = ~((celloutsig_0_1z | celloutsig_0_8z) & in_data[43]);
  assign celloutsig_0_12z = ~((celloutsig_0_2z | celloutsig_0_3z[4]) & celloutsig_0_11z);
  assign celloutsig_0_13z = ~((celloutsig_0_12z | celloutsig_0_7z) & celloutsig_0_6z);
  assign celloutsig_0_16z = ~((celloutsig_0_10z | celloutsig_0_10z) & celloutsig_0_1z);
  assign celloutsig_0_18z = ~((celloutsig_0_7z | celloutsig_0_4z) & celloutsig_0_13z);
  assign celloutsig_0_22z = ~((celloutsig_0_10z | in_data[43]) & celloutsig_0_9z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_1z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[82:80], celloutsig_0_0z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
