// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_inst (
    input wire  [512:0] BurstWrite_floatx16_0_dest_write_data_din,
    input wire          BurstWrite_floatx16_0_dest_write_data_write,
    output wire [511:0] __rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_din,
    input wire          __rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_full_n,
    output wire         __rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_write,
    input wire          __rs_pt_bank_1_t0__m_axi_8_bank_1_t0__m_axi_rst,
    input wire          ap_clk,
    output wire         bank_1_t0__m_axi_write_data_full_n
);




__rs_pt_bank_1_t0__m_axi_10 #(
    .AddrWidth         (64),
    .BurstLenWidth     (9),
    .DataWidth         (512),
    .DataWidthBytesLog (6),
    .MaxBurstLen       (15),
    .MaxWaitTime       (3),
    .WaitTimeWidth     (2)
) __rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_write_data_din    (__rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_din),
    .__rs_pt_write_data_full_n (__rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_full_n),
    .__rs_pt_write_data_write  (__rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_write_data_write),
    .clk                       (ap_clk),
    .rst                       (__rs_pt_bank_1_t0__m_axi_8_bank_1_t0__m_axi_rst),
    .write_data_din            (BurstWrite_floatx16_0_dest_write_data_din),
    .write_data_full_n         (bank_1_t0__m_axi_write_data_full_n),
    .write_data_write          (BurstWrite_floatx16_0_dest_write_data_write)
);

endmodule  // __rs_pt_bank_1_t0__m_axi_10_bank_1_t0__m_axi_inst