-makelib xcelium_lib/blk_mem_gen_v8_4_4 \
  "../../../ipstatic/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../OneDCFNN_IP_1.0/src/input_signal/sim/input_signal.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

