[14:06:34.674] <TB0>     INFO: *** Welcome to pxar ***
[14:06:34.674] <TB0>     INFO: *** Today: 2016/09/06
[14:06:34.681] <TB0>     INFO: *** Version: 47bc-dirty
[14:06:34.681] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C15.dat
[14:06:34.682] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:06:34.682] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//defaultMaskFile.dat
[14:06:34.682] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters_C15.dat
[14:06:34.756] <TB0>     INFO:         clk: 4
[14:06:34.757] <TB0>     INFO:         ctr: 4
[14:06:34.757] <TB0>     INFO:         sda: 19
[14:06:34.757] <TB0>     INFO:         tin: 9
[14:06:34.757] <TB0>     INFO:         level: 15
[14:06:34.757] <TB0>     INFO:         triggerdelay: 0
[14:06:34.757] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:06:34.757] <TB0>     INFO: Log level: DEBUG
[14:06:34.767] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:06:34.779] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:06:34.783] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:06:34.785] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:06:36.334] <TB0>     INFO: DUT info: 
[14:06:36.334] <TB0>     INFO: The DUT currently contains the following objects:
[14:06:36.334] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:06:36.334] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:06:36.334] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:06:36.334] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:06:36.334] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.334] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.334] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.334] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.334] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.334] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.334] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.334] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.334] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.334] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.335] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.335] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.335] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.335] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.335] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.335] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:36.335] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:06:36.336] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:06:36.337] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:06:36.339] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30875648
[14:06:36.339] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1921310
[14:06:36.339] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1893770
[14:06:36.339] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f13a1d94010
[14:06:36.339] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f13a7fff510
[14:06:36.339] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30941184 fPxarMemory = 0x7f13a1d94010
[14:06:36.340] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[14:06:36.341] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 453.4mA
[14:06:36.341] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.3 C
[14:06:36.341] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:06:36.742] <TB0>     INFO: enter 'restricted' command line mode
[14:06:36.742] <TB0>     INFO: enter test to run
[14:06:36.742] <TB0>     INFO:   test: FPIXTest no parameter change
[14:06:36.742] <TB0>     INFO:   running: fpixtest
[14:06:36.742] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:06:36.744] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:06:36.745] <TB0>     INFO: ######################################################################
[14:06:36.745] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:06:36.745] <TB0>     INFO: ######################################################################
[14:06:36.748] <TB0>     INFO: ######################################################################
[14:06:36.748] <TB0>     INFO: PixTestPretest::doTest()
[14:06:36.748] <TB0>     INFO: ######################################################################
[14:06:36.751] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:36.751] <TB0>     INFO:    PixTestPretest::programROC() 
[14:06:36.751] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:54.769] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:06:54.769] <TB0>     INFO: IA differences per ROC:  19.3 19.3 18.5 18.5 19.3 18.5 20.1 20.1 17.7 20.1 18.5 19.3 19.3 20.1 17.7 20.9
[14:06:54.841] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:54.841] <TB0>     INFO:    PixTestPretest::checkIdig() 
[14:06:54.841] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:56.095] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:06:56.597] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:06:57.099] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:06:57.600] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:06:58.102] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:06:58.604] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:06:59.106] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:06:59.608] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:07:00.109] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:07:00.611] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:07:01.113] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:07:01.615] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:07:02.116] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:07:02.618] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:07:03.120] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:07:03.621] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:07:03.875] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[14:07:03.875] <TB0>     INFO: Test took 9037 ms.
[14:07:03.875] <TB0>     INFO: PixTestPretest::checkIdig() done.
[14:07:03.910] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:03.910] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:07:03.910] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:04.013] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[14:07:04.114] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8687 mA
[14:07:04.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8687 mA
[14:07:04.317] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[14:07:04.418] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 24.6688 mA
[14:07:04.519] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  81 Ia 23.8687 mA
[14:07:04.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.8687 mA
[14:07:04.723] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8687 mA
[14:07:04.825] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[14:07:04.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 23.8687 mA
[14:07:05.027] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8687 mA
[14:07:05.129] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.6688 mA
[14:07:05.230] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  75 Ia 23.8687 mA
[14:07:05.332] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[14:07:05.432] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.6688 mA
[14:07:05.534] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 24.6688 mA
[14:07:05.634] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  78 Ia 23.0687 mA
[14:07:05.735] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  84 Ia 24.6688 mA
[14:07:05.836] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  81 Ia 24.6688 mA
[14:07:05.937] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  78 Ia 23.0687 mA
[14:07:06.037] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  84 Ia 24.6688 mA
[14:07:06.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  81 Ia 24.6688 mA
[14:07:06.238] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  78 Ia 23.0687 mA
[14:07:06.339] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  84 Ia 24.6688 mA
[14:07:06.440] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  81 Ia 24.6688 mA
[14:07:06.542] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.6688 mA
[14:07:06.643] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  75 Ia 23.8687 mA
[14:07:06.744] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[14:07:06.845] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.6688 mA
[14:07:06.946] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  81 Ia 24.6688 mA
[14:07:07.047] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  78 Ia 23.0687 mA
[14:07:07.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  84 Ia 24.6688 mA
[14:07:07.248] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  81 Ia 23.8687 mA
[14:07:07.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.8687 mA
[14:07:07.451] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[14:07:07.552] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.8687 mA
[14:07:07.654] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.2688 mA
[14:07:07.755] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 23.8687 mA
[14:07:07.856] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.6688 mA
[14:07:07.957] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  75 Ia 24.6688 mA
[14:07:08.058] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  72 Ia 23.8687 mA
[14:07:08.089] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[14:07:08.089] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[14:07:08.089] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  81
[14:07:08.089] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[14:07:08.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[14:07:08.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  84
[14:07:08.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[14:07:08.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  75
[14:07:08.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  81
[14:07:08.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  75
[14:07:08.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[14:07:08.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[14:07:08.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[14:07:08.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[14:07:08.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  88
[14:07:08.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  72
[14:07:09.919] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 379.4 mA = 23.7125 mA/ROC
[14:07:09.919] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  19.3  20.1  20.1  19.3  20.1  19.3  20.1  20.1  19.3  20.1  20.1  19.3
[14:07:09.956] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:09.956] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:07:09.956] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:10.092] <TB0>     INFO: Expecting 231680 events.
[14:07:18.191] <TB0>     INFO: 231680 events read in total (7381ms).
[14:07:18.347] <TB0>     INFO: Test took 8388ms.
[14:07:18.548] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 93 and Delta(CalDel) = 59
[14:07:18.551] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 105 and Delta(CalDel) = 66
[14:07:18.555] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 62
[14:07:18.558] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 88 and Delta(CalDel) = 61
[14:07:18.562] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 96 and Delta(CalDel) = 58
[14:07:18.565] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 95 and Delta(CalDel) = 62
[14:07:18.568] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 101 and Delta(CalDel) = 63
[14:07:18.572] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 110 and Delta(CalDel) = 61
[14:07:18.575] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 84 and Delta(CalDel) = 64
[14:07:18.579] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 85 and Delta(CalDel) = 56
[14:07:18.582] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 61
[14:07:18.586] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 106 and Delta(CalDel) = 62
[14:07:18.589] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 105 and Delta(CalDel) = 62
[14:07:18.592] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 88 and Delta(CalDel) = 61
[14:07:18.596] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 62
[14:07:18.599] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 111 and Delta(CalDel) = 59
[14:07:18.640] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:07:18.675] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:18.675] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:07:18.675] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:18.811] <TB0>     INFO: Expecting 231680 events.
[14:07:26.906] <TB0>     INFO: 231680 events read in total (7380ms).
[14:07:26.912] <TB0>     INFO: Test took 8232ms.
[14:07:26.936] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 109 +/- 29.5
[14:07:27.250] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 32.5
[14:07:27.254] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[14:07:27.257] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[14:07:27.261] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[14:07:27.265] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 31
[14:07:27.269] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[14:07:27.273] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[14:07:27.276] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 32
[14:07:27.280] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[14:07:27.283] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 29.5
[14:07:27.287] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 31
[14:07:27.290] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 30.5
[14:07:27.294] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[14:07:27.297] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[14:07:27.301] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[14:07:27.338] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:07:27.338] <TB0>     INFO: CalDel:      109   157   133   132   127   129   140   131   141   114   118   117   122   137   132   125
[14:07:27.338] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    52    54    51    51    51
[14:07:27.342] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C0.dat
[14:07:27.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C1.dat
[14:07:27.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C2.dat
[14:07:27.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C3.dat
[14:07:27.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C4.dat
[14:07:27.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C5.dat
[14:07:27.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C6.dat
[14:07:27.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C7.dat
[14:07:27.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C8.dat
[14:07:27.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C9.dat
[14:07:27.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C10.dat
[14:07:27.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C11.dat
[14:07:27.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C12.dat
[14:07:27.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C13.dat
[14:07:27.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C14.dat
[14:07:27.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C15.dat
[14:07:27.344] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:07:27.345] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:07:27.345] <TB0>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[14:07:27.345] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:07:27.436] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:07:27.436] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:07:27.436] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:07:27.436] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:07:27.439] <TB0>     INFO: ######################################################################
[14:07:27.439] <TB0>     INFO: PixTestTiming::doTest()
[14:07:27.439] <TB0>     INFO: ######################################################################
[14:07:27.439] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:27.439] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:07:27.439] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:27.439] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:07:33.844] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:07:36.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:07:38.389] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:07:40.661] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:07:42.934] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:07:45.206] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:07:47.479] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:07:49.763] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:07:55.231] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:07:57.504] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:07:59.778] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:08:02.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:08:04.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:08:06.597] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:08:08.871] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:08:11.143] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:08:13.039] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:08:14.559] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:08:16.079] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:08:17.598] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:08:19.118] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:08:20.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:08:22.157] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:08:23.676] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:08:30.190] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:08:34.241] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:08:38.294] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:08:42.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:08:46.395] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:08:50.360] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:08:54.512] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:08:58.575] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:09:04.234] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:09:16.715] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:09:29.133] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:09:40.722] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:09:53.170] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:10:05.675] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:10:18.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:10:30.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:10:38.267] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:10:40.540] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:10:42.813] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:10:45.086] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:10:46.982] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:10:49.257] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:10:51.528] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:10:53.801] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:10:57.879] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:11:00.152] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:11:02.425] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:11:04.699] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:11:06.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:11:09.249] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:11:11.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:11:13.797] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:11:19.371] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:11:21.644] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:11:23.917] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:11:26.190] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:11:29.590] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:11:31.864] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:11:34.137] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:11:36.410] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:11:41.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:11:43.962] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:11:46.235] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:11:48.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:11:50.781] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:11:53.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:11:55.328] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:11:57.601] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:12:02.128] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:12:04.401] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:12:06.675] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:12:08.947] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:12:11.220] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:12:13.494] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:12:15.766] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:12:18.041] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:12:22.190] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:12:23.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:12:25.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:12:26.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:12:28.269] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:12:29.789] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:12:31.309] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:12:32.829] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:12:34.728] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:12:36.248] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:12:37.768] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:12:39.288] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:12:40.809] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:12:42.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:12:44.231] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:12:45.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:12:49.342] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:12:50.862] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:12:52.384] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:12:53.904] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:12:55.425] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:12:56.946] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:12:58.469] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:12:59.988] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:13:03.766] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:13:06.039] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:13:08.313] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:13:10.586] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:13:12.293] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:13:14.566] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:13:16.839] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:13:19.112] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:13:21.385] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:13:23.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:13:25.931] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:13:28.205] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:13:30.478] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:13:32.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:13:35.025] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:13:37.297] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:13:41.448] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:13:43.721] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:13:45.994] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:13:48.267] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:14:02.544] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:14:04.817] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:14:07.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:14:09.749] <TB0>     INFO: TBM Phase Settings: 232
[14:14:09.749] <TB0>     INFO: 400MHz Phase: 2
[14:14:09.749] <TB0>     INFO: 160MHz Phase: 7
[14:14:09.749] <TB0>     INFO: Functional Phase Area: 3
[14:14:09.752] <TB0>     INFO: Test took 402313 ms.
[14:14:09.752] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:14:09.752] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:09.752] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:14:09.752] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:09.752] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:14:12.209] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:14:15.608] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:14:19.008] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:14:22.411] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:14:25.812] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:14:29.211] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:14:32.611] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:14:36.387] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:14:38.471] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:14:39.991] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:14:41.510] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:14:43.030] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:14:44.551] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:14:46.070] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:14:47.589] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:14:51.365] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:14:53.449] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:14:54.968] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:14:57.241] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:14:59.514] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:15:01.788] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:15:04.061] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:15:06.334] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:15:10.110] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:15:12.005] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:15:13.525] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:15:15.798] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:15:18.071] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:15:20.344] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:15:22.617] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:15:24.890] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:15:28.478] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:15:30.561] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:15:32.081] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:15:34.354] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:15:36.627] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:15:38.900] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:15:41.174] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:15:43.447] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:15:47.224] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:15:49.307] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:15:50.827] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:15:53.100] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:15:55.372] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:15:57.645] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:15:59.918] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:16:02.192] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:16:05.969] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:16:08.239] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:16:09.759] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:16:12.031] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:16:14.305] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:16:16.578] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:16:18.852] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:16:21.125] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:16:24.900] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:16:27.173] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:16:28.693] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:16:30.214] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:16:31.733] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:16:33.253] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:16:34.773] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:16:36.292] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:16:40.451] <TB0>     INFO: ROC Delay Settings: 228
[14:16:40.451] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:16:40.451] <TB0>     INFO: ROC Port 0 Delay: 4
[14:16:40.451] <TB0>     INFO: ROC Port 1 Delay: 4
[14:16:40.451] <TB0>     INFO: Functional ROC Area: 5
[14:16:40.454] <TB0>     INFO: Test took 150702 ms.
[14:16:40.454] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:16:40.454] <TB0>     INFO:    ----------------------------------------------------------------------
[14:16:40.454] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:16:40.454] <TB0>     INFO:    ----------------------------------------------------------------------
[14:16:41.593] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4028 4029 4028 4029 4028 4028 4028 4028 e062 c000 a101 8040 4028 4028 4028 4028 4028 4029 4028 4029 e062 c000 
[14:16:41.593] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a102 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 
[14:16:41.593] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a103 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 
[14:16:41.593] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:16:55.602] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:55.602] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:17:09.574] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:09.574] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:17:23.720] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:23.720] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:17:37.838] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:37.838] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:17:51.674] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:51.674] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:18:05.595] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:05.595] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:18:19.730] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:19.730] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:18:33.641] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:33.641] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:18:47.580] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:47.580] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:19:01.544] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:01.927] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:01.940] <TB0>     INFO: Decoding statistics:
[14:19:01.940] <TB0>     INFO:   General information:
[14:19:01.940] <TB0>     INFO: 	 16bit words read:         240000000
[14:19:01.940] <TB0>     INFO: 	 valid events total:       20000000
[14:19:01.940] <TB0>     INFO: 	 empty events:             20000000
[14:19:01.940] <TB0>     INFO: 	 valid events with pixels: 0
[14:19:01.940] <TB0>     INFO: 	 valid pixel hits:         0
[14:19:01.940] <TB0>     INFO:   Event errors: 	           0
[14:19:01.940] <TB0>     INFO: 	 start marker:             0
[14:19:01.940] <TB0>     INFO: 	 stop marker:              0
[14:19:01.940] <TB0>     INFO: 	 overflow:                 0
[14:19:01.940] <TB0>     INFO: 	 invalid 5bit words:       0
[14:19:01.941] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:19:01.941] <TB0>     INFO:   TBM errors: 		           0
[14:19:01.941] <TB0>     INFO: 	 flawed TBM headers:       0
[14:19:01.941] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:19:01.941] <TB0>     INFO: 	 event ID mismatches:      0
[14:19:01.941] <TB0>     INFO:   ROC errors: 		           0
[14:19:01.941] <TB0>     INFO: 	 missing ROC header(s):    0
[14:19:01.941] <TB0>     INFO: 	 misplaced readback start: 0
[14:19:01.941] <TB0>     INFO:   Pixel decoding errors:	   0
[14:19:01.941] <TB0>     INFO: 	 pixel data incomplete:    0
[14:19:01.941] <TB0>     INFO: 	 pixel address:            0
[14:19:01.941] <TB0>     INFO: 	 pulse height fill bit:    0
[14:19:01.941] <TB0>     INFO: 	 buffer corruption:        0
[14:19:01.941] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:01.941] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:19:01.941] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:01.941] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:01.941] <TB0>     INFO:    Read back bit status: 1
[14:19:01.941] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:01.941] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:01.941] <TB0>     INFO:    Timings are good!
[14:19:01.941] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:01.941] <TB0>     INFO: Test took 141487 ms.
[14:19:01.941] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:19:01.941] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:19:01.941] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:19:01.941] <TB0>     INFO: PixTestTiming::doTest took 694505 ms.
[14:19:01.941] <TB0>     INFO: PixTestTiming::doTest() done
[14:19:01.941] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:19:01.941] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:19:01.942] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:19:01.942] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:19:01.942] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:19:01.942] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:19:01.942] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:19:02.294] <TB0>     INFO: ######################################################################
[14:19:02.294] <TB0>     INFO: PixTestAlive::doTest()
[14:19:02.294] <TB0>     INFO: ######################################################################
[14:19:02.297] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:02.297] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:19:02.297] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:02.298] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:19:02.644] <TB0>     INFO: Expecting 41600 events.
[14:19:06.643] <TB0>     INFO: 41600 events read in total (3284ms).
[14:19:06.644] <TB0>     INFO: Test took 4346ms.
[14:19:06.652] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:06.652] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:19:06.652] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:19:07.028] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:19:07.028] <TB0>     INFO: number of dead pixels (per ROC):     0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:19:07.028] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:19:07.030] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:07.030] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:19:07.031] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:07.032] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:19:07.374] <TB0>     INFO: Expecting 41600 events.
[14:19:10.296] <TB0>     INFO: 41600 events read in total (2206ms).
[14:19:10.297] <TB0>     INFO: Test took 3265ms.
[14:19:10.297] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:10.297] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:19:10.297] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:19:10.297] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:19:10.699] <TB0>     INFO: PixTestAlive::maskTest() done
[14:19:10.699] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:19:10.705] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:10.705] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:19:10.705] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:10.706] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:19:11.048] <TB0>     INFO: Expecting 41600 events.
[14:19:15.004] <TB0>     INFO: 41600 events read in total (3241ms).
[14:19:15.004] <TB0>     INFO: Test took 4298ms.
[14:19:15.012] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:15.012] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:19:15.012] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:19:15.387] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:19:15.387] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:19:15.387] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:19:15.387] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:19:15.395] <TB0>     INFO: ######################################################################
[14:19:15.395] <TB0>     INFO: PixTestTrim::doTest()
[14:19:15.395] <TB0>     INFO: ######################################################################
[14:19:15.397] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:15.397] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:19:15.398] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:15.475] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:19:15.475] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:19:15.488] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:15.488] <TB0>     INFO:     run 1 of 1
[14:19:15.488] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:15.830] <TB0>     INFO: Expecting 5025280 events.
[14:20:00.837] <TB0>     INFO: 1418736 events read in total (44293ms).
[14:20:44.687] <TB0>     INFO: 2823216 events read in total (88142ms).
[14:21:28.931] <TB0>     INFO: 4240640 events read in total (132386ms).
[14:21:53.518] <TB0>     INFO: 5025280 events read in total (156973ms).
[14:21:53.555] <TB0>     INFO: Test took 158067ms.
[14:21:53.608] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:53.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:55.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:56.443] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:57.773] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:59.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:00.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:01.903] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:03.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:04.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:06.131] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:07.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:08.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:10.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:11.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:13.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:14.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:15.960] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 222277632
[14:22:15.963] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.922 minThrLimit = 101.921 minThrNLimit = 122.719 -> result = 101.922 -> 101
[14:22:15.963] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6214 minThrLimit = 89.6193 minThrNLimit = 110.865 -> result = 89.6214 -> 89
[14:22:15.963] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2991 minThrLimit = 87.2829 minThrNLimit = 108.642 -> result = 87.2991 -> 87
[14:22:15.964] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8737 minThrLimit = 93.8455 minThrNLimit = 116.079 -> result = 93.8737 -> 93
[14:22:15.964] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.813 minThrLimit = 102.802 minThrNLimit = 125.254 -> result = 102.813 -> 102
[14:22:15.965] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.52 minThrLimit = 100.496 minThrNLimit = 120.233 -> result = 100.52 -> 100
[14:22:15.965] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.761 minThrLimit = 100.757 minThrNLimit = 123.337 -> result = 100.761 -> 100
[14:22:15.965] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0028 minThrLimit = 96.996 minThrNLimit = 120.462 -> result = 97.0028 -> 97
[14:22:15.966] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3778 minThrLimit = 97.3751 minThrNLimit = 116.273 -> result = 97.3778 -> 97
[14:22:15.966] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4392 minThrLimit = 96.4355 minThrNLimit = 118.421 -> result = 96.4392 -> 96
[14:22:15.966] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7636 minThrLimit = 94.6838 minThrNLimit = 111.926 -> result = 94.7636 -> 94
[14:22:15.967] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.023 minThrLimit = 94.9733 minThrNLimit = 113.207 -> result = 95.023 -> 95
[14:22:15.967] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.21 minThrLimit = 103.145 minThrNLimit = 124.307 -> result = 103.21 -> 103
[14:22:15.967] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2552 minThrLimit = 93.2379 minThrNLimit = 113.707 -> result = 93.2552 -> 93
[14:22:15.968] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7663 minThrLimit = 98.7587 minThrNLimit = 117.715 -> result = 98.7663 -> 98
[14:22:15.968] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4361 minThrLimit = 95.4292 minThrNLimit = 116.378 -> result = 95.4361 -> 95
[14:22:15.968] <TB0>     INFO: ROC 0 VthrComp = 101
[14:22:15.968] <TB0>     INFO: ROC 1 VthrComp = 89
[14:22:15.968] <TB0>     INFO: ROC 2 VthrComp = 87
[14:22:15.969] <TB0>     INFO: ROC 3 VthrComp = 93
[14:22:15.969] <TB0>     INFO: ROC 4 VthrComp = 102
[14:22:15.969] <TB0>     INFO: ROC 5 VthrComp = 100
[14:22:15.969] <TB0>     INFO: ROC 6 VthrComp = 100
[14:22:15.969] <TB0>     INFO: ROC 7 VthrComp = 97
[14:22:15.969] <TB0>     INFO: ROC 8 VthrComp = 97
[14:22:15.970] <TB0>     INFO: ROC 9 VthrComp = 96
[14:22:15.970] <TB0>     INFO: ROC 10 VthrComp = 94
[14:22:15.970] <TB0>     INFO: ROC 11 VthrComp = 95
[14:22:15.970] <TB0>     INFO: ROC 12 VthrComp = 103
[14:22:15.970] <TB0>     INFO: ROC 13 VthrComp = 93
[14:22:15.970] <TB0>     INFO: ROC 14 VthrComp = 98
[14:22:15.970] <TB0>     INFO: ROC 15 VthrComp = 95
[14:22:15.970] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:22:15.970] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:22:15.982] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:15.982] <TB0>     INFO:     run 1 of 1
[14:22:15.982] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:16.325] <TB0>     INFO: Expecting 5025280 events.
[14:22:51.808] <TB0>     INFO: 888312 events read in total (34768ms).
[14:23:28.192] <TB0>     INFO: 1774784 events read in total (71152ms).
[14:24:02.253] <TB0>     INFO: 2660200 events read in total (105213ms).
[14:24:37.190] <TB0>     INFO: 3536048 events read in total (140150ms).
[14:25:12.163] <TB0>     INFO: 4407136 events read in total (175123ms).
[14:25:36.943] <TB0>     INFO: 5025280 events read in total (199903ms).
[14:25:37.016] <TB0>     INFO: Test took 201034ms.
[14:25:37.195] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:37.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:39.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:40.728] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:42.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:43.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:45.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:47.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:48.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:50.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:51.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:53.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:55.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:56.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:58.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:00.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:01.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:03.241] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311132160
[14:26:03.244] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.1119 for pixel 13/5 mean/min/max = 44.9932/32.6319/57.3544
[14:26:03.244] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.3485 for pixel 0/42 mean/min/max = 46.1079/33.6919/58.5239
[14:26:03.245] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.6038 for pixel 8/13 mean/min/max = 44.27/31.9298/56.6103
[14:26:03.245] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.2078 for pixel 22/7 mean/min/max = 45.8779/33.3704/58.3854
[14:26:03.245] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.599 for pixel 1/63 mean/min/max = 44.9696/32.2921/57.6471
[14:26:03.245] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.5582 for pixel 34/15 mean/min/max = 45.7978/32.0328/59.5628
[14:26:03.246] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.9887 for pixel 6/6 mean/min/max = 44.6636/32.3366/56.9906
[14:26:03.246] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.6713 for pixel 0/16 mean/min/max = 46.3073/30.8429/61.7717
[14:26:03.246] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.1576 for pixel 25/7 mean/min/max = 45.5191/31.7456/59.2926
[14:26:03.247] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.8402 for pixel 18/2 mean/min/max = 44.7725/32.6045/56.9405
[14:26:03.247] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.1453 for pixel 16/20 mean/min/max = 46.0102/33.7825/58.238
[14:26:03.247] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.9436 for pixel 23/75 mean/min/max = 45.8194/32.3949/59.244
[14:26:03.248] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 61.41 for pixel 4/10 mean/min/max = 46.6712/31.8614/61.481
[14:26:03.248] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 59.8379 for pixel 24/75 mean/min/max = 45.9839/32.0684/59.8994
[14:26:03.248] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 62.4787 for pixel 0/20 mean/min/max = 47.3131/32.1319/62.4943
[14:26:03.249] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.3291 for pixel 22/20 mean/min/max = 44.8773/32.2489/57.5057
[14:26:03.249] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:26:03.381] <TB0>     INFO: Expecting 411648 events.
[14:26:10.988] <TB0>     INFO: 411648 events read in total (6889ms).
[14:26:10.994] <TB0>     INFO: Expecting 411648 events.
[14:26:18.530] <TB0>     INFO: 411648 events read in total (6871ms).
[14:26:18.538] <TB0>     INFO: Expecting 411648 events.
[14:26:26.053] <TB0>     INFO: 411648 events read in total (6847ms).
[14:26:26.064] <TB0>     INFO: Expecting 411648 events.
[14:26:33.590] <TB0>     INFO: 411648 events read in total (6863ms).
[14:26:33.604] <TB0>     INFO: Expecting 411648 events.
[14:26:40.983] <TB0>     INFO: 411648 events read in total (6724ms).
[14:26:40.998] <TB0>     INFO: Expecting 411648 events.
[14:26:48.529] <TB0>     INFO: 411648 events read in total (6872ms).
[14:26:48.548] <TB0>     INFO: Expecting 411648 events.
[14:26:55.901] <TB0>     INFO: 411648 events read in total (6703ms).
[14:26:55.921] <TB0>     INFO: Expecting 411648 events.
[14:27:03.305] <TB0>     INFO: 411648 events read in total (6736ms).
[14:27:03.329] <TB0>     INFO: Expecting 411648 events.
[14:27:10.870] <TB0>     INFO: 411648 events read in total (6889ms).
[14:27:10.895] <TB0>     INFO: Expecting 411648 events.
[14:27:18.447] <TB0>     INFO: 411648 events read in total (6903ms).
[14:27:18.473] <TB0>     INFO: Expecting 411648 events.
[14:27:26.004] <TB0>     INFO: 411648 events read in total (6888ms).
[14:27:26.033] <TB0>     INFO: Expecting 411648 events.
[14:27:33.571] <TB0>     INFO: 411648 events read in total (6895ms).
[14:27:33.605] <TB0>     INFO: Expecting 411648 events.
[14:27:41.217] <TB0>     INFO: 411648 events read in total (6974ms).
[14:27:41.253] <TB0>     INFO: Expecting 411648 events.
[14:27:48.793] <TB0>     INFO: 411648 events read in total (6906ms).
[14:27:48.833] <TB0>     INFO: Expecting 411648 events.
[14:27:56.349] <TB0>     INFO: 411648 events read in total (6883ms).
[14:27:56.388] <TB0>     INFO: Expecting 411648 events.
[14:28:03.950] <TB0>     INFO: 411648 events read in total (6923ms).
[14:28:03.992] <TB0>     INFO: Test took 120743ms.
[14:28:04.477] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2413 < 35 for itrim = 100; old thr = 34.2528 ... break
[14:28:04.505] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 96; old thr = 34.153 ... break
[14:28:04.542] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0232 < 35 for itrim = 99; old thr = 34.1276 ... break
[14:28:04.576] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0807 < 35 for itrim = 105; old thr = 34.2339 ... break
[14:28:04.609] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6529 < 35 for itrim = 105; old thr = 33.9795 ... break
[14:28:04.645] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4319 < 35 for itrim = 107; old thr = 34.1418 ... break
[14:28:04.680] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2755 < 35 for itrim+1 = 104; old thr = 34.8686 ... break
[14:28:04.709] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3093 < 35 for itrim = 113; old thr = 34.111 ... break
[14:28:04.739] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4256 < 35 for itrim+1 = 92; old thr = 34.9048 ... break
[14:28:04.771] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3893 < 35 for itrim = 94; old thr = 34.5249 ... break
[14:28:04.802] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5826 < 35 for itrim = 105; old thr = 34.4081 ... break
[14:28:04.833] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1557 < 35 for itrim+1 = 94; old thr = 34.5744 ... break
[14:28:04.865] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1878 < 35 for itrim+1 = 116; old thr = 34.9709 ... break
[14:28:04.898] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1116 < 35 for itrim = 106; old thr = 34.4773 ... break
[14:28:04.917] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3962 < 35 for itrim = 97; old thr = 34.398 ... break
[14:28:04.952] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1998 < 35 for itrim = 98; old thr = 34.3443 ... break
[14:28:05.028] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:28:05.039] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:05.039] <TB0>     INFO:     run 1 of 1
[14:28:05.039] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:05.381] <TB0>     INFO: Expecting 5025280 events.
[14:28:40.545] <TB0>     INFO: 871440 events read in total (34449ms).
[14:29:15.234] <TB0>     INFO: 1740832 events read in total (69139ms).
[14:29:49.612] <TB0>     INFO: 2610304 events read in total (103516ms).
[14:30:24.291] <TB0>     INFO: 3468816 events read in total (138195ms).
[14:30:59.161] <TB0>     INFO: 4322976 events read in total (173066ms).
[14:31:27.748] <TB0>     INFO: 5025280 events read in total (201652ms).
[14:31:27.828] <TB0>     INFO: Test took 202790ms.
[14:31:28.013] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:28.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:29.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:31.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:33.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:34.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:36.131] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:37.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:39.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:40.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:42.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:44.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:45.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:47.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:49.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:50.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:52.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:54.097] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260673536
[14:31:54.099] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.535946 .. 50.375986
[14:31:54.174] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:31:54.188] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:54.188] <TB0>     INFO:     run 1 of 1
[14:31:54.188] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:54.537] <TB0>     INFO: Expecting 2030080 events.
[14:32:35.878] <TB0>     INFO: 1162448 events read in total (40626ms).
[14:33:06.025] <TB0>     INFO: 2030080 events read in total (70773ms).
[14:33:06.048] <TB0>     INFO: Test took 71860ms.
[14:33:06.090] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:06.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:07.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:08.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:09.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:10.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:11.138] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:12.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:13.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:14.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:15.112] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:16.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:17.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:18.093] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:19.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:20.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:21.073] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:22.072] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235311104
[14:33:22.154] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.992879 .. 44.729535
[14:33:22.228] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:33:22.238] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:33:22.238] <TB0>     INFO:     run 1 of 1
[14:33:22.238] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:22.580] <TB0>     INFO: Expecting 1664000 events.
[14:34:03.546] <TB0>     INFO: 1179768 events read in total (40252ms).
[14:34:20.217] <TB0>     INFO: 1664000 events read in total (56922ms).
[14:34:20.232] <TB0>     INFO: Test took 57994ms.
[14:34:20.265] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:20.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:21.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:22.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:23.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:24.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:25.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:26.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:26.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:27.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:28.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:29.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:30.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:31.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:32.621] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:33.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:34.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:35.455] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291803136
[14:34:35.542] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.614871 .. 42.425201
[14:34:35.618] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:34:35.628] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:34:35.628] <TB0>     INFO:     run 1 of 1
[14:34:35.628] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:35.976] <TB0>     INFO: Expecting 1431040 events.
[14:35:16.786] <TB0>     INFO: 1163520 events read in total (40095ms).
[14:35:26.246] <TB0>     INFO: 1431040 events read in total (49555ms).
[14:35:26.263] <TB0>     INFO: Test took 50635ms.
[14:35:26.298] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:26.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:27.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:28.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:29.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:30.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:31.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:31.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:32.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:33.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:34.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:35.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:36.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:37.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:38.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:39.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:40.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:41.336] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251785216
[14:35:41.416] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.700624 .. 41.423597
[14:35:41.494] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:35:41.504] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:41.504] <TB0>     INFO:     run 1 of 1
[14:35:41.504] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:41.853] <TB0>     INFO: Expecting 1297920 events.
[14:36:23.559] <TB0>     INFO: 1151208 events read in total (40991ms).
[14:36:29.619] <TB0>     INFO: 1297920 events read in total (47051ms).
[14:36:29.641] <TB0>     INFO: Test took 48138ms.
[14:36:29.692] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:29.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:30.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:31.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:32.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:33.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:34.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:35.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:36.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:37.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:38.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:39.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:40.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:41.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:42.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:43.181] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:44.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:45.016] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303906816
[14:36:45.098] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:36:45.098] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:36:45.109] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:36:45.109] <TB0>     INFO:     run 1 of 1
[14:36:45.109] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:45.454] <TB0>     INFO: Expecting 1364480 events.
[14:37:25.751] <TB0>     INFO: 1075752 events read in total (39582ms).
[14:37:36.650] <TB0>     INFO: 1364480 events read in total (50481ms).
[14:37:36.664] <TB0>     INFO: Test took 51555ms.
[14:37:36.696] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:36.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:37.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:38.741] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:39.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:40.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:41.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:42.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:43.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:44.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:45.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:46.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:47.551] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:48.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:49.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:50.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:51.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:52.436] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357568512
[14:37:52.472] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C0.dat
[14:37:52.473] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C1.dat
[14:37:52.473] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C2.dat
[14:37:52.473] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C3.dat
[14:37:52.473] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C4.dat
[14:37:52.473] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C5.dat
[14:37:52.473] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C6.dat
[14:37:52.473] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C7.dat
[14:37:52.473] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C8.dat
[14:37:52.474] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C9.dat
[14:37:52.474] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C10.dat
[14:37:52.474] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C11.dat
[14:37:52.474] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C12.dat
[14:37:52.474] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C13.dat
[14:37:52.474] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C14.dat
[14:37:52.474] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C15.dat
[14:37:52.474] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C0.dat
[14:37:52.483] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C1.dat
[14:37:52.490] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C2.dat
[14:37:52.497] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C3.dat
[14:37:52.503] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C4.dat
[14:37:52.510] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C5.dat
[14:37:52.517] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C6.dat
[14:37:52.524] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C7.dat
[14:37:52.530] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C8.dat
[14:37:52.537] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C9.dat
[14:37:52.544] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C10.dat
[14:37:52.551] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C11.dat
[14:37:52.558] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C12.dat
[14:37:52.565] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C13.dat
[14:37:52.571] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C14.dat
[14:37:52.578] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C15.dat
[14:37:52.585] <TB0>     INFO: PixTestTrim::trimTest() done
[14:37:52.585] <TB0>     INFO: vtrim:     100  96  99 105 105 107 104 113  92  94 105  94 116 106  97  98 
[14:37:52.585] <TB0>     INFO: vthrcomp:  101  89  87  93 102 100 100  97  97  96  94  95 103  93  98  95 
[14:37:52.585] <TB0>     INFO: vcal mean:  34.94  34.98  34.97  34.99  34.95  34.99  34.95  34.97  34.97  35.02  34.95  34.95  34.94  34.97  34.96  34.94 
[14:37:52.585] <TB0>     INFO: vcal RMS:    0.85   0.78   0.98   0.81   0.85   0.87   0.84   0.89   0.89   0.86   0.85   0.85   0.90   0.84   0.89   0.84 
[14:37:52.585] <TB0>     INFO: bits mean:   9.72   8.83  10.05   9.17   9.66   9.51   9.69   9.45   9.42   9.81   9.52   9.47   9.56   9.53   8.75   9.45 
[14:37:52.585] <TB0>     INFO: bits RMS:    2.59   2.72   2.54   2.65   2.63   2.66   2.64   2.84   2.82   2.61   2.44   2.65   2.59   2.67   2.87   2.73 
[14:37:52.595] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:52.595] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:37:52.595] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:52.597] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:37:52.597] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:37:52.606] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:52.606] <TB0>     INFO:     run 1 of 1
[14:37:52.606] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:52.949] <TB0>     INFO: Expecting 4160000 events.
[14:38:41.153] <TB0>     INFO: 1181775 events read in total (47489ms).
[14:39:27.431] <TB0>     INFO: 2350590 events read in total (93767ms).
[14:40:13.444] <TB0>     INFO: 3504915 events read in total (139780ms).
[14:40:39.643] <TB0>     INFO: 4160000 events read in total (165979ms).
[14:40:39.691] <TB0>     INFO: Test took 167086ms.
[14:40:39.804] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:40.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:41.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:43.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:45.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:47.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:49.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:51.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:53.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:55.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:56.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:58.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:00.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:02.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:04.467] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:06.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:08.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:10.093] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381411328
[14:41:10.094] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:41:10.168] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:41:10.168] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:41:10.178] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:41:10.178] <TB0>     INFO:     run 1 of 1
[14:41:10.178] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:10.521] <TB0>     INFO: Expecting 3536000 events.
[14:42:00.276] <TB0>     INFO: 1239475 events read in total (49040ms).
[14:42:48.291] <TB0>     INFO: 2457175 events read in total (97055ms).
[14:43:30.102] <TB0>     INFO: 3536000 events read in total (138866ms).
[14:43:30.141] <TB0>     INFO: Test took 139963ms.
[14:43:30.227] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:30.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:32.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:33.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:35.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:37.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:38.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:40.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:42.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:44.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:45.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:47.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:49.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:50.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:52.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:54.213] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:55.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:57.594] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418336768
[14:43:57.594] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:43:57.667] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:43:57.667] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:43:57.678] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:43:57.678] <TB0>     INFO:     run 1 of 1
[14:43:57.678] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:58.020] <TB0>     INFO: Expecting 3307200 events.
[14:44:49.253] <TB0>     INFO: 1295755 events read in total (50518ms).
[14:45:38.241] <TB0>     INFO: 2562820 events read in total (99506ms).
[14:46:06.410] <TB0>     INFO: 3307200 events read in total (127676ms).
[14:46:06.445] <TB0>     INFO: Test took 128767ms.
[14:46:06.514] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:06.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:08.258] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:09.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:11.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:13.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:14.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:16.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:18.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:19.766] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:21.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:23.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:24.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:26.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:28.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:29.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:31.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:32.910] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418336768
[14:46:32.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:46:32.986] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:46:32.986] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:46:32.995] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:46:32.996] <TB0>     INFO:     run 1 of 1
[14:46:32.996] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:33.341] <TB0>     INFO: Expecting 3307200 events.
[14:47:23.242] <TB0>     INFO: 1295500 events read in total (49186ms).
[14:48:11.869] <TB0>     INFO: 2562220 events read in total (97813ms).
[14:48:40.357] <TB0>     INFO: 3307200 events read in total (126301ms).
[14:48:40.388] <TB0>     INFO: Test took 127392ms.
[14:48:40.458] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:40.598] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:42.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:43.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:45.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:47.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:48.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:50.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:52.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:53.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:55.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:57.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:58.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:00.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:02.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:03.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:05.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:06.902] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300097536
[14:49:06.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:49:06.976] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:49:06.976] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:49:06.986] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:49:06.986] <TB0>     INFO:     run 1 of 1
[14:49:06.986] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:07.329] <TB0>     INFO: Expecting 3328000 events.
[14:49:59.212] <TB0>     INFO: 1289700 events read in total (51168ms).
[14:50:47.966] <TB0>     INFO: 2551260 events read in total (99922ms).
[14:51:18.132] <TB0>     INFO: 3328000 events read in total (130088ms).
[14:51:18.166] <TB0>     INFO: Test took 131180ms.
[14:51:18.238] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:18.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:20.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:21.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:23.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:25.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:26.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:28.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:30.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:32.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:33.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:35.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:37.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:38.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:40.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:42.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:43.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:45.409] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358342656
[14:51:45.410] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.3772, thr difference RMS: 1.386
[14:51:45.410] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.85293, thr difference RMS: 1.56063
[14:51:45.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.0776, thr difference RMS: 1.3983
[14:51:45.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.30867, thr difference RMS: 1.69371
[14:51:45.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.214, thr difference RMS: 1.22133
[14:51:45.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 11.0399, thr difference RMS: 1.24642
[14:51:45.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.46813, thr difference RMS: 1.55459
[14:51:45.412] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.73693, thr difference RMS: 1.64676
[14:51:45.412] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 12.3771, thr difference RMS: 1.74737
[14:51:45.412] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.64246, thr difference RMS: 1.74862
[14:51:45.412] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.70853, thr difference RMS: 1.57641
[14:51:45.413] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.757, thr difference RMS: 1.36281
[14:51:45.413] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.2671, thr difference RMS: 1.31734
[14:51:45.413] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.14351, thr difference RMS: 1.6757
[14:51:45.413] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.7616, thr difference RMS: 1.30174
[14:51:45.413] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.59627, thr difference RMS: 1.63927
[14:51:45.414] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.4268, thr difference RMS: 1.37699
[14:51:45.414] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.74039, thr difference RMS: 1.55783
[14:51:45.414] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.95412, thr difference RMS: 1.42213
[14:51:45.414] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.23819, thr difference RMS: 1.69216
[14:51:45.415] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.1992, thr difference RMS: 1.21387
[14:51:45.415] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.9198, thr difference RMS: 1.24798
[14:51:45.415] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.49669, thr difference RMS: 1.53091
[14:51:45.416] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.59589, thr difference RMS: 1.64367
[14:51:45.416] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 12.3555, thr difference RMS: 1.76615
[14:51:45.416] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.70092, thr difference RMS: 1.7584
[14:51:45.416] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.66143, thr difference RMS: 1.58035
[14:51:45.416] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.8419, thr difference RMS: 1.36728
[14:51:45.417] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.1761, thr difference RMS: 1.30824
[14:51:45.420] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.15411, thr difference RMS: 1.65757
[14:51:45.420] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.7505, thr difference RMS: 1.28529
[14:51:45.420] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.52759, thr difference RMS: 1.65922
[14:51:45.421] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.5367, thr difference RMS: 1.38306
[14:51:45.421] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.68121, thr difference RMS: 1.54501
[14:51:45.421] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.91774, thr difference RMS: 1.43016
[14:51:45.421] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.25995, thr difference RMS: 1.68158
[14:51:45.422] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.2536, thr difference RMS: 1.22043
[14:51:45.422] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.0569, thr difference RMS: 1.22269
[14:51:45.422] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.54107, thr difference RMS: 1.56884
[14:51:45.422] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.53865, thr difference RMS: 1.63853
[14:51:45.422] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 12.4317, thr difference RMS: 1.76011
[14:51:45.423] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.82448, thr difference RMS: 1.74343
[14:51:45.423] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.62243, thr difference RMS: 1.58909
[14:51:45.423] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.0863, thr difference RMS: 1.36786
[14:51:45.423] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.2492, thr difference RMS: 1.32667
[14:51:45.423] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.22924, thr difference RMS: 1.66077
[14:51:45.424] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.8431, thr difference RMS: 1.27432
[14:51:45.424] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.46972, thr difference RMS: 1.63821
[14:51:45.424] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.637, thr difference RMS: 1.38967
[14:51:45.424] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.62799, thr difference RMS: 1.53797
[14:51:45.424] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.97587, thr difference RMS: 1.41123
[14:51:45.425] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.23907, thr difference RMS: 1.67852
[14:51:45.425] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.2248, thr difference RMS: 1.20608
[14:51:45.425] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.1225, thr difference RMS: 1.21887
[14:51:45.425] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.63398, thr difference RMS: 1.55076
[14:51:45.426] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.42762, thr difference RMS: 1.65113
[14:51:45.426] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 12.42, thr difference RMS: 1.75278
[14:51:45.426] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.98511, thr difference RMS: 1.75114
[14:51:45.426] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.65325, thr difference RMS: 1.5723
[14:51:45.426] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.2514, thr difference RMS: 1.36089
[14:51:45.427] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.2793, thr difference RMS: 1.32149
[14:51:45.427] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.35386, thr difference RMS: 1.62133
[14:51:45.427] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.9542, thr difference RMS: 1.26777
[14:51:45.427] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.42406, thr difference RMS: 1.64435
[14:51:45.541] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:51:45.543] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1950 seconds
[14:51:45.544] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:51:46.276] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:51:46.277] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:51:46.279] <TB0>     INFO: ######################################################################
[14:51:46.279] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:51:46.279] <TB0>     INFO: ######################################################################
[14:51:46.280] <TB0>     INFO:    ----------------------------------------------------------------------
[14:51:46.280] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:51:46.280] <TB0>     INFO:    ----------------------------------------------------------------------
[14:51:46.280] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:51:46.289] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:51:46.289] <TB0>     INFO:     run 1 of 1
[14:51:46.290] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:46.632] <TB0>     INFO: Expecting 59072000 events.
[14:52:15.592] <TB0>     INFO: 1072800 events read in total (28245ms).
[14:52:43.568] <TB0>     INFO: 2141400 events read in total (56221ms).
[14:53:12.011] <TB0>     INFO: 3211600 events read in total (84664ms).
[14:53:40.067] <TB0>     INFO: 4283000 events read in total (112720ms).
[14:54:08.785] <TB0>     INFO: 5351600 events read in total (141438ms).
[14:54:36.810] <TB0>     INFO: 6422200 events read in total (169463ms).
[14:55:05.349] <TB0>     INFO: 7492800 events read in total (198002ms).
[14:55:33.892] <TB0>     INFO: 8561400 events read in total (226545ms).
[14:56:02.403] <TB0>     INFO: 9632800 events read in total (255056ms).
[14:56:31.071] <TB0>     INFO: 10702800 events read in total (283724ms).
[14:56:59.562] <TB0>     INFO: 11771400 events read in total (312215ms).
[14:57:28.165] <TB0>     INFO: 12843800 events read in total (340818ms).
[14:57:56.700] <TB0>     INFO: 13912800 events read in total (369353ms).
[14:58:25.232] <TB0>     INFO: 14981400 events read in total (397885ms).
[14:58:53.837] <TB0>     INFO: 16053800 events read in total (426490ms).
[14:59:22.497] <TB0>     INFO: 17122000 events read in total (455150ms).
[14:59:51.103] <TB0>     INFO: 18191000 events read in total (483756ms).
[15:00:19.802] <TB0>     INFO: 19262800 events read in total (512455ms).
[15:00:48.379] <TB0>     INFO: 20331000 events read in total (541032ms).
[15:01:17.009] <TB0>     INFO: 21399400 events read in total (569662ms).
[15:01:45.557] <TB0>     INFO: 22472000 events read in total (598210ms).
[15:02:14.024] <TB0>     INFO: 23540800 events read in total (626677ms).
[15:02:42.499] <TB0>     INFO: 24610800 events read in total (655152ms).
[15:03:11.320] <TB0>     INFO: 25682400 events read in total (683973ms).
[15:03:39.920] <TB0>     INFO: 26750400 events read in total (712574ms).
[15:04:08.569] <TB0>     INFO: 27820000 events read in total (741222ms).
[15:04:37.149] <TB0>     INFO: 28890800 events read in total (769802ms).
[15:05:05.680] <TB0>     INFO: 29959000 events read in total (798333ms).
[15:05:34.270] <TB0>     INFO: 31028000 events read in total (826923ms).
[15:06:03.071] <TB0>     INFO: 32099800 events read in total (855724ms).
[15:06:31.728] <TB0>     INFO: 33168200 events read in total (884381ms).
[15:07:00.519] <TB0>     INFO: 34237600 events read in total (913172ms).
[15:07:29.210] <TB0>     INFO: 35309800 events read in total (941863ms).
[15:07:57.769] <TB0>     INFO: 36378000 events read in total (970422ms).
[15:08:26.527] <TB0>     INFO: 37447000 events read in total (999180ms).
[15:08:55.196] <TB0>     INFO: 38518400 events read in total (1027849ms).
[15:09:23.945] <TB0>     INFO: 39587000 events read in total (1056598ms).
[15:09:52.618] <TB0>     INFO: 40656200 events read in total (1085271ms).
[15:10:21.341] <TB0>     INFO: 41728000 events read in total (1113994ms).
[15:10:50.048] <TB0>     INFO: 42796200 events read in total (1142701ms).
[15:11:18.736] <TB0>     INFO: 43864600 events read in total (1171389ms).
[15:11:47.366] <TB0>     INFO: 44936400 events read in total (1200019ms).
[15:12:15.999] <TB0>     INFO: 46004400 events read in total (1228653ms).
[15:12:44.548] <TB0>     INFO: 47072400 events read in total (1257201ms).
[15:13:13.084] <TB0>     INFO: 48144000 events read in total (1285737ms).
[15:13:41.640] <TB0>     INFO: 49213000 events read in total (1314293ms).
[15:14:10.172] <TB0>     INFO: 50280600 events read in total (1342825ms).
[15:14:38.854] <TB0>     INFO: 51348600 events read in total (1371507ms).
[15:15:07.505] <TB0>     INFO: 52419400 events read in total (1400158ms).
[15:15:36.066] <TB0>     INFO: 53487600 events read in total (1428719ms).
[15:16:04.582] <TB0>     INFO: 54555800 events read in total (1457235ms).
[15:16:33.151] <TB0>     INFO: 55625600 events read in total (1485804ms).
[15:17:01.220] <TB0>     INFO: 56695200 events read in total (1513873ms).
[15:17:29.432] <TB0>     INFO: 57763000 events read in total (1542085ms).
[15:17:57.469] <TB0>     INFO: 58832400 events read in total (1570122ms).
[15:18:04.169] <TB0>     INFO: 59072000 events read in total (1576822ms).
[15:18:04.188] <TB0>     INFO: Test took 1577898ms.
[15:18:04.245] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:04.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:04.374] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:05.551] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:05.551] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:06.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:06.710] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:07.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:07.874] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:09.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:09.035] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:10.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:10.191] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:11.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:11.345] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:12.482] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:12.482] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:13.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:13.643] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:14.798] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:14.798] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:15.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:15.963] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:17.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:18:17.134] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:18.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:18:18.300] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:19.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:18:19.477] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:20.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:18:20.645] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:21.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:18:21.816] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:18:22.984] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 503959552
[15:18:23.016] <TB0>     INFO: PixTestScurves::scurves() done 
[15:18:23.016] <TB0>     INFO: Vcal mean:  35.08  35.01  35.04  35.10  35.06  35.13  35.08  35.07  35.16  35.09  35.08  35.17  35.10  35.09  35.05  35.06 
[15:18:23.016] <TB0>     INFO: Vcal RMS:    0.73   0.66   0.90   0.68   0.73   0.73   0.70   0.78   0.76   0.72   0.74   0.74   0.79   0.72   0.76   0.70 
[15:18:23.016] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:18:23.090] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:18:23.090] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:18:23.090] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:18:23.090] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:18:23.090] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:18:23.090] <TB0>     INFO: ######################################################################
[15:18:23.090] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:18:23.090] <TB0>     INFO: ######################################################################
[15:18:23.093] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:18:23.446] <TB0>     INFO: Expecting 41600 events.
[15:18:27.505] <TB0>     INFO: 41600 events read in total (3336ms).
[15:18:27.505] <TB0>     INFO: Test took 4412ms.
[15:18:27.513] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:27.513] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:18:27.513] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:18:27.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 4, 78] has eff 0/10
[15:18:27.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 4, 78]
[15:18:27.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:18:27.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:18:27.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:18:27.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:18:27.859] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:18:28.202] <TB0>     INFO: Expecting 41600 events.
[15:18:32.311] <TB0>     INFO: 41600 events read in total (3395ms).
[15:18:32.312] <TB0>     INFO: Test took 4453ms.
[15:18:32.321] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:32.321] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:18:32.321] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:18:32.326] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.325
[15:18:32.326] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 187
[15:18:32.326] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.254
[15:18:32.326] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 186
[15:18:32.326] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.414
[15:18:32.326] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 196
[15:18:32.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.044
[15:18:32.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[15:18:32.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.83
[15:18:32.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[15:18:32.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.296
[15:18:32.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 183
[15:18:32.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.13
[15:18:32.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:18:32.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.32
[15:18:32.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[15:18:32.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.081
[15:18:32.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,9] phvalue 168
[15:18:32.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.837
[15:18:32.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:18:32.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.647
[15:18:32.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 175
[15:18:32.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.361
[15:18:32.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 177
[15:18:32.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.877
[15:18:32.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 165
[15:18:32.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.193
[15:18:32.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[15:18:32.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.119
[15:18:32.329] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 182
[15:18:32.329] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.24
[15:18:32.329] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,8] phvalue 169
[15:18:32.329] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:18:32.329] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:18:32.329] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:18:32.411] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:18:32.753] <TB0>     INFO: Expecting 41600 events.
[15:18:36.900] <TB0>     INFO: 41600 events read in total (3432ms).
[15:18:36.901] <TB0>     INFO: Test took 4490ms.
[15:18:36.909] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:36.909] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:18:36.909] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:18:36.913] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:18:36.913] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 8
[15:18:36.914] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.4855
[15:18:36.914] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 84
[15:18:36.914] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.0505
[15:18:36.914] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,66] phvalue 89
[15:18:36.914] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.2754
[15:18:36.914] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 97
[15:18:36.914] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.088
[15:18:36.914] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,44] phvalue 68
[15:18:36.914] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.46
[15:18:36.914] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 62
[15:18:36.914] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9759
[15:18:36.914] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 77
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9522
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9496
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 60
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.9837
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 56
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1046
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 77
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.9919
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 61
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4769
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 67
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.7038
[15:18:36.915] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,68] phvalue 55
[15:18:36.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.4134
[15:18:36.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 84
[15:18:36.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.4204
[15:18:36.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 72
[15:18:36.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2112
[15:18:36.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 67
[15:18:36.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 0 0
[15:18:37.322] <TB0>     INFO: Expecting 2560 events.
[15:18:38.280] <TB0>     INFO: 2560 events read in total (243ms).
[15:18:38.280] <TB0>     INFO: Test took 1362ms.
[15:18:38.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:38.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 66, 1 1
[15:18:38.788] <TB0>     INFO: Expecting 2560 events.
[15:18:39.745] <TB0>     INFO: 2560 events read in total (242ms).
[15:18:39.745] <TB0>     INFO: Test took 1464ms.
[15:18:39.746] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:39.746] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 2 2
[15:18:40.253] <TB0>     INFO: Expecting 2560 events.
[15:18:41.212] <TB0>     INFO: 2560 events read in total (245ms).
[15:18:41.212] <TB0>     INFO: Test took 1466ms.
[15:18:41.213] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:41.213] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 44, 3 3
[15:18:41.719] <TB0>     INFO: Expecting 2560 events.
[15:18:42.677] <TB0>     INFO: 2560 events read in total (243ms).
[15:18:42.678] <TB0>     INFO: Test took 1465ms.
[15:18:42.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:42.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 4 4
[15:18:43.185] <TB0>     INFO: Expecting 2560 events.
[15:18:44.142] <TB0>     INFO: 2560 events read in total (242ms).
[15:18:44.143] <TB0>     INFO: Test took 1465ms.
[15:18:44.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:44.144] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 5 5
[15:18:44.650] <TB0>     INFO: Expecting 2560 events.
[15:18:45.607] <TB0>     INFO: 2560 events read in total (242ms).
[15:18:45.608] <TB0>     INFO: Test took 1464ms.
[15:18:45.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:45.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[15:18:46.115] <TB0>     INFO: Expecting 2560 events.
[15:18:47.072] <TB0>     INFO: 2560 events read in total (242ms).
[15:18:47.073] <TB0>     INFO: Test took 1465ms.
[15:18:47.074] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:47.074] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 7 7
[15:18:47.580] <TB0>     INFO: Expecting 2560 events.
[15:18:48.536] <TB0>     INFO: 2560 events read in total (241ms).
[15:18:48.537] <TB0>     INFO: Test took 1463ms.
[15:18:48.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:48.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[15:18:49.044] <TB0>     INFO: Expecting 2560 events.
[15:18:49.001] <TB0>     INFO: 2560 events read in total (242ms).
[15:18:49.001] <TB0>     INFO: Test took 1464ms.
[15:18:50.002] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:50.002] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 9 9
[15:18:50.509] <TB0>     INFO: Expecting 2560 events.
[15:18:51.468] <TB0>     INFO: 2560 events read in total (243ms).
[15:18:51.468] <TB0>     INFO: Test took 1466ms.
[15:18:51.469] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:51.469] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 10 10
[15:18:51.976] <TB0>     INFO: Expecting 2560 events.
[15:18:52.934] <TB0>     INFO: 2560 events read in total (243ms).
[15:18:52.935] <TB0>     INFO: Test took 1466ms.
[15:18:52.935] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:52.935] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 11 11
[15:18:53.442] <TB0>     INFO: Expecting 2560 events.
[15:18:54.400] <TB0>     INFO: 2560 events read in total (243ms).
[15:18:54.400] <TB0>     INFO: Test took 1465ms.
[15:18:54.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:54.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 68, 12 12
[15:18:54.908] <TB0>     INFO: Expecting 2560 events.
[15:18:55.866] <TB0>     INFO: 2560 events read in total (243ms).
[15:18:55.866] <TB0>     INFO: Test took 1465ms.
[15:18:55.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:55.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 13 13
[15:18:56.375] <TB0>     INFO: Expecting 2560 events.
[15:18:57.334] <TB0>     INFO: 2560 events read in total (244ms).
[15:18:57.334] <TB0>     INFO: Test took 1467ms.
[15:18:57.334] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:57.335] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 14 14
[15:18:57.842] <TB0>     INFO: Expecting 2560 events.
[15:18:58.801] <TB0>     INFO: 2560 events read in total (244ms).
[15:18:58.801] <TB0>     INFO: Test took 1466ms.
[15:18:58.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:58.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 15 15
[15:18:59.308] <TB0>     INFO: Expecting 2560 events.
[15:19:00.265] <TB0>     INFO: 2560 events read in total (242ms).
[15:19:00.265] <TB0>     INFO: Test took 1464ms.
[15:19:00.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:00.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:19:00.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:19:00.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:19:00.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC3
[15:19:00.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[15:19:00.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[15:19:00.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:19:00.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC7
[15:19:00.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[15:19:00.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:19:00.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:19:00.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:19:00.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:19:00.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[15:19:00.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:19:00.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:19:00.269] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:00.775] <TB0>     INFO: Expecting 655360 events.
[15:19:12.207] <TB0>     INFO: 655360 events read in total (10718ms).
[15:19:12.217] <TB0>     INFO: Expecting 655360 events.
[15:19:23.640] <TB0>     INFO: 655360 events read in total (10858ms).
[15:19:23.655] <TB0>     INFO: Expecting 655360 events.
[15:19:35.143] <TB0>     INFO: 655360 events read in total (10931ms).
[15:19:35.163] <TB0>     INFO: Expecting 655360 events.
[15:19:46.653] <TB0>     INFO: 655360 events read in total (10935ms).
[15:19:46.678] <TB0>     INFO: Expecting 655360 events.
[15:19:58.211] <TB0>     INFO: 655360 events read in total (10984ms).
[15:19:58.238] <TB0>     INFO: Expecting 655360 events.
[15:20:09.798] <TB0>     INFO: 655360 events read in total (11013ms).
[15:20:09.831] <TB0>     INFO: Expecting 655360 events.
[15:20:21.468] <TB0>     INFO: 655360 events read in total (11103ms).
[15:20:21.504] <TB0>     INFO: Expecting 655360 events.
[15:20:33.003] <TB0>     INFO: 655360 events read in total (10962ms).
[15:20:33.043] <TB0>     INFO: Expecting 655360 events.
[15:20:44.598] <TB0>     INFO: 655360 events read in total (11019ms).
[15:20:44.642] <TB0>     INFO: Expecting 655360 events.
[15:20:56.049] <TB0>     INFO: 655360 events read in total (10877ms).
[15:20:56.099] <TB0>     INFO: Expecting 655360 events.
[15:21:07.470] <TB0>     INFO: 655360 events read in total (10845ms).
[15:21:07.523] <TB0>     INFO: Expecting 655360 events.
[15:21:19.082] <TB0>     INFO: 655360 events read in total (11033ms).
[15:21:19.139] <TB0>     INFO: Expecting 655360 events.
[15:21:30.690] <TB0>     INFO: 655360 events read in total (11024ms).
[15:21:30.751] <TB0>     INFO: Expecting 655360 events.
[15:21:42.333] <TB0>     INFO: 655360 events read in total (11055ms).
[15:21:42.400] <TB0>     INFO: Expecting 655360 events.
[15:21:53.969] <TB0>     INFO: 655360 events read in total (11043ms).
[15:21:54.048] <TB0>     INFO: Expecting 655360 events.
[15:22:05.650] <TB0>     INFO: 655360 events read in total (11075ms).
[15:22:05.727] <TB0>     INFO: Test took 185458ms.
[15:22:05.831] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:06.137] <TB0>     INFO: Expecting 655360 events.
[15:22:17.784] <TB0>     INFO: 655360 events read in total (10932ms).
[15:22:17.795] <TB0>     INFO: Expecting 655360 events.
[15:22:29.369] <TB0>     INFO: 655360 events read in total (11008ms).
[15:22:29.385] <TB0>     INFO: Expecting 655360 events.
[15:22:40.916] <TB0>     INFO: 655360 events read in total (10975ms).
[15:22:40.936] <TB0>     INFO: Expecting 655360 events.
[15:22:52.569] <TB0>     INFO: 655360 events read in total (11078ms).
[15:22:52.593] <TB0>     INFO: Expecting 655360 events.
[15:23:04.077] <TB0>     INFO: 655360 events read in total (10939ms).
[15:23:04.106] <TB0>     INFO: Expecting 655360 events.
[15:23:15.551] <TB0>     INFO: 655360 events read in total (10903ms).
[15:23:15.583] <TB0>     INFO: Expecting 655360 events.
[15:23:27.080] <TB0>     INFO: 655360 events read in total (10942ms).
[15:23:27.116] <TB0>     INFO: Expecting 655360 events.
[15:23:38.655] <TB0>     INFO: 655360 events read in total (11002ms).
[15:23:38.697] <TB0>     INFO: Expecting 655360 events.
[15:23:50.241] <TB0>     INFO: 655360 events read in total (11018ms).
[15:23:50.286] <TB0>     INFO: Expecting 655360 events.
[15:24:01.889] <TB0>     INFO: 655360 events read in total (11075ms).
[15:24:01.948] <TB0>     INFO: Expecting 655360 events.
[15:24:13.550] <TB0>     INFO: 655360 events read in total (11075ms).
[15:24:13.607] <TB0>     INFO: Expecting 655360 events.
[15:24:25.236] <TB0>     INFO: 655360 events read in total (11103ms).
[15:24:25.293] <TB0>     INFO: Expecting 655360 events.
[15:24:36.880] <TB0>     INFO: 655360 events read in total (11061ms).
[15:24:36.945] <TB0>     INFO: Expecting 655360 events.
[15:24:48.454] <TB0>     INFO: 655360 events read in total (10982ms).
[15:24:48.520] <TB0>     INFO: Expecting 655360 events.
[15:25:00.142] <TB0>     INFO: 655360 events read in total (11096ms).
[15:25:00.215] <TB0>     INFO: Expecting 655360 events.
[15:25:11.811] <TB0>     INFO: 655360 events read in total (11069ms).
[15:25:11.889] <TB0>     INFO: Test took 186058ms.
[15:25:12.073] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.073] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:25:12.073] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.074] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:25:12.074] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.074] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:25:12.074] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.075] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:25:12.075] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.075] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:25:12.075] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.075] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:25:12.076] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.076] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:25:12.076] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.076] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:25:12.077] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.077] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:25:12.077] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.077] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:25:12.077] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:25:12.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:25:12.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:25:12.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:25:12.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.080] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:25:12.080] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:25:12.080] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:25:12.080] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.088] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.096] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.102] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.110] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.117] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.124] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.131] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.138] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.145] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.152] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.158] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.166] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.173] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.181] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:25:12.189] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.197] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:25:12.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:25:12.235] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C0.dat
[15:25:12.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C1.dat
[15:25:12.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C2.dat
[15:25:12.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C3.dat
[15:25:12.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C4.dat
[15:25:12.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C5.dat
[15:25:12.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C6.dat
[15:25:12.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C7.dat
[15:25:12.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C8.dat
[15:25:12.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C9.dat
[15:25:12.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C10.dat
[15:25:12.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C11.dat
[15:25:12.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C12.dat
[15:25:12.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C13.dat
[15:25:12.238] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C14.dat
[15:25:12.238] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C15.dat
[15:25:12.585] <TB0>     INFO: Expecting 41600 events.
[15:25:16.429] <TB0>     INFO: 41600 events read in total (3129ms).
[15:25:16.430] <TB0>     INFO: Test took 4190ms.
[15:25:17.071] <TB0>     INFO: Expecting 41600 events.
[15:25:20.904] <TB0>     INFO: 41600 events read in total (3118ms).
[15:25:20.905] <TB0>     INFO: Test took 4178ms.
[15:25:21.552] <TB0>     INFO: Expecting 41600 events.
[15:25:25.389] <TB0>     INFO: 41600 events read in total (3122ms).
[15:25:25.390] <TB0>     INFO: Test took 4184ms.
[15:25:25.694] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:25.825] <TB0>     INFO: Expecting 2560 events.
[15:25:26.784] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:26.784] <TB0>     INFO: Test took 1090ms.
[15:25:26.787] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:27.293] <TB0>     INFO: Expecting 2560 events.
[15:25:28.251] <TB0>     INFO: 2560 events read in total (243ms).
[15:25:28.251] <TB0>     INFO: Test took 1464ms.
[15:25:28.253] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:28.760] <TB0>     INFO: Expecting 2560 events.
[15:25:29.728] <TB0>     INFO: 2560 events read in total (253ms).
[15:25:29.728] <TB0>     INFO: Test took 1475ms.
[15:25:29.731] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:30.236] <TB0>     INFO: Expecting 2560 events.
[15:25:31.193] <TB0>     INFO: 2560 events read in total (242ms).
[15:25:31.193] <TB0>     INFO: Test took 1462ms.
[15:25:31.195] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:31.701] <TB0>     INFO: Expecting 2560 events.
[15:25:32.660] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:32.660] <TB0>     INFO: Test took 1465ms.
[15:25:32.662] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:33.169] <TB0>     INFO: Expecting 2560 events.
[15:25:34.127] <TB0>     INFO: 2560 events read in total (243ms).
[15:25:34.128] <TB0>     INFO: Test took 1466ms.
[15:25:34.131] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:34.636] <TB0>     INFO: Expecting 2560 events.
[15:25:35.595] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:35.595] <TB0>     INFO: Test took 1464ms.
[15:25:35.597] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:36.104] <TB0>     INFO: Expecting 2560 events.
[15:25:37.063] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:37.064] <TB0>     INFO: Test took 1467ms.
[15:25:37.065] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:37.572] <TB0>     INFO: Expecting 2560 events.
[15:25:38.529] <TB0>     INFO: 2560 events read in total (242ms).
[15:25:38.529] <TB0>     INFO: Test took 1464ms.
[15:25:38.531] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:39.038] <TB0>     INFO: Expecting 2560 events.
[15:25:39.997] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:39.997] <TB0>     INFO: Test took 1466ms.
[15:25:39.999] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:40.506] <TB0>     INFO: Expecting 2560 events.
[15:25:41.466] <TB0>     INFO: 2560 events read in total (245ms).
[15:25:41.467] <TB0>     INFO: Test took 1468ms.
[15:25:41.469] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:41.975] <TB0>     INFO: Expecting 2560 events.
[15:25:42.934] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:42.934] <TB0>     INFO: Test took 1465ms.
[15:25:42.936] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:43.443] <TB0>     INFO: Expecting 2560 events.
[15:25:44.402] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:44.402] <TB0>     INFO: Test took 1466ms.
[15:25:44.404] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:44.911] <TB0>     INFO: Expecting 2560 events.
[15:25:45.867] <TB0>     INFO: 2560 events read in total (242ms).
[15:25:45.868] <TB0>     INFO: Test took 1464ms.
[15:25:45.870] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:46.376] <TB0>     INFO: Expecting 2560 events.
[15:25:47.334] <TB0>     INFO: 2560 events read in total (243ms).
[15:25:47.334] <TB0>     INFO: Test took 1465ms.
[15:25:47.336] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:47.843] <TB0>     INFO: Expecting 2560 events.
[15:25:48.802] <TB0>     INFO: 2560 events read in total (243ms).
[15:25:48.803] <TB0>     INFO: Test took 1467ms.
[15:25:48.805] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:49.311] <TB0>     INFO: Expecting 2560 events.
[15:25:50.269] <TB0>     INFO: 2560 events read in total (243ms).
[15:25:50.269] <TB0>     INFO: Test took 1464ms.
[15:25:50.271] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:50.777] <TB0>     INFO: Expecting 2560 events.
[15:25:51.734] <TB0>     INFO: 2560 events read in total (242ms).
[15:25:51.735] <TB0>     INFO: Test took 1464ms.
[15:25:51.736] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:52.248] <TB0>     INFO: Expecting 2560 events.
[15:25:53.207] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:53.207] <TB0>     INFO: Test took 1471ms.
[15:25:53.209] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:53.716] <TB0>     INFO: Expecting 2560 events.
[15:25:54.676] <TB0>     INFO: 2560 events read in total (245ms).
[15:25:54.677] <TB0>     INFO: Test took 1468ms.
[15:25:54.679] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:55.184] <TB0>     INFO: Expecting 2560 events.
[15:25:56.144] <TB0>     INFO: 2560 events read in total (245ms).
[15:25:56.144] <TB0>     INFO: Test took 1465ms.
[15:25:56.146] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:56.652] <TB0>     INFO: Expecting 2560 events.
[15:25:57.611] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:57.611] <TB0>     INFO: Test took 1465ms.
[15:25:57.613] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:58.120] <TB0>     INFO: Expecting 2560 events.
[15:25:59.079] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:59.079] <TB0>     INFO: Test took 1466ms.
[15:25:59.081] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:59.588] <TB0>     INFO: Expecting 2560 events.
[15:26:00.544] <TB0>     INFO: 2560 events read in total (241ms).
[15:26:00.545] <TB0>     INFO: Test took 1464ms.
[15:26:00.547] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:01.053] <TB0>     INFO: Expecting 2560 events.
[15:26:02.011] <TB0>     INFO: 2560 events read in total (243ms).
[15:26:02.011] <TB0>     INFO: Test took 1464ms.
[15:26:02.013] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:02.520] <TB0>     INFO: Expecting 2560 events.
[15:26:03.480] <TB0>     INFO: 2560 events read in total (245ms).
[15:26:03.480] <TB0>     INFO: Test took 1467ms.
[15:26:03.483] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:03.989] <TB0>     INFO: Expecting 2560 events.
[15:26:04.949] <TB0>     INFO: 2560 events read in total (245ms).
[15:26:04.949] <TB0>     INFO: Test took 1466ms.
[15:26:04.951] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:05.458] <TB0>     INFO: Expecting 2560 events.
[15:26:06.417] <TB0>     INFO: 2560 events read in total (245ms).
[15:26:06.417] <TB0>     INFO: Test took 1466ms.
[15:26:06.419] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:06.926] <TB0>     INFO: Expecting 2560 events.
[15:26:07.885] <TB0>     INFO: 2560 events read in total (244ms).
[15:26:07.885] <TB0>     INFO: Test took 1466ms.
[15:26:07.887] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:08.394] <TB0>     INFO: Expecting 2560 events.
[15:26:09.351] <TB0>     INFO: 2560 events read in total (242ms).
[15:26:09.352] <TB0>     INFO: Test took 1465ms.
[15:26:09.354] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:09.860] <TB0>     INFO: Expecting 2560 events.
[15:26:10.818] <TB0>     INFO: 2560 events read in total (243ms).
[15:26:10.818] <TB0>     INFO: Test took 1464ms.
[15:26:10.821] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:11.327] <TB0>     INFO: Expecting 2560 events.
[15:26:12.287] <TB0>     INFO: 2560 events read in total (245ms).
[15:26:12.287] <TB0>     INFO: Test took 1466ms.
[15:26:13.301] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[15:26:13.301] <TB0>     INFO: PH scale (per ROC):    77  71  80  69  69  70  71  69  73  74  79  70  68  67  71  69
[15:26:13.301] <TB0>     INFO: PH offset (per ROC):  167 165 154 182 191 175 176 192 194 175 187 184 192 174 178 184
[15:26:13.473] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:26:13.476] <TB0>     INFO: ######################################################################
[15:26:13.476] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:26:13.476] <TB0>     INFO: ######################################################################
[15:26:13.476] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:26:13.488] <TB0>     INFO: scanning low vcal = 10
[15:26:13.831] <TB0>     INFO: Expecting 41600 events.
[15:26:17.557] <TB0>     INFO: 41600 events read in total (3011ms).
[15:26:17.557] <TB0>     INFO: Test took 4069ms.
[15:26:17.558] <TB0>     INFO: scanning low vcal = 20
[15:26:18.064] <TB0>     INFO: Expecting 41600 events.
[15:26:21.784] <TB0>     INFO: 41600 events read in total (3005ms).
[15:26:21.785] <TB0>     INFO: Test took 4227ms.
[15:26:21.786] <TB0>     INFO: scanning low vcal = 30
[15:26:22.292] <TB0>     INFO: Expecting 41600 events.
[15:26:26.029] <TB0>     INFO: 41600 events read in total (3022ms).
[15:26:26.030] <TB0>     INFO: Test took 4243ms.
[15:26:26.032] <TB0>     INFO: scanning low vcal = 40
[15:26:26.531] <TB0>     INFO: Expecting 41600 events.
[15:26:30.774] <TB0>     INFO: 41600 events read in total (3528ms).
[15:26:30.774] <TB0>     INFO: Test took 4742ms.
[15:26:30.777] <TB0>     INFO: scanning low vcal = 50
[15:26:31.193] <TB0>     INFO: Expecting 41600 events.
[15:26:35.450] <TB0>     INFO: 41600 events read in total (3542ms).
[15:26:35.450] <TB0>     INFO: Test took 4673ms.
[15:26:35.453] <TB0>     INFO: scanning low vcal = 60
[15:26:35.872] <TB0>     INFO: Expecting 41600 events.
[15:26:40.132] <TB0>     INFO: 41600 events read in total (3545ms).
[15:26:40.133] <TB0>     INFO: Test took 4679ms.
[15:26:40.135] <TB0>     INFO: scanning low vcal = 70
[15:26:40.550] <TB0>     INFO: Expecting 41600 events.
[15:26:44.785] <TB0>     INFO: 41600 events read in total (3521ms).
[15:26:44.786] <TB0>     INFO: Test took 4651ms.
[15:26:44.789] <TB0>     INFO: scanning low vcal = 80
[15:26:45.210] <TB0>     INFO: Expecting 41600 events.
[15:26:49.451] <TB0>     INFO: 41600 events read in total (3526ms).
[15:26:49.452] <TB0>     INFO: Test took 4662ms.
[15:26:49.459] <TB0>     INFO: scanning low vcal = 90
[15:26:49.864] <TB0>     INFO: Expecting 41600 events.
[15:26:54.082] <TB0>     INFO: 41600 events read in total (3503ms).
[15:26:54.082] <TB0>     INFO: Test took 4623ms.
[15:26:54.086] <TB0>     INFO: scanning low vcal = 100
[15:26:54.504] <TB0>     INFO: Expecting 41600 events.
[15:26:58.865] <TB0>     INFO: 41600 events read in total (3645ms).
[15:26:58.866] <TB0>     INFO: Test took 4780ms.
[15:26:58.869] <TB0>     INFO: scanning low vcal = 110
[15:26:59.289] <TB0>     INFO: Expecting 41600 events.
[15:27:03.506] <TB0>     INFO: 41600 events read in total (3502ms).
[15:27:03.506] <TB0>     INFO: Test took 4637ms.
[15:27:03.509] <TB0>     INFO: scanning low vcal = 120
[15:27:03.930] <TB0>     INFO: Expecting 41600 events.
[15:27:08.152] <TB0>     INFO: 41600 events read in total (3508ms).
[15:27:08.153] <TB0>     INFO: Test took 4644ms.
[15:27:08.156] <TB0>     INFO: scanning low vcal = 130
[15:27:08.576] <TB0>     INFO: Expecting 41600 events.
[15:27:12.815] <TB0>     INFO: 41600 events read in total (3525ms).
[15:27:12.816] <TB0>     INFO: Test took 4660ms.
[15:27:12.819] <TB0>     INFO: scanning low vcal = 140
[15:27:13.239] <TB0>     INFO: Expecting 41600 events.
[15:27:17.460] <TB0>     INFO: 41600 events read in total (3507ms).
[15:27:17.461] <TB0>     INFO: Test took 4642ms.
[15:27:17.464] <TB0>     INFO: scanning low vcal = 150
[15:27:17.883] <TB0>     INFO: Expecting 41600 events.
[15:27:22.113] <TB0>     INFO: 41600 events read in total (3515ms).
[15:27:22.113] <TB0>     INFO: Test took 4649ms.
[15:27:22.116] <TB0>     INFO: scanning low vcal = 160
[15:27:22.537] <TB0>     INFO: Expecting 41600 events.
[15:27:26.813] <TB0>     INFO: 41600 events read in total (3561ms).
[15:27:26.814] <TB0>     INFO: Test took 4698ms.
[15:27:26.817] <TB0>     INFO: scanning low vcal = 170
[15:27:27.235] <TB0>     INFO: Expecting 41600 events.
[15:27:31.501] <TB0>     INFO: 41600 events read in total (3551ms).
[15:27:31.501] <TB0>     INFO: Test took 4684ms.
[15:27:31.506] <TB0>     INFO: scanning low vcal = 180
[15:27:31.921] <TB0>     INFO: Expecting 41600 events.
[15:27:36.181] <TB0>     INFO: 41600 events read in total (3545ms).
[15:27:36.182] <TB0>     INFO: Test took 4676ms.
[15:27:36.185] <TB0>     INFO: scanning low vcal = 190
[15:27:36.602] <TB0>     INFO: Expecting 41600 events.
[15:27:40.889] <TB0>     INFO: 41600 events read in total (3572ms).
[15:27:40.890] <TB0>     INFO: Test took 4705ms.
[15:27:40.892] <TB0>     INFO: scanning low vcal = 200
[15:27:41.308] <TB0>     INFO: Expecting 41600 events.
[15:27:45.570] <TB0>     INFO: 41600 events read in total (3547ms).
[15:27:45.570] <TB0>     INFO: Test took 4678ms.
[15:27:45.573] <TB0>     INFO: scanning low vcal = 210
[15:27:45.989] <TB0>     INFO: Expecting 41600 events.
[15:27:50.261] <TB0>     INFO: 41600 events read in total (3557ms).
[15:27:50.262] <TB0>     INFO: Test took 4689ms.
[15:27:50.265] <TB0>     INFO: scanning low vcal = 220
[15:27:50.681] <TB0>     INFO: Expecting 41600 events.
[15:27:54.935] <TB0>     INFO: 41600 events read in total (3539ms).
[15:27:54.936] <TB0>     INFO: Test took 4671ms.
[15:27:54.939] <TB0>     INFO: scanning low vcal = 230
[15:27:55.357] <TB0>     INFO: Expecting 41600 events.
[15:27:59.577] <TB0>     INFO: 41600 events read in total (3505ms).
[15:27:59.577] <TB0>     INFO: Test took 4638ms.
[15:27:59.580] <TB0>     INFO: scanning low vcal = 240
[15:27:59.999] <TB0>     INFO: Expecting 41600 events.
[15:28:04.265] <TB0>     INFO: 41600 events read in total (3551ms).
[15:28:04.266] <TB0>     INFO: Test took 4686ms.
[15:28:04.269] <TB0>     INFO: scanning low vcal = 250
[15:28:04.683] <TB0>     INFO: Expecting 41600 events.
[15:28:08.913] <TB0>     INFO: 41600 events read in total (3515ms).
[15:28:08.914] <TB0>     INFO: Test took 4645ms.
[15:28:08.918] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:28:09.336] <TB0>     INFO: Expecting 41600 events.
[15:28:13.582] <TB0>     INFO: 41600 events read in total (3532ms).
[15:28:13.583] <TB0>     INFO: Test took 4665ms.
[15:28:13.585] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:28:14.002] <TB0>     INFO: Expecting 41600 events.
[15:28:18.278] <TB0>     INFO: 41600 events read in total (3561ms).
[15:28:18.279] <TB0>     INFO: Test took 4694ms.
[15:28:18.282] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:28:18.698] <TB0>     INFO: Expecting 41600 events.
[15:28:22.981] <TB0>     INFO: 41600 events read in total (3568ms).
[15:28:22.982] <TB0>     INFO: Test took 4700ms.
[15:28:22.985] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:28:23.401] <TB0>     INFO: Expecting 41600 events.
[15:28:27.676] <TB0>     INFO: 41600 events read in total (3560ms).
[15:28:27.677] <TB0>     INFO: Test took 4692ms.
[15:28:27.679] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:28:28.098] <TB0>     INFO: Expecting 41600 events.
[15:28:32.366] <TB0>     INFO: 41600 events read in total (3553ms).
[15:28:32.366] <TB0>     INFO: Test took 4687ms.
[15:28:32.908] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:28:32.911] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:28:32.912] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:28:32.912] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:28:32.912] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:28:32.912] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:28:32.912] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:28:32.912] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:28:32.912] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:28:32.913] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:28:32.913] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:28:32.913] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:28:32.913] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:28:32.913] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:28:32.914] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:28:32.914] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:28:32.914] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:29:10.717] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:29:10.717] <TB0>     INFO: non-linearity mean:  0.960 0.957 0.958 0.954 0.954 0.956 0.955 0.959 0.958 0.955 0.963 0.953 0.956 0.953 0.958 0.952
[15:29:10.717] <TB0>     INFO: non-linearity RMS:   0.005 0.005 0.006 0.007 0.006 0.006 0.006 0.005 0.007 0.006 0.006 0.007 0.007 0.006 0.006 0.009
[15:29:10.717] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:29:10.740] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:29:10.762] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:29:10.784] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:29:10.806] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:29:10.828] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:29:10.850] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:29:10.873] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:29:10.895] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:29:10.917] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:29:10.939] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:29:10.961] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:29:10.983] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:29:11.005] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:29:11.027] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:29:11.049] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:29:11.072] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:29:11.072] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:29:11.079] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:29:11.079] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:29:11.082] <TB0>     INFO: ######################################################################
[15:29:11.082] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:29:11.082] <TB0>     INFO: ######################################################################
[15:29:11.084] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:29:11.094] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:29:11.094] <TB0>     INFO:     run 1 of 1
[15:29:11.094] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:29:11.436] <TB0>     INFO: Expecting 3120000 events.
[15:30:00.953] <TB0>     INFO: 1306900 events read in total (48802ms).
[15:30:50.964] <TB0>     INFO: 2608365 events read in total (98814ms).
[15:31:10.899] <TB0>     INFO: 3120000 events read in total (118749ms).
[15:31:10.936] <TB0>     INFO: Test took 119843ms.
[15:31:11.005] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:11.132] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:31:12.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:31:13.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:31:15.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:31:16.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:31:18.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:31:19.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:31:21.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:31:22.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:31:24.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:31:25.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:31:26.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:31:28.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:31:29.726] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:31:31.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:31:32.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:31:33.973] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393977856
[15:31:34.008] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:31:34.008] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.7206, RMS = 1.64507
[15:31:34.009] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:31:34.009] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:31:34.009] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2281, RMS = 1.79126
[15:31:34.009] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:31:34.010] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:31:34.010] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.819, RMS = 1.10386
[15:31:34.010] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:31:34.010] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:31:34.010] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7181, RMS = 1.11538
[15:31:34.010] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:31:34.011] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:31:34.011] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3272, RMS = 1.30022
[15:31:34.011] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:31:34.011] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:31:34.011] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7848, RMS = 1.58893
[15:31:34.012] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:31:34.013] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:31:34.013] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2969, RMS = 0.921322
[15:31:34.013] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:31:34.013] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:31:34.013] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1823, RMS = 1.06008
[15:31:34.013] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:31:34.014] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:31:34.014] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.169, RMS = 1.73565
[15:31:34.014] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:31:34.014] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:31:34.014] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.7212, RMS = 2.23418
[15:31:34.014] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:31:34.015] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:31:34.015] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9461, RMS = 1.74251
[15:31:34.015] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:31:34.015] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:31:34.015] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.853, RMS = 1.79727
[15:31:34.015] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:31:34.016] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:31:34.016] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5468, RMS = 1.5533
[15:31:34.016] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:31:34.016] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:31:34.016] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6168, RMS = 1.53066
[15:31:34.016] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:31:34.017] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:31:34.017] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7193, RMS = 1.24614
[15:31:34.017] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:31:34.017] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:31:34.017] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1025, RMS = 1.2438
[15:31:34.017] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:31:34.018] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:31:34.018] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3701, RMS = 1.48906
[15:31:34.018] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:31:34.018] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:31:34.018] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7345, RMS = 1.32449
[15:31:34.018] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:31:34.019] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:31:34.019] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8526, RMS = 1.16511
[15:31:34.019] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:31:34.019] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:31:34.019] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3146, RMS = 1.15637
[15:31:34.019] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:31:34.020] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:31:34.020] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2124, RMS = 0.904244
[15:31:34.020] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:31:34.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:31:34.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6778, RMS = 1.52586
[15:31:34.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:31:34.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:31:34.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7299, RMS = 1.18376
[15:31:34.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:31:34.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:31:34.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2917, RMS = 0.968858
[15:31:34.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:31:34.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:31:34.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.8624, RMS = 1.71684
[15:31:34.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:31:34.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:31:34.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6602, RMS = 1.93761
[15:31:34.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:31:34.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:31:34.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2677, RMS = 0.975966
[15:31:34.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:31:34.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:31:34.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3345, RMS = 1.40422
[15:31:34.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:31:34.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:31:34.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.1784, RMS = 1.50119
[15:31:34.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:31:34.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:31:34.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2221, RMS = 1.37784
[15:31:34.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:31:34.026] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:31:34.026] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9518, RMS = 1.61035
[15:31:34.026] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:31:34.026] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:31:34.026] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8724, RMS = 1.05851
[15:31:34.026] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:31:34.029] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:31:34.029] <TB0>     INFO: number of dead bumps (per ROC):     0  310    1    1    1    0    1    0    1    0    0    2    0    0    0    0
[15:31:34.029] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:31:34.125] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:31:34.125] <TB0>     INFO: enter test to run
[15:31:34.125] <TB0>     INFO:   test:  no parameter change
[15:31:34.126] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381mA
[15:31:34.127] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459mA
[15:31:34.127] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[15:31:34.127] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:31:34.585] <TB0>    QUIET: Connection to board 133 closed.
[15:31:34.589] <TB0>     INFO: pXar: this is the end, my friend
[15:31:34.589] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
