Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Sun Jun 12 19:07:37 2022
| Host         : ajit7 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : fpga_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.844        0.000                      0                17424        0.054        0.000                      0                17424        1.100        0.000                       0                  5907  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 8.333}        16.667          60.000          
  clkfbout_clk_wiz_0  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.844        0.000                      0                17424        0.054        0.000                      0                17424        7.565        0.000                       0                  5903  
  clkfbout_clk_wiz_0                                                                                                                                                   23.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  clocking/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  clocking/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  clocking/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 12.117ns (77.528%)  route 3.512ns (22.472%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 14.670 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.646    -2.262    ahir_inst/zeropad3D_instance/clk_out1
    DSP48_X3Y20          DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.739 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     0.739    ahir_inst/zeropad3D_instance/x__4_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.958 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, routed)           0.000     1.958    ahir_inst/zeropad3D_instance/x__5_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.035 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, routed)           0.443     3.479    ahir_inst/zeropad3D_instance/p_3_in[33]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     3.646 r  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, routed)           0.333     3.979    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.960     6.939 r  ahir_inst/zeropad3D_instance/x__9/PCOUT[47]
                         net (fo=1, routed)           0.000     6.939    ahir_inst/zeropad3D_instance/x__9_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     8.016 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, routed)           0.440     8.456    ahir_inst/zeropad3D_instance/p_5_in[36]
    SLICE_X117Y59        LUT3 (Prop_lut3_I0_O)        0.043     8.499 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, routed)           0.330     8.829    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
    SLICE_X116Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.136 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.136    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.190    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
    SLICE_X116Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.244 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.244    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_0
    SLICE_X116Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.298 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0_n_0
    SLICE_X116Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.410 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37/O[2]
                         net (fo=1, routed)           0.393     9.803    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37_n_5
    SLICE_X117Y67        LUT2 (Prop_lut2_I1_O)        0.127     9.930 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2/O
                         net (fo=1, routed)           0.000     9.930    ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.189 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.189    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13_n_0
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.300 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_4__0/O[0]
                         net (fo=5, routed)           0.428    10.728    ahir_inst_n_121
    SLICE_X114Y67        LUT2 (Prop_lut2_I1_O)        0.124    10.852 r  noBypass.ack1_i_67__0/O
                         net (fo=1, routed)           0.000    10.852    noBypass.ack1_i_67__0_n_0
    SLICE_X114Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.108 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.108    noBypass.ack1_reg_i_51_n_0
    SLICE_X114Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.162 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.162    noBypass.ack1_reg_i_38_n_0
    SLICE_X114Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.216 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.216    noBypass.ack1_reg_i_27__0_n_0
    SLICE_X114Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.270 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.270    noBypass.ack1_reg_i_18_n_0
    SLICE_X114Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    11.380 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, routed)          0.450    11.831    zeropad3D_instance/umax3_3071
    SLICE_X114Y63        LUT5 (Prop_lut5_I3_O)        0.128    11.959 f  noBypass.ack1_i_59__0/O
                         net (fo=1, routed)           0.425    12.384    noBypass.ack1_i_59__0_n_0
    SLICE_X116Y66        LUT4 (Prop_lut4_I3_O)        0.043    12.427 r  noBypass.ack1_i_45/O
                         net (fo=1, routed)           0.000    12.427    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
    SLICE_X116Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.683 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    12.683    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
    SLICE_X116Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.737 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.737    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
    SLICE_X116Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.791 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X116Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.845 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.845    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X116Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.899 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    12.899    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X116Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.975 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, routed)           0.269    13.243    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
    SLICE_X117Y72        LUT2 (Prop_lut2_I0_O)        0.124    13.367 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    13.367    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/PGen[0].RegFSM.rhs_state_reg
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.442    14.670    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.379    14.291    
                         clock uncertainty           -0.114    14.177    
    SLICE_X117Y72        FDRE (Setup_fdre_C_D)        0.034    14.211    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 12.117ns (77.528%)  route 3.512ns (22.472%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 14.670 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.646    -2.262    ahir_inst/zeropad3D_instance/clk_out1
    DSP48_X3Y20          DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.739 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     0.739    ahir_inst/zeropad3D_instance/x__4_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.958 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, routed)           0.000     1.958    ahir_inst/zeropad3D_instance/x__5_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.035 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, routed)           0.443     3.479    ahir_inst/zeropad3D_instance/p_3_in[33]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     3.646 f  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, routed)           0.333     3.979    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.960     6.939 r  ahir_inst/zeropad3D_instance/x__9/PCOUT[47]
                         net (fo=1, routed)           0.000     6.939    ahir_inst/zeropad3D_instance/x__9_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     8.016 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, routed)           0.440     8.456    ahir_inst/zeropad3D_instance/p_5_in[36]
    SLICE_X117Y59        LUT3 (Prop_lut3_I0_O)        0.043     8.499 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, routed)           0.330     8.829    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
    SLICE_X116Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.136 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.136    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.190    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
    SLICE_X116Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.244 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.244    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_0
    SLICE_X116Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.298 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0_n_0
    SLICE_X116Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.410 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37/O[2]
                         net (fo=1, routed)           0.393     9.803    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37_n_5
    SLICE_X117Y67        LUT2 (Prop_lut2_I1_O)        0.127     9.930 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2/O
                         net (fo=1, routed)           0.000     9.930    ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.189 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.189    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13_n_0
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.300 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_4__0/O[0]
                         net (fo=5, routed)           0.428    10.728    ahir_inst_n_121
    SLICE_X114Y67        LUT2 (Prop_lut2_I1_O)        0.124    10.852 r  noBypass.ack1_i_67__0/O
                         net (fo=1, routed)           0.000    10.852    noBypass.ack1_i_67__0_n_0
    SLICE_X114Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.108 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.108    noBypass.ack1_reg_i_51_n_0
    SLICE_X114Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.162 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.162    noBypass.ack1_reg_i_38_n_0
    SLICE_X114Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.216 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.216    noBypass.ack1_reg_i_27__0_n_0
    SLICE_X114Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.270 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.270    noBypass.ack1_reg_i_18_n_0
    SLICE_X114Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    11.380 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, routed)          0.450    11.831    zeropad3D_instance/umax3_3071
    SLICE_X114Y63        LUT5 (Prop_lut5_I3_O)        0.128    11.959 f  noBypass.ack1_i_59__0/O
                         net (fo=1, routed)           0.425    12.384    noBypass.ack1_i_59__0_n_0
    SLICE_X116Y66        LUT4 (Prop_lut4_I3_O)        0.043    12.427 r  noBypass.ack1_i_45/O
                         net (fo=1, routed)           0.000    12.427    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
    SLICE_X116Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.683 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    12.683    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
    SLICE_X116Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.737 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.737    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
    SLICE_X116Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.791 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X116Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.845 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.845    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X116Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.899 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    12.899    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X116Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.975 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, routed)           0.269    13.243    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
    SLICE_X117Y72        LUT2 (Prop_lut2_I0_O)        0.124    13.367 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    13.367    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/PGen[0].RegFSM.rhs_state_reg
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.442    14.670    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.379    14.291    
                         clock uncertainty           -0.114    14.177    
    SLICE_X117Y72        FDRE (Setup_fdre_C_D)        0.034    14.211    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 12.117ns (77.528%)  route 3.512ns (22.472%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 14.670 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.646    -2.262    ahir_inst/zeropad3D_instance/clk_out1
    DSP48_X3Y20          DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.739 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     0.739    ahir_inst/zeropad3D_instance/x__4_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.958 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, routed)           0.000     1.958    ahir_inst/zeropad3D_instance/x__5_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.035 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, routed)           0.443     3.479    ahir_inst/zeropad3D_instance/p_3_in[33]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     3.646 r  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, routed)           0.333     3.979    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.960     6.939 f  ahir_inst/zeropad3D_instance/x__9/PCOUT[47]
                         net (fo=1, routed)           0.000     6.939    ahir_inst/zeropad3D_instance/x__9_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     8.016 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, routed)           0.440     8.456    ahir_inst/zeropad3D_instance/p_5_in[36]
    SLICE_X117Y59        LUT3 (Prop_lut3_I0_O)        0.043     8.499 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, routed)           0.330     8.829    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
    SLICE_X116Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.136 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.136    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.190    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
    SLICE_X116Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.244 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.244    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_0
    SLICE_X116Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.298 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0_n_0
    SLICE_X116Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.410 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37/O[2]
                         net (fo=1, routed)           0.393     9.803    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37_n_5
    SLICE_X117Y67        LUT2 (Prop_lut2_I1_O)        0.127     9.930 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2/O
                         net (fo=1, routed)           0.000     9.930    ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.189 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.189    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13_n_0
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.300 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_4__0/O[0]
                         net (fo=5, routed)           0.428    10.728    ahir_inst_n_121
    SLICE_X114Y67        LUT2 (Prop_lut2_I1_O)        0.124    10.852 r  noBypass.ack1_i_67__0/O
                         net (fo=1, routed)           0.000    10.852    noBypass.ack1_i_67__0_n_0
    SLICE_X114Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.108 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.108    noBypass.ack1_reg_i_51_n_0
    SLICE_X114Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.162 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.162    noBypass.ack1_reg_i_38_n_0
    SLICE_X114Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.216 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.216    noBypass.ack1_reg_i_27__0_n_0
    SLICE_X114Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.270 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.270    noBypass.ack1_reg_i_18_n_0
    SLICE_X114Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    11.380 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, routed)          0.450    11.831    zeropad3D_instance/umax3_3071
    SLICE_X114Y63        LUT5 (Prop_lut5_I3_O)        0.128    11.959 f  noBypass.ack1_i_59__0/O
                         net (fo=1, routed)           0.425    12.384    noBypass.ack1_i_59__0_n_0
    SLICE_X116Y66        LUT4 (Prop_lut4_I3_O)        0.043    12.427 r  noBypass.ack1_i_45/O
                         net (fo=1, routed)           0.000    12.427    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
    SLICE_X116Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.683 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    12.683    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
    SLICE_X116Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.737 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.737    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
    SLICE_X116Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.791 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X116Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.845 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.845    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X116Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.899 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    12.899    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X116Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.975 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, routed)           0.269    13.243    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
    SLICE_X117Y72        LUT2 (Prop_lut2_I0_O)        0.124    13.367 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    13.367    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/PGen[0].RegFSM.rhs_state_reg
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.442    14.670    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.379    14.291    
                         clock uncertainty           -0.114    14.177    
    SLICE_X117Y72        FDRE (Setup_fdre_C_D)        0.034    14.211    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 12.117ns (77.528%)  route 3.512ns (22.472%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 14.670 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.646    -2.262    ahir_inst/zeropad3D_instance/clk_out1
    DSP48_X3Y20          DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.739 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     0.739    ahir_inst/zeropad3D_instance/x__4_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.958 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, routed)           0.000     1.958    ahir_inst/zeropad3D_instance/x__5_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.035 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, routed)           0.443     3.479    ahir_inst/zeropad3D_instance/p_3_in[33]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     3.646 f  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, routed)           0.333     3.979    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.960     6.939 f  ahir_inst/zeropad3D_instance/x__9/PCOUT[47]
                         net (fo=1, routed)           0.000     6.939    ahir_inst/zeropad3D_instance/x__9_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     8.016 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, routed)           0.440     8.456    ahir_inst/zeropad3D_instance/p_5_in[36]
    SLICE_X117Y59        LUT3 (Prop_lut3_I0_O)        0.043     8.499 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, routed)           0.330     8.829    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
    SLICE_X116Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.136 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.136    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.190    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
    SLICE_X116Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.244 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.244    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_0
    SLICE_X116Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.298 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0_n_0
    SLICE_X116Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.410 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37/O[2]
                         net (fo=1, routed)           0.393     9.803    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37_n_5
    SLICE_X117Y67        LUT2 (Prop_lut2_I1_O)        0.127     9.930 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2/O
                         net (fo=1, routed)           0.000     9.930    ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.189 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.189    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13_n_0
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.300 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_4__0/O[0]
                         net (fo=5, routed)           0.428    10.728    ahir_inst_n_121
    SLICE_X114Y67        LUT2 (Prop_lut2_I1_O)        0.124    10.852 r  noBypass.ack1_i_67__0/O
                         net (fo=1, routed)           0.000    10.852    noBypass.ack1_i_67__0_n_0
    SLICE_X114Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.108 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.108    noBypass.ack1_reg_i_51_n_0
    SLICE_X114Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.162 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.162    noBypass.ack1_reg_i_38_n_0
    SLICE_X114Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.216 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.216    noBypass.ack1_reg_i_27__0_n_0
    SLICE_X114Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.270 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.270    noBypass.ack1_reg_i_18_n_0
    SLICE_X114Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    11.380 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, routed)          0.450    11.831    zeropad3D_instance/umax3_3071
    SLICE_X114Y63        LUT5 (Prop_lut5_I3_O)        0.128    11.959 f  noBypass.ack1_i_59__0/O
                         net (fo=1, routed)           0.425    12.384    noBypass.ack1_i_59__0_n_0
    SLICE_X116Y66        LUT4 (Prop_lut4_I3_O)        0.043    12.427 r  noBypass.ack1_i_45/O
                         net (fo=1, routed)           0.000    12.427    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
    SLICE_X116Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.683 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    12.683    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
    SLICE_X116Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.737 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.737    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
    SLICE_X116Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.791 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X116Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.845 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.845    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X116Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.899 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    12.899    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X116Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.975 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, routed)           0.269    13.243    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
    SLICE_X117Y72        LUT2 (Prop_lut2_I0_O)        0.124    13.367 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    13.367    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/PGen[0].RegFSM.rhs_state_reg
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.442    14.670    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.379    14.291    
                         clock uncertainty           -0.114    14.177    
    SLICE_X117Y72        FDRE (Setup_fdre_C_D)        0.034    14.211    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 12.117ns (77.528%)  route 3.512ns (22.472%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 14.670 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.646    -2.262    ahir_inst/zeropad3D_instance/clk_out1
    DSP48_X3Y20          DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.739 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     0.739    ahir_inst/zeropad3D_instance/x__4_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.958 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, routed)           0.000     1.958    ahir_inst/zeropad3D_instance/x__5_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.035 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, routed)           0.443     3.479    ahir_inst/zeropad3D_instance/p_3_in[33]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     3.646 r  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, routed)           0.333     3.979    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[46])
                                                      2.960     6.939 r  ahir_inst/zeropad3D_instance/x__9/PCOUT[46]
                         net (fo=1, routed)           0.000     6.939    ahir_inst/zeropad3D_instance/x__9_n_107
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[46]_P[2])
                                                      1.077     8.016 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, routed)           0.440     8.456    ahir_inst/zeropad3D_instance/p_5_in[36]
    SLICE_X117Y59        LUT3 (Prop_lut3_I0_O)        0.043     8.499 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, routed)           0.330     8.829    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
    SLICE_X116Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.136 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.136    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.190    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
    SLICE_X116Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.244 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.244    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_0
    SLICE_X116Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.298 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0_n_0
    SLICE_X116Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.410 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37/O[2]
                         net (fo=1, routed)           0.393     9.803    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37_n_5
    SLICE_X117Y67        LUT2 (Prop_lut2_I1_O)        0.127     9.930 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2/O
                         net (fo=1, routed)           0.000     9.930    ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.189 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.189    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13_n_0
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.300 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_4__0/O[0]
                         net (fo=5, routed)           0.428    10.728    ahir_inst_n_121
    SLICE_X114Y67        LUT2 (Prop_lut2_I1_O)        0.124    10.852 r  noBypass.ack1_i_67__0/O
                         net (fo=1, routed)           0.000    10.852    noBypass.ack1_i_67__0_n_0
    SLICE_X114Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.108 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.108    noBypass.ack1_reg_i_51_n_0
    SLICE_X114Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.162 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.162    noBypass.ack1_reg_i_38_n_0
    SLICE_X114Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.216 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.216    noBypass.ack1_reg_i_27__0_n_0
    SLICE_X114Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.270 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.270    noBypass.ack1_reg_i_18_n_0
    SLICE_X114Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    11.380 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, routed)          0.450    11.831    zeropad3D_instance/umax3_3071
    SLICE_X114Y63        LUT5 (Prop_lut5_I3_O)        0.128    11.959 f  noBypass.ack1_i_59__0/O
                         net (fo=1, routed)           0.425    12.384    noBypass.ack1_i_59__0_n_0
    SLICE_X116Y66        LUT4 (Prop_lut4_I3_O)        0.043    12.427 r  noBypass.ack1_i_45/O
                         net (fo=1, routed)           0.000    12.427    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
    SLICE_X116Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.683 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    12.683    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
    SLICE_X116Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.737 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.737    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
    SLICE_X116Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.791 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X116Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.845 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.845    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X116Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.899 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    12.899    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X116Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.975 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, routed)           0.269    13.243    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
    SLICE_X117Y72        LUT2 (Prop_lut2_I0_O)        0.124    13.367 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    13.367    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/PGen[0].RegFSM.rhs_state_reg
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.442    14.670    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.379    14.291    
                         clock uncertainty           -0.114    14.177    
    SLICE_X117Y72        FDRE (Setup_fdre_C_D)        0.034    14.211    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 12.117ns (77.528%)  route 3.512ns (22.472%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 14.670 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.646    -2.262    ahir_inst/zeropad3D_instance/clk_out1
    DSP48_X3Y20          DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.739 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     0.739    ahir_inst/zeropad3D_instance/x__4_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.958 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, routed)           0.000     1.958    ahir_inst/zeropad3D_instance/x__5_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.035 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, routed)           0.443     3.479    ahir_inst/zeropad3D_instance/p_3_in[33]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     3.646 f  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, routed)           0.333     3.979    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[46])
                                                      2.960     6.939 r  ahir_inst/zeropad3D_instance/x__9/PCOUT[46]
                         net (fo=1, routed)           0.000     6.939    ahir_inst/zeropad3D_instance/x__9_n_107
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[46]_P[2])
                                                      1.077     8.016 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, routed)           0.440     8.456    ahir_inst/zeropad3D_instance/p_5_in[36]
    SLICE_X117Y59        LUT3 (Prop_lut3_I0_O)        0.043     8.499 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, routed)           0.330     8.829    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
    SLICE_X116Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.136 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.136    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.190    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
    SLICE_X116Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.244 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.244    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_0
    SLICE_X116Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.298 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0_n_0
    SLICE_X116Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.410 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37/O[2]
                         net (fo=1, routed)           0.393     9.803    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37_n_5
    SLICE_X117Y67        LUT2 (Prop_lut2_I1_O)        0.127     9.930 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2/O
                         net (fo=1, routed)           0.000     9.930    ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.189 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.189    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13_n_0
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.300 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_4__0/O[0]
                         net (fo=5, routed)           0.428    10.728    ahir_inst_n_121
    SLICE_X114Y67        LUT2 (Prop_lut2_I1_O)        0.124    10.852 r  noBypass.ack1_i_67__0/O
                         net (fo=1, routed)           0.000    10.852    noBypass.ack1_i_67__0_n_0
    SLICE_X114Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.108 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.108    noBypass.ack1_reg_i_51_n_0
    SLICE_X114Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.162 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.162    noBypass.ack1_reg_i_38_n_0
    SLICE_X114Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.216 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.216    noBypass.ack1_reg_i_27__0_n_0
    SLICE_X114Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.270 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.270    noBypass.ack1_reg_i_18_n_0
    SLICE_X114Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    11.380 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, routed)          0.450    11.831    zeropad3D_instance/umax3_3071
    SLICE_X114Y63        LUT5 (Prop_lut5_I3_O)        0.128    11.959 f  noBypass.ack1_i_59__0/O
                         net (fo=1, routed)           0.425    12.384    noBypass.ack1_i_59__0_n_0
    SLICE_X116Y66        LUT4 (Prop_lut4_I3_O)        0.043    12.427 r  noBypass.ack1_i_45/O
                         net (fo=1, routed)           0.000    12.427    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
    SLICE_X116Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.683 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    12.683    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
    SLICE_X116Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.737 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.737    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
    SLICE_X116Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.791 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X116Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.845 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.845    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X116Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.899 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    12.899    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X116Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.975 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, routed)           0.269    13.243    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
    SLICE_X117Y72        LUT2 (Prop_lut2_I0_O)        0.124    13.367 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    13.367    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/PGen[0].RegFSM.rhs_state_reg
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.442    14.670    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.379    14.291    
                         clock uncertainty           -0.114    14.177    
    SLICE_X117Y72        FDRE (Setup_fdre_C_D)        0.034    14.211    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 12.117ns (77.528%)  route 3.512ns (22.472%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 14.670 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.646    -2.262    ahir_inst/zeropad3D_instance/clk_out1
    DSP48_X3Y20          DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.739 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     0.739    ahir_inst/zeropad3D_instance/x__4_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.958 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, routed)           0.000     1.958    ahir_inst/zeropad3D_instance/x__5_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.035 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, routed)           0.443     3.479    ahir_inst/zeropad3D_instance/p_3_in[33]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     3.646 r  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, routed)           0.333     3.979    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[46])
                                                      2.960     6.939 f  ahir_inst/zeropad3D_instance/x__9/PCOUT[46]
                         net (fo=1, routed)           0.000     6.939    ahir_inst/zeropad3D_instance/x__9_n_107
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[46]_P[2])
                                                      1.077     8.016 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, routed)           0.440     8.456    ahir_inst/zeropad3D_instance/p_5_in[36]
    SLICE_X117Y59        LUT3 (Prop_lut3_I0_O)        0.043     8.499 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, routed)           0.330     8.829    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
    SLICE_X116Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.136 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.136    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.190    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
    SLICE_X116Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.244 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.244    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_0
    SLICE_X116Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.298 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0_n_0
    SLICE_X116Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.410 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37/O[2]
                         net (fo=1, routed)           0.393     9.803    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37_n_5
    SLICE_X117Y67        LUT2 (Prop_lut2_I1_O)        0.127     9.930 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2/O
                         net (fo=1, routed)           0.000     9.930    ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.189 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.189    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13_n_0
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.300 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_4__0/O[0]
                         net (fo=5, routed)           0.428    10.728    ahir_inst_n_121
    SLICE_X114Y67        LUT2 (Prop_lut2_I1_O)        0.124    10.852 r  noBypass.ack1_i_67__0/O
                         net (fo=1, routed)           0.000    10.852    noBypass.ack1_i_67__0_n_0
    SLICE_X114Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.108 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.108    noBypass.ack1_reg_i_51_n_0
    SLICE_X114Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.162 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.162    noBypass.ack1_reg_i_38_n_0
    SLICE_X114Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.216 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.216    noBypass.ack1_reg_i_27__0_n_0
    SLICE_X114Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.270 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.270    noBypass.ack1_reg_i_18_n_0
    SLICE_X114Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    11.380 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, routed)          0.450    11.831    zeropad3D_instance/umax3_3071
    SLICE_X114Y63        LUT5 (Prop_lut5_I3_O)        0.128    11.959 f  noBypass.ack1_i_59__0/O
                         net (fo=1, routed)           0.425    12.384    noBypass.ack1_i_59__0_n_0
    SLICE_X116Y66        LUT4 (Prop_lut4_I3_O)        0.043    12.427 r  noBypass.ack1_i_45/O
                         net (fo=1, routed)           0.000    12.427    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
    SLICE_X116Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.683 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    12.683    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
    SLICE_X116Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.737 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.737    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
    SLICE_X116Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.791 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X116Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.845 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.845    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X116Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.899 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    12.899    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X116Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.975 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, routed)           0.269    13.243    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
    SLICE_X117Y72        LUT2 (Prop_lut2_I0_O)        0.124    13.367 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    13.367    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/PGen[0].RegFSM.rhs_state_reg
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.442    14.670    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.379    14.291    
                         clock uncertainty           -0.114    14.177    
    SLICE_X117Y72        FDRE (Setup_fdre_C_D)        0.034    14.211    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 12.117ns (77.528%)  route 3.512ns (22.472%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 14.670 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.646    -2.262    ahir_inst/zeropad3D_instance/clk_out1
    DSP48_X3Y20          DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.739 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     0.739    ahir_inst/zeropad3D_instance/x__4_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.958 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, routed)           0.000     1.958    ahir_inst/zeropad3D_instance/x__5_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.035 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, routed)           0.443     3.479    ahir_inst/zeropad3D_instance/p_3_in[33]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     3.646 f  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, routed)           0.333     3.979    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[46])
                                                      2.960     6.939 f  ahir_inst/zeropad3D_instance/x__9/PCOUT[46]
                         net (fo=1, routed)           0.000     6.939    ahir_inst/zeropad3D_instance/x__9_n_107
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[46]_P[2])
                                                      1.077     8.016 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, routed)           0.440     8.456    ahir_inst/zeropad3D_instance/p_5_in[36]
    SLICE_X117Y59        LUT3 (Prop_lut3_I0_O)        0.043     8.499 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, routed)           0.330     8.829    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
    SLICE_X116Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.136 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.136    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.190    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
    SLICE_X116Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.244 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.244    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_0
    SLICE_X116Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.298 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0_n_0
    SLICE_X116Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.410 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37/O[2]
                         net (fo=1, routed)           0.393     9.803    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37_n_5
    SLICE_X117Y67        LUT2 (Prop_lut2_I1_O)        0.127     9.930 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2/O
                         net (fo=1, routed)           0.000     9.930    ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.189 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.189    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13_n_0
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.300 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_4__0/O[0]
                         net (fo=5, routed)           0.428    10.728    ahir_inst_n_121
    SLICE_X114Y67        LUT2 (Prop_lut2_I1_O)        0.124    10.852 r  noBypass.ack1_i_67__0/O
                         net (fo=1, routed)           0.000    10.852    noBypass.ack1_i_67__0_n_0
    SLICE_X114Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.108 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.108    noBypass.ack1_reg_i_51_n_0
    SLICE_X114Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.162 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.162    noBypass.ack1_reg_i_38_n_0
    SLICE_X114Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.216 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.216    noBypass.ack1_reg_i_27__0_n_0
    SLICE_X114Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.270 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.270    noBypass.ack1_reg_i_18_n_0
    SLICE_X114Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    11.380 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, routed)          0.450    11.831    zeropad3D_instance/umax3_3071
    SLICE_X114Y63        LUT5 (Prop_lut5_I3_O)        0.128    11.959 f  noBypass.ack1_i_59__0/O
                         net (fo=1, routed)           0.425    12.384    noBypass.ack1_i_59__0_n_0
    SLICE_X116Y66        LUT4 (Prop_lut4_I3_O)        0.043    12.427 r  noBypass.ack1_i_45/O
                         net (fo=1, routed)           0.000    12.427    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
    SLICE_X116Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.683 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    12.683    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
    SLICE_X116Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.737 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.737    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
    SLICE_X116Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.791 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X116Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.845 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.845    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X116Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.899 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    12.899    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X116Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.975 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, routed)           0.269    13.243    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
    SLICE_X117Y72        LUT2 (Prop_lut2_I0_O)        0.124    13.367 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    13.367    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/PGen[0].RegFSM.rhs_state_reg
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.442    14.670    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.379    14.291    
                         clock uncertainty           -0.114    14.177    
    SLICE_X117Y72        FDRE (Setup_fdre_C_D)        0.034    14.211    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 12.117ns (77.528%)  route 3.512ns (22.472%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 14.670 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.646    -2.262    ahir_inst/zeropad3D_instance/clk_out1
    DSP48_X3Y20          DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.739 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     0.739    ahir_inst/zeropad3D_instance/x__4_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.958 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, routed)           0.000     1.958    ahir_inst/zeropad3D_instance/x__5_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.035 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, routed)           0.443     3.479    ahir_inst/zeropad3D_instance/p_3_in[33]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     3.646 r  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, routed)           0.333     3.979    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[45])
                                                      2.960     6.939 r  ahir_inst/zeropad3D_instance/x__9/PCOUT[45]
                         net (fo=1, routed)           0.000     6.939    ahir_inst/zeropad3D_instance/x__9_n_108
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[45]_P[2])
                                                      1.077     8.016 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, routed)           0.440     8.456    ahir_inst/zeropad3D_instance/p_5_in[36]
    SLICE_X117Y59        LUT3 (Prop_lut3_I0_O)        0.043     8.499 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, routed)           0.330     8.829    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
    SLICE_X116Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.136 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.136    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.190    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
    SLICE_X116Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.244 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.244    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_0
    SLICE_X116Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.298 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0_n_0
    SLICE_X116Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.410 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37/O[2]
                         net (fo=1, routed)           0.393     9.803    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37_n_5
    SLICE_X117Y67        LUT2 (Prop_lut2_I1_O)        0.127     9.930 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2/O
                         net (fo=1, routed)           0.000     9.930    ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.189 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.189    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13_n_0
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.300 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_4__0/O[0]
                         net (fo=5, routed)           0.428    10.728    ahir_inst_n_121
    SLICE_X114Y67        LUT2 (Prop_lut2_I1_O)        0.124    10.852 r  noBypass.ack1_i_67__0/O
                         net (fo=1, routed)           0.000    10.852    noBypass.ack1_i_67__0_n_0
    SLICE_X114Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.108 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.108    noBypass.ack1_reg_i_51_n_0
    SLICE_X114Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.162 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.162    noBypass.ack1_reg_i_38_n_0
    SLICE_X114Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.216 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.216    noBypass.ack1_reg_i_27__0_n_0
    SLICE_X114Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.270 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.270    noBypass.ack1_reg_i_18_n_0
    SLICE_X114Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    11.380 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, routed)          0.450    11.831    zeropad3D_instance/umax3_3071
    SLICE_X114Y63        LUT5 (Prop_lut5_I3_O)        0.128    11.959 f  noBypass.ack1_i_59__0/O
                         net (fo=1, routed)           0.425    12.384    noBypass.ack1_i_59__0_n_0
    SLICE_X116Y66        LUT4 (Prop_lut4_I3_O)        0.043    12.427 r  noBypass.ack1_i_45/O
                         net (fo=1, routed)           0.000    12.427    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
    SLICE_X116Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.683 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    12.683    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
    SLICE_X116Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.737 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.737    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
    SLICE_X116Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.791 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X116Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.845 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.845    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X116Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.899 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    12.899    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X116Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.975 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, routed)           0.269    13.243    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
    SLICE_X117Y72        LUT2 (Prop_lut2_I0_O)        0.124    13.367 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    13.367    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/PGen[0].RegFSM.rhs_state_reg
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.442    14.670    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.379    14.291    
                         clock uncertainty           -0.114    14.177    
    SLICE_X117Y72        FDRE (Setup_fdre_C_D)        0.034    14.211    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 12.117ns (77.528%)  route 3.512ns (22.472%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 14.670 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.262ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.646    -2.262    ahir_inst/zeropad3D_instance/clk_out1
    DSP48_X3Y20          DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.739 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, routed)           0.000     0.739    ahir_inst/zeropad3D_instance/x__4_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.958 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, routed)           0.000     1.958    ahir_inst/zeropad3D_instance/x__5_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.035 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, routed)           0.443     3.479    ahir_inst/zeropad3D_instance/p_3_in[33]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     3.646 f  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, routed)           0.333     3.979    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[45])
                                                      2.960     6.939 r  ahir_inst/zeropad3D_instance/x__9/PCOUT[45]
                         net (fo=1, routed)           0.000     6.939    ahir_inst/zeropad3D_instance/x__9_n_108
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[45]_P[2])
                                                      1.077     8.016 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, routed)           0.440     8.456    ahir_inst/zeropad3D_instance/p_5_in[36]
    SLICE_X117Y59        LUT3 (Prop_lut3_I0_O)        0.043     8.499 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, routed)           0.330     8.829    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
    SLICE_X116Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     9.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.136 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.136    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.190    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
    SLICE_X116Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.244 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.244    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_0
    SLICE_X116Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.298 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57__0_n_0
    SLICE_X116Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.410 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37/O[2]
                         net (fo=1, routed)           0.393     9.803    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_37_n_5
    SLICE_X117Y67        LUT2 (Prop_lut2_I1_O)        0.127     9.930 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2/O
                         net (fo=1, routed)           0.000     9.930    ahir_inst/zeropad3D_instance/noBypass.ack1_i_25__2_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.189 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.189    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13_n_0
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.300 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_4__0/O[0]
                         net (fo=5, routed)           0.428    10.728    ahir_inst_n_121
    SLICE_X114Y67        LUT2 (Prop_lut2_I1_O)        0.124    10.852 r  noBypass.ack1_i_67__0/O
                         net (fo=1, routed)           0.000    10.852    noBypass.ack1_i_67__0_n_0
    SLICE_X114Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.108 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.108    noBypass.ack1_reg_i_51_n_0
    SLICE_X114Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.162 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.162    noBypass.ack1_reg_i_38_n_0
    SLICE_X114Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.216 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.216    noBypass.ack1_reg_i_27__0_n_0
    SLICE_X114Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.270 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.270    noBypass.ack1_reg_i_18_n_0
    SLICE_X114Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    11.380 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, routed)          0.450    11.831    zeropad3D_instance/umax3_3071
    SLICE_X114Y63        LUT5 (Prop_lut5_I3_O)        0.128    11.959 f  noBypass.ack1_i_59__0/O
                         net (fo=1, routed)           0.425    12.384    noBypass.ack1_i_59__0_n_0
    SLICE_X116Y66        LUT4 (Prop_lut4_I3_O)        0.043    12.427 r  noBypass.ack1_i_45/O
                         net (fo=1, routed)           0.000    12.427    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
    SLICE_X116Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.683 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    12.683    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
    SLICE_X116Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.737 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.737    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
    SLICE_X116Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.791 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X116Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.845 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.845    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X116Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.899 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    12.899    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X116Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.975 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, routed)           0.269    13.243    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
    SLICE_X117Y72        LUT2 (Prop_lut2_I0_O)        0.124    13.367 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    13.367    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/PGen[0].RegFSM.rhs_state_reg
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        1.442    14.670    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
    SLICE_X117Y72        FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.379    14.291    
                         clock uncertainty           -0.114    14.177    
    SLICE_X117Y72        FDRE (Setup_fdre_C_D)        0.034    14.211    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                  0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.847%)  route 0.157ns (61.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.589    -0.465    uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/clk_out1
    SLICE_X77Y111        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/Q
                         net (fo=71, routed)          0.157    -0.207    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/if_stmt_73_branch_ack_1
    SLICE_X81Y112        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.810    -0.657    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X81Y112        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                         clock pessimism              0.386    -0.272    
    SLICE_X81Y112        FDRE (Hold_fdre_C_CE)        0.010    -0.262    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.847%)  route 0.157ns (61.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.589    -0.465    uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/clk_out1
    SLICE_X77Y111        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE (Prop_fdre_C_Q)         0.100    -0.365 f  uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/Q
                         net (fo=71, routed)          0.157    -0.207    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/if_stmt_73_branch_ack_1
    SLICE_X81Y112        FDRE                                         f  uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.810    -0.657    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X81Y112        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]/C
                         clock pessimism              0.386    -0.272    
    SLICE_X81Y112        FDRE (Hold_fdre_C_CE)        0.010    -0.262    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.847%)  route 0.157ns (61.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.589    -0.465    uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/clk_out1
    SLICE_X77Y111        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/Q
                         net (fo=71, routed)          0.157    -0.207    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/if_stmt_73_branch_ack_1
    SLICE_X81Y112        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.810    -0.657    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X81Y112        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                         clock pessimism              0.386    -0.272    
    SLICE_X81Y112        FDRE (Hold_fdre_C_CE)        0.010    -0.262    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.847%)  route 0.157ns (61.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.589    -0.465    uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/clk_out1
    SLICE_X77Y111        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE (Prop_fdre_C_Q)         0.100    -0.365 f  uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/Q
                         net (fo=71, routed)          0.157    -0.207    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/if_stmt_73_branch_ack_1
    SLICE_X81Y112        FDRE                                         f  uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.810    -0.657    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X81Y112        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                         clock pessimism              0.386    -0.272    
    SLICE_X81Y112        FDRE (Hold_fdre_C_CE)        0.010    -0.262    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.847%)  route 0.157ns (61.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.589    -0.465    uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/clk_out1
    SLICE_X77Y111        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/Q
                         net (fo=71, routed)          0.157    -0.207    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/if_stmt_73_branch_ack_1
    SLICE_X81Y112        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.810    -0.657    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X81Y112        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/C
                         clock pessimism              0.386    -0.272    
    SLICE_X81Y112        FDRE (Hold_fdre_C_CE)        0.010    -0.262    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.847%)  route 0.157ns (61.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.589    -0.465    uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/clk_out1
    SLICE_X77Y111        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE (Prop_fdre_C_Q)         0.100    -0.365 f  uart_inst/bcc_inst/my_gcd_instance/data_path.if_stmt_73_branch.branch_instance/noBypass.ack1_reg/Q
                         net (fo=71, routed)          0.157    -0.207    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/if_stmt_73_branch_ack_1
    SLICE_X81Y112        FDRE                                         f  uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.810    -0.657    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X81Y112        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/C
                         clock pessimism              0.386    -0.272    
    SLICE_X81Y112        FDRE (Hold_fdre_C_CE)        0.010    -0.262    uart_inst/bcc_inst/my_gcd_instance/data_path.ntB_72_20_buf_block.ntB_72_20_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_A_instance/data_path.MUX_1063_inst_block.MUX_1063_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.091ns (27.843%)  route 0.236ns (72.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.648    -0.406    ahir_inst/zeropad3D_A_instance/data_path.MUX_1063_inst_block.MUX_1063_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X84Y57         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.MUX_1063_inst_block.MUX_1063_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.091    -0.315 r  ahir_inst/zeropad3D_A_instance/data_path.MUX_1063_inst_block.MUX_1063_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[37]/Q
                         net (fo=2, routed)           0.236    -0.079    ahir_inst/zeropad3D_A_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[54]
    SLICE_X89Y47         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.963    -0.504    ahir_inst/zeropad3D_A_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X89Y47         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][55]/C
                         clock pessimism              0.366    -0.139    
    SLICE_X89Y47         FDRE (Hold_fdre_C_D)         0.002    -0.137    ahir_inst/zeropad3D_A_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][55]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_A_instance/data_path.MUX_1063_inst_block.MUX_1063_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.091ns (27.843%)  route 0.236ns (72.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.648    -0.406    ahir_inst/zeropad3D_A_instance/data_path.MUX_1063_inst_block.MUX_1063_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X84Y57         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.MUX_1063_inst_block.MUX_1063_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.091    -0.315 f  ahir_inst/zeropad3D_A_instance/data_path.MUX_1063_inst_block.MUX_1063_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[37]/Q
                         net (fo=2, routed)           0.236    -0.079    ahir_inst/zeropad3D_A_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[54]
    SLICE_X89Y47         FDRE                                         f  ahir_inst/zeropad3D_A_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.963    -0.504    ahir_inst/zeropad3D_A_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X89Y47         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][55]/C
                         clock pessimism              0.366    -0.139    
    SLICE_X89Y47         FDRE (Hold_fdre_C_D)         0.002    -0.137    ahir_inst/zeropad3D_A_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][55]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.dly/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.128ns (30.975%)  route 0.285ns (69.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.657    -0.397    ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.dly/clk_out1
    SLICE_X101Y50        FDRE                                         r  ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.dly/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.297 r  ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.dly/UnitDelay.ack_reg/Q
                         net (fo=8, routed)           0.285    -0.011    ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X98Y38         LUT4 (Prop_lut4_I2_O)        0.028     0.017 r  ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_1/O
                         net (fo=1, routed)           0.000     0.017    ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_1_n_0
    SLICE_X98Y38         FDRE                                         r  ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.964    -0.503    ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/clk_out1
    SLICE_X98Y38         FDRE                                         r  ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                         clock pessimism              0.366    -0.138    
    SLICE_X98Y38         FDRE (Hold_fdre_C_D)         0.087    -0.051    ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.dly/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.128ns (30.975%)  route 0.285ns (69.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.657    -0.397    ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.dly/clk_out1
    SLICE_X101Y50        FDRE                                         r  ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.dly/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.297 f  ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.dly/UnitDelay.ack_reg/Q
                         net (fo=8, routed)           0.285    -0.011    ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X98Y38         LUT4 (Prop_lut4_I2_O)        0.028     0.017 f  ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_1/O
                         net (fo=1, routed)           0.000     0.017    ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_1_n_0
    SLICE_X98Y38         FDRE                                         f  ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, routed)        0.964    -0.503    ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/clk_out1
    SLICE_X98Y38         FDRE                                         r  ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                         clock pessimism              0.366    -0.138    
    SLICE_X98Y38         FDRE (Hold_fdre_C_D)         0.087    -0.051    ahir_inst/zeropad3D_A_instance/zeropad3D_A_CP_2082.zeropad3D_A_cp_element_group_104.gj_zeropad3D_A_cp_element_group_104/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clocking/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         16.667      14.828     RAMB36_X3Y17    ahir_inst/MemorySpace_memory_space_1/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_19/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       16.667      143.333    PLLE2_ADV_X1Y1  clocking/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         8.333       7.565      SLICE_X94Y75    ahir_inst/MemorySpace_memory_space_2/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.333       7.565      SLICE_X94Y82    ahir_inst/MemorySpace_memory_space_2/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_30_35/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clocking/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.409         25.000      23.592     BUFGCTRL_X0Y1   clocking/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y1  clocking/inst/plle2_adv_inst/CLKFBIN



