#Pipeline_MIPS #Hazards #CPU 

Def) Hazards
	To prevent starting the next inst. in the next cycle
	Pipelining *—›* Hazard 발생

## Issues
*Conflict over the use of a source at the same time*

MIPS CPU와 Memory 사이에 port가 1개
*—»*  IF(instruction memory 읽기)와 MEM(data memory 읽기) 단계에서 같은 source(메모리)에 접근하여 충돌함.
*—»*  잠시 stall(멈춤) 해야함. pipeline *bubble*로 인해 1 cycle 손해봄

## Solutions

#### Sol 1) port를 2개로 늘림
*seperate memories for instruction and data*

![](https://i.imgur.com/2AMxUNe.png)
