# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_Ctrl_Units/AluControl.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_EX/EX.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/pipeline_regs/EX_MEM_reg.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_Ctrl_Units/ForwardingUnit.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_Ctrl_Units/HazardDetectionUnit.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_ID/ID.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/pipeline_regs/ID_EX_reg.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_IF/IF.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/pipeline_regs/IF_ID_reg.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_Mem/MEM.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/pipeline_regs/MEM_WB_reg.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_Ctrl_Units/MainControlUnit.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_WB/WB.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_EX/alu.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_ID/comparator.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_Mem/data_mem.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_IF/instruction_mem.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/utils/mpx_2to1.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/utils/mpx_3to1.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_IF/pc.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/utils/pc_adder.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/pipeline.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_ID/register_mem.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/sims/pipeline_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
