
Rastreador_WR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ad0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08002c60  08002c60  00003c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cd0  08002cd0  00004010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002cd0  08002cd0  00004010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002cd0  08002cd0  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cd0  08002cd0  00003cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002cd4  08002cd4  00003cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08002cd8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f84  20000010  08002ce8  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f94  08002ce8  00004f94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009595  00000000  00000000  00004040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f36  00000000  00000000  0000d5d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a70  00000000  00000000  0000f510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007c4  00000000  00000000  0000ff80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025fe8  00000000  00000000  00010744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b0e9  00000000  00000000  0003672c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ebb06  00000000  00000000  00041815  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012d31b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002848  00000000  00000000  0012d360  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0012fba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002c48 	.word	0x08002c48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08002c48 	.word	0x08002c48

080001d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80001d0:	b480      	push	{r7}
 80001d2:	b085      	sub	sp, #20
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	60f8      	str	r0, [r7, #12]
 80001d8:	60b9      	str	r1, [r7, #8]
 80001da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80001dc:	68fb      	ldr	r3, [r7, #12]
 80001de:	4a07      	ldr	r2, [pc, #28]	@ (80001fc <vApplicationGetIdleTaskMemory+0x2c>)
 80001e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80001e2:	68bb      	ldr	r3, [r7, #8]
 80001e4:	4a06      	ldr	r2, [pc, #24]	@ (8000200 <vApplicationGetIdleTaskMemory+0x30>)
 80001e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	2280      	movs	r2, #128	@ 0x80
 80001ec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80001ee:	bf00      	nop
 80001f0:	3714      	adds	r7, #20
 80001f2:	46bd      	mov	sp, r7
 80001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	2000002c 	.word	0x2000002c
 8000200:	20000080 	.word	0x20000080

08000204 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000204:	b5b0      	push	{r4, r5, r7, lr}
 8000206:	b08e      	sub	sp, #56	@ 0x38
 8000208:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800020a:	f000 f92b 	bl	8000464 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800020e:	f000 f841 	bl	8000294 <SystemClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000212:	4b1d      	ldr	r3, [pc, #116]	@ (8000288 <main+0x84>)
 8000214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000216:	4a1c      	ldr	r2, [pc, #112]	@ (8000288 <main+0x84>)
 8000218:	f043 0301 	orr.w	r3, r3, #1
 800021c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800021e:	4b1a      	ldr	r3, [pc, #104]	@ (8000288 <main+0x84>)
 8000220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000222:	f003 0301 	and.w	r3, r3, #1
 8000226:	607b      	str	r3, [r7, #4]
 8000228:	687b      	ldr	r3, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800022a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800022e:	2200      	movs	r2, #0
 8000230:	601a      	str	r2, [r3, #0]
 8000232:	605a      	str	r2, [r3, #4]
 8000234:	609a      	str	r2, [r3, #8]
 8000236:	60da      	str	r2, [r3, #12]
 8000238:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800023a:	2320      	movs	r3, #32
 800023c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800023e:	2301      	movs	r3, #1
 8000240:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000242:	2300      	movs	r3, #0
 8000244:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000246:	2300      	movs	r3, #0
 8000248:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800024a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800024e:	4619      	mov	r1, r3
 8000250:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000254:	f000 fa60 	bl	8000718 <HAL_GPIO_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000258:	4b0c      	ldr	r3, [pc, #48]	@ (800028c <main+0x88>)
 800025a:	f107 0408 	add.w	r4, r7, #8
 800025e:	461d      	mov	r5, r3
 8000260:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000262:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000264:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000268:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800026c:	f107 0308 	add.w	r3, r7, #8
 8000270:	2100      	movs	r1, #0
 8000272:	4618      	mov	r0, r3
 8000274:	f001 fa5f 	bl	8001736 <osThreadCreate>
 8000278:	4603      	mov	r3, r0
 800027a:	4a05      	ldr	r2, [pc, #20]	@ (8000290 <main+0x8c>)
 800027c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800027e:	f001 fa53 	bl	8001728 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000282:	bf00      	nop
 8000284:	e7fd      	b.n	8000282 <main+0x7e>
 8000286:	bf00      	nop
 8000288:	40021000 	.word	0x40021000
 800028c:	08002c6c 	.word	0x08002c6c
 8000290:	20000280 	.word	0x20000280

08000294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b096      	sub	sp, #88	@ 0x58
 8000298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800029a:	f107 0314 	add.w	r3, r7, #20
 800029e:	2244      	movs	r2, #68	@ 0x44
 80002a0:	2100      	movs	r1, #0
 80002a2:	4618      	mov	r0, r3
 80002a4:	f002 fca4 	bl	8002bf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a8:	463b      	mov	r3, r7
 80002aa:	2200      	movs	r2, #0
 80002ac:	601a      	str	r2, [r3, #0]
 80002ae:	605a      	str	r2, [r3, #4]
 80002b0:	609a      	str	r2, [r3, #8]
 80002b2:	60da      	str	r2, [r3, #12]
 80002b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80002ba:	f000 fbff 	bl	8000abc <HAL_PWREx_ControlVoltageScaling>
 80002be:	4603      	mov	r3, r0
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d001      	beq.n	80002c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80002c4:	f000 f83b 	bl	800033e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002c8:	2310      	movs	r3, #16
 80002ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002cc:	2301      	movs	r3, #1
 80002ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002d0:	2300      	movs	r3, #0
 80002d2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002d4:	2360      	movs	r3, #96	@ 0x60
 80002d6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002d8:	2300      	movs	r3, #0
 80002da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002dc:	f107 0314 	add.w	r3, r7, #20
 80002e0:	4618      	mov	r0, r3
 80002e2:	f000 fc41 	bl	8000b68 <HAL_RCC_OscConfig>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d001      	beq.n	80002f0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80002ec:	f000 f827 	bl	800033e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f0:	230f      	movs	r3, #15
 80002f2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80002f4:	2300      	movs	r3, #0
 80002f6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f8:	2300      	movs	r3, #0
 80002fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002fc:	2300      	movs	r3, #0
 80002fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000300:	2300      	movs	r3, #0
 8000302:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000304:	463b      	mov	r3, r7
 8000306:	2100      	movs	r1, #0
 8000308:	4618      	mov	r0, r3
 800030a:	f001 f809 	bl	8001320 <HAL_RCC_ClockConfig>
 800030e:	4603      	mov	r3, r0
 8000310:	2b00      	cmp	r3, #0
 8000312:	d001      	beq.n	8000318 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000314:	f000 f813 	bl	800033e <Error_Handler>
  }
}
 8000318:	bf00      	nop
 800031a:	3758      	adds	r7, #88	@ 0x58
 800031c:	46bd      	mov	sp, r7
 800031e:	bd80      	pop	{r7, pc}

08000320 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b082      	sub	sp, #8
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	for(;;)
	{
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000328:	2120      	movs	r1, #32
 800032a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800032e:	f000 fb9d 	bl	8000a6c <HAL_GPIO_TogglePin>
	  osDelay(500);
 8000332:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000336:	f001 fa4a 	bl	80017ce <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800033a:	bf00      	nop
 800033c:	e7f4      	b.n	8000328 <StartDefaultTask+0x8>

0800033e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800033e:	b480      	push	{r7}
 8000340:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000342:	b672      	cpsid	i
}
 8000344:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000346:	bf00      	nop
 8000348:	e7fd      	b.n	8000346 <Error_Handler+0x8>
	...

0800034c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000352:	4b11      	ldr	r3, [pc, #68]	@ (8000398 <HAL_MspInit+0x4c>)
 8000354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000356:	4a10      	ldr	r2, [pc, #64]	@ (8000398 <HAL_MspInit+0x4c>)
 8000358:	f043 0301 	orr.w	r3, r3, #1
 800035c:	6613      	str	r3, [r2, #96]	@ 0x60
 800035e:	4b0e      	ldr	r3, [pc, #56]	@ (8000398 <HAL_MspInit+0x4c>)
 8000360:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000362:	f003 0301 	and.w	r3, r3, #1
 8000366:	607b      	str	r3, [r7, #4]
 8000368:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800036a:	4b0b      	ldr	r3, [pc, #44]	@ (8000398 <HAL_MspInit+0x4c>)
 800036c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800036e:	4a0a      	ldr	r2, [pc, #40]	@ (8000398 <HAL_MspInit+0x4c>)
 8000370:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000374:	6593      	str	r3, [r2, #88]	@ 0x58
 8000376:	4b08      	ldr	r3, [pc, #32]	@ (8000398 <HAL_MspInit+0x4c>)
 8000378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800037a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800037e:	603b      	str	r3, [r7, #0]
 8000380:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000382:	2200      	movs	r2, #0
 8000384:	210f      	movs	r1, #15
 8000386:	f06f 0001 	mvn.w	r0, #1
 800038a:	f000 f99c 	bl	80006c6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800038e:	bf00      	nop
 8000390:	3708      	adds	r7, #8
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	40021000 	.word	0x40021000

0800039c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003a0:	bf00      	nop
 80003a2:	e7fd      	b.n	80003a0 <NMI_Handler+0x4>

080003a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003a8:	bf00      	nop
 80003aa:	e7fd      	b.n	80003a8 <HardFault_Handler+0x4>

080003ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003b0:	bf00      	nop
 80003b2:	e7fd      	b.n	80003b0 <MemManage_Handler+0x4>

080003b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003b8:	bf00      	nop
 80003ba:	e7fd      	b.n	80003b8 <BusFault_Handler+0x4>

080003bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003c0:	bf00      	nop
 80003c2:	e7fd      	b.n	80003c0 <UsageFault_Handler+0x4>

080003c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003c8:	bf00      	nop
 80003ca:	46bd      	mov	sp, r7
 80003cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d0:	4770      	bx	lr

080003d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003d2:	b580      	push	{r7, lr}
 80003d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003d6:	f000 f899 	bl	800050c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80003da:	f002 fb85 	bl	8002ae8 <xTaskGetSchedulerState>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b01      	cmp	r3, #1
 80003e2:	d001      	beq.n	80003e8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80003e4:	f001 fe68 	bl	80020b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003e8:	bf00      	nop
 80003ea:	bd80      	pop	{r7, pc}

080003ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80003ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000424 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80003f0:	f000 f826 	bl	8000440 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003f4:	480c      	ldr	r0, [pc, #48]	@ (8000428 <LoopForever+0x6>)
  ldr r1, =_edata
 80003f6:	490d      	ldr	r1, [pc, #52]	@ (800042c <LoopForever+0xa>)
  ldr r2, =_sidata
 80003f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000430 <LoopForever+0xe>)
  movs r3, #0
 80003fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003fc:	e002      	b.n	8000404 <LoopCopyDataInit>

080003fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000400:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000402:	3304      	adds	r3, #4

08000404 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000404:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000406:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000408:	d3f9      	bcc.n	80003fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800040a:	4a0a      	ldr	r2, [pc, #40]	@ (8000434 <LoopForever+0x12>)
  ldr r4, =_ebss
 800040c:	4c0a      	ldr	r4, [pc, #40]	@ (8000438 <LoopForever+0x16>)
  movs r3, #0
 800040e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000410:	e001      	b.n	8000416 <LoopFillZerobss>

08000412 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000412:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000414:	3204      	adds	r2, #4

08000416 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000416:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000418:	d3fb      	bcc.n	8000412 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800041a:	f002 fbf1 	bl	8002c00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800041e:	f7ff fef1 	bl	8000204 <main>

08000422 <LoopForever>:

LoopForever:
    b LoopForever
 8000422:	e7fe      	b.n	8000422 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000424:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800042c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000430:	08002cd8 	.word	0x08002cd8
  ldr r2, =_sbss
 8000434:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000438:	20000f94 	.word	0x20000f94

0800043c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800043c:	e7fe      	b.n	800043c <ADC1_2_IRQHandler>
	...

08000440 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000444:	4b06      	ldr	r3, [pc, #24]	@ (8000460 <SystemInit+0x20>)
 8000446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800044a:	4a05      	ldr	r2, [pc, #20]	@ (8000460 <SystemInit+0x20>)
 800044c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000450:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000454:	bf00      	nop
 8000456:	46bd      	mov	sp, r7
 8000458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	e000ed00 	.word	0xe000ed00

08000464 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b082      	sub	sp, #8
 8000468:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800046a:	2300      	movs	r3, #0
 800046c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800046e:	2003      	movs	r0, #3
 8000470:	f000 f91e 	bl	80006b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000474:	200f      	movs	r0, #15
 8000476:	f000 f80d 	bl	8000494 <HAL_InitTick>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d002      	beq.n	8000486 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000480:	2301      	movs	r3, #1
 8000482:	71fb      	strb	r3, [r7, #7]
 8000484:	e001      	b.n	800048a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000486:	f7ff ff61 	bl	800034c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800048a:	79fb      	ldrb	r3, [r7, #7]
}
 800048c:	4618      	mov	r0, r3
 800048e:	3708      	adds	r7, #8
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}

08000494 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b084      	sub	sp, #16
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800049c:	2300      	movs	r3, #0
 800049e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80004a0:	4b17      	ldr	r3, [pc, #92]	@ (8000500 <HAL_InitTick+0x6c>)
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d023      	beq.n	80004f0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80004a8:	4b16      	ldr	r3, [pc, #88]	@ (8000504 <HAL_InitTick+0x70>)
 80004aa:	681a      	ldr	r2, [r3, #0]
 80004ac:	4b14      	ldr	r3, [pc, #80]	@ (8000500 <HAL_InitTick+0x6c>)
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	4619      	mov	r1, r3
 80004b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80004ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80004be:	4618      	mov	r0, r3
 80004c0:	f000 f91d 	bl	80006fe <HAL_SYSTICK_Config>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d10f      	bne.n	80004ea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	2b0f      	cmp	r3, #15
 80004ce:	d809      	bhi.n	80004e4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004d0:	2200      	movs	r2, #0
 80004d2:	6879      	ldr	r1, [r7, #4]
 80004d4:	f04f 30ff 	mov.w	r0, #4294967295
 80004d8:	f000 f8f5 	bl	80006c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80004dc:	4a0a      	ldr	r2, [pc, #40]	@ (8000508 <HAL_InitTick+0x74>)
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	6013      	str	r3, [r2, #0]
 80004e2:	e007      	b.n	80004f4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80004e4:	2301      	movs	r3, #1
 80004e6:	73fb      	strb	r3, [r7, #15]
 80004e8:	e004      	b.n	80004f4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80004ea:	2301      	movs	r3, #1
 80004ec:	73fb      	strb	r3, [r7, #15]
 80004ee:	e001      	b.n	80004f4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80004f0:	2301      	movs	r3, #1
 80004f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80004f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80004f6:	4618      	mov	r0, r3
 80004f8:	3710      	adds	r7, #16
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	20000008 	.word	0x20000008
 8000504:	20000000 	.word	0x20000000
 8000508:	20000004 	.word	0x20000004

0800050c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000510:	4b06      	ldr	r3, [pc, #24]	@ (800052c <HAL_IncTick+0x20>)
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	461a      	mov	r2, r3
 8000516:	4b06      	ldr	r3, [pc, #24]	@ (8000530 <HAL_IncTick+0x24>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	4413      	add	r3, r2
 800051c:	4a04      	ldr	r2, [pc, #16]	@ (8000530 <HAL_IncTick+0x24>)
 800051e:	6013      	str	r3, [r2, #0]
}
 8000520:	bf00      	nop
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop
 800052c:	20000008 	.word	0x20000008
 8000530:	20000284 	.word	0x20000284

08000534 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  return uwTick;
 8000538:	4b03      	ldr	r3, [pc, #12]	@ (8000548 <HAL_GetTick+0x14>)
 800053a:	681b      	ldr	r3, [r3, #0]
}
 800053c:	4618      	mov	r0, r3
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop
 8000548:	20000284 	.word	0x20000284

0800054c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	f003 0307 	and.w	r3, r3, #7
 800055a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800055c:	4b0c      	ldr	r3, [pc, #48]	@ (8000590 <__NVIC_SetPriorityGrouping+0x44>)
 800055e:	68db      	ldr	r3, [r3, #12]
 8000560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000562:	68ba      	ldr	r2, [r7, #8]
 8000564:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000568:	4013      	ands	r3, r2
 800056a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000570:	68bb      	ldr	r3, [r7, #8]
 8000572:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000574:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000578:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800057c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800057e:	4a04      	ldr	r2, [pc, #16]	@ (8000590 <__NVIC_SetPriorityGrouping+0x44>)
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	60d3      	str	r3, [r2, #12]
}
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr
 8000590:	e000ed00 	.word	0xe000ed00

08000594 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000598:	4b04      	ldr	r3, [pc, #16]	@ (80005ac <__NVIC_GetPriorityGrouping+0x18>)
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	0a1b      	lsrs	r3, r3, #8
 800059e:	f003 0307 	and.w	r3, r3, #7
}
 80005a2:	4618      	mov	r0, r3
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr
 80005ac:	e000ed00 	.word	0xe000ed00

080005b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	6039      	str	r1, [r7, #0]
 80005ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	db0a      	blt.n	80005da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	b2da      	uxtb	r2, r3
 80005c8:	490c      	ldr	r1, [pc, #48]	@ (80005fc <__NVIC_SetPriority+0x4c>)
 80005ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ce:	0112      	lsls	r2, r2, #4
 80005d0:	b2d2      	uxtb	r2, r2
 80005d2:	440b      	add	r3, r1
 80005d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005d8:	e00a      	b.n	80005f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	4908      	ldr	r1, [pc, #32]	@ (8000600 <__NVIC_SetPriority+0x50>)
 80005e0:	79fb      	ldrb	r3, [r7, #7]
 80005e2:	f003 030f 	and.w	r3, r3, #15
 80005e6:	3b04      	subs	r3, #4
 80005e8:	0112      	lsls	r2, r2, #4
 80005ea:	b2d2      	uxtb	r2, r2
 80005ec:	440b      	add	r3, r1
 80005ee:	761a      	strb	r2, [r3, #24]
}
 80005f0:	bf00      	nop
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr
 80005fc:	e000e100 	.word	0xe000e100
 8000600:	e000ed00 	.word	0xe000ed00

08000604 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000604:	b480      	push	{r7}
 8000606:	b089      	sub	sp, #36	@ 0x24
 8000608:	af00      	add	r7, sp, #0
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	60b9      	str	r1, [r7, #8]
 800060e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	f003 0307 	and.w	r3, r3, #7
 8000616:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000618:	69fb      	ldr	r3, [r7, #28]
 800061a:	f1c3 0307 	rsb	r3, r3, #7
 800061e:	2b04      	cmp	r3, #4
 8000620:	bf28      	it	cs
 8000622:	2304      	movcs	r3, #4
 8000624:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000626:	69fb      	ldr	r3, [r7, #28]
 8000628:	3304      	adds	r3, #4
 800062a:	2b06      	cmp	r3, #6
 800062c:	d902      	bls.n	8000634 <NVIC_EncodePriority+0x30>
 800062e:	69fb      	ldr	r3, [r7, #28]
 8000630:	3b03      	subs	r3, #3
 8000632:	e000      	b.n	8000636 <NVIC_EncodePriority+0x32>
 8000634:	2300      	movs	r3, #0
 8000636:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000638:	f04f 32ff 	mov.w	r2, #4294967295
 800063c:	69bb      	ldr	r3, [r7, #24]
 800063e:	fa02 f303 	lsl.w	r3, r2, r3
 8000642:	43da      	mvns	r2, r3
 8000644:	68bb      	ldr	r3, [r7, #8]
 8000646:	401a      	ands	r2, r3
 8000648:	697b      	ldr	r3, [r7, #20]
 800064a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800064c:	f04f 31ff 	mov.w	r1, #4294967295
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	fa01 f303 	lsl.w	r3, r1, r3
 8000656:	43d9      	mvns	r1, r3
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800065c:	4313      	orrs	r3, r2
         );
}
 800065e:	4618      	mov	r0, r3
 8000660:	3724      	adds	r7, #36	@ 0x24
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
	...

0800066c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	3b01      	subs	r3, #1
 8000678:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800067c:	d301      	bcc.n	8000682 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800067e:	2301      	movs	r3, #1
 8000680:	e00f      	b.n	80006a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000682:	4a0a      	ldr	r2, [pc, #40]	@ (80006ac <SysTick_Config+0x40>)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	3b01      	subs	r3, #1
 8000688:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800068a:	210f      	movs	r1, #15
 800068c:	f04f 30ff 	mov.w	r0, #4294967295
 8000690:	f7ff ff8e 	bl	80005b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000694:	4b05      	ldr	r3, [pc, #20]	@ (80006ac <SysTick_Config+0x40>)
 8000696:	2200      	movs	r2, #0
 8000698:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800069a:	4b04      	ldr	r3, [pc, #16]	@ (80006ac <SysTick_Config+0x40>)
 800069c:	2207      	movs	r2, #7
 800069e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006a0:	2300      	movs	r3, #0
}
 80006a2:	4618      	mov	r0, r3
 80006a4:	3708      	adds	r7, #8
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	e000e010 	.word	0xe000e010

080006b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006b8:	6878      	ldr	r0, [r7, #4]
 80006ba:	f7ff ff47 	bl	800054c <__NVIC_SetPriorityGrouping>
}
 80006be:	bf00      	nop
 80006c0:	3708      	adds	r7, #8
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}

080006c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006c6:	b580      	push	{r7, lr}
 80006c8:	b086      	sub	sp, #24
 80006ca:	af00      	add	r7, sp, #0
 80006cc:	4603      	mov	r3, r0
 80006ce:	60b9      	str	r1, [r7, #8]
 80006d0:	607a      	str	r2, [r7, #4]
 80006d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80006d4:	2300      	movs	r3, #0
 80006d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80006d8:	f7ff ff5c 	bl	8000594 <__NVIC_GetPriorityGrouping>
 80006dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006de:	687a      	ldr	r2, [r7, #4]
 80006e0:	68b9      	ldr	r1, [r7, #8]
 80006e2:	6978      	ldr	r0, [r7, #20]
 80006e4:	f7ff ff8e 	bl	8000604 <NVIC_EncodePriority>
 80006e8:	4602      	mov	r2, r0
 80006ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006ee:	4611      	mov	r1, r2
 80006f0:	4618      	mov	r0, r3
 80006f2:	f7ff ff5d 	bl	80005b0 <__NVIC_SetPriority>
}
 80006f6:	bf00      	nop
 80006f8:	3718      	adds	r7, #24
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}

080006fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006fe:	b580      	push	{r7, lr}
 8000700:	b082      	sub	sp, #8
 8000702:	af00      	add	r7, sp, #0
 8000704:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000706:	6878      	ldr	r0, [r7, #4]
 8000708:	f7ff ffb0 	bl	800066c <SysTick_Config>
 800070c:	4603      	mov	r3, r0
}
 800070e:	4618      	mov	r0, r3
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
	...

08000718 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000718:	b480      	push	{r7}
 800071a:	b087      	sub	sp, #28
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000722:	2300      	movs	r3, #0
 8000724:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000726:	e17f      	b.n	8000a28 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	681a      	ldr	r2, [r3, #0]
 800072c:	2101      	movs	r1, #1
 800072e:	697b      	ldr	r3, [r7, #20]
 8000730:	fa01 f303 	lsl.w	r3, r1, r3
 8000734:	4013      	ands	r3, r2
 8000736:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2b00      	cmp	r3, #0
 800073c:	f000 8171 	beq.w	8000a22 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	685b      	ldr	r3, [r3, #4]
 8000744:	f003 0303 	and.w	r3, r3, #3
 8000748:	2b01      	cmp	r3, #1
 800074a:	d005      	beq.n	8000758 <HAL_GPIO_Init+0x40>
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	685b      	ldr	r3, [r3, #4]
 8000750:	f003 0303 	and.w	r3, r3, #3
 8000754:	2b02      	cmp	r3, #2
 8000756:	d130      	bne.n	80007ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	689b      	ldr	r3, [r3, #8]
 800075c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800075e:	697b      	ldr	r3, [r7, #20]
 8000760:	005b      	lsls	r3, r3, #1
 8000762:	2203      	movs	r2, #3
 8000764:	fa02 f303 	lsl.w	r3, r2, r3
 8000768:	43db      	mvns	r3, r3
 800076a:	693a      	ldr	r2, [r7, #16]
 800076c:	4013      	ands	r3, r2
 800076e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	68da      	ldr	r2, [r3, #12]
 8000774:	697b      	ldr	r3, [r7, #20]
 8000776:	005b      	lsls	r3, r3, #1
 8000778:	fa02 f303 	lsl.w	r3, r2, r3
 800077c:	693a      	ldr	r2, [r7, #16]
 800077e:	4313      	orrs	r3, r2
 8000780:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	693a      	ldr	r2, [r7, #16]
 8000786:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800078e:	2201      	movs	r2, #1
 8000790:	697b      	ldr	r3, [r7, #20]
 8000792:	fa02 f303 	lsl.w	r3, r2, r3
 8000796:	43db      	mvns	r3, r3
 8000798:	693a      	ldr	r2, [r7, #16]
 800079a:	4013      	ands	r3, r2
 800079c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	091b      	lsrs	r3, r3, #4
 80007a4:	f003 0201 	and.w	r2, r3, #1
 80007a8:	697b      	ldr	r3, [r7, #20]
 80007aa:	fa02 f303 	lsl.w	r3, r2, r3
 80007ae:	693a      	ldr	r2, [r7, #16]
 80007b0:	4313      	orrs	r3, r2
 80007b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	693a      	ldr	r2, [r7, #16]
 80007b8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	685b      	ldr	r3, [r3, #4]
 80007be:	f003 0303 	and.w	r3, r3, #3
 80007c2:	2b03      	cmp	r3, #3
 80007c4:	d118      	bne.n	80007f8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80007cc:	2201      	movs	r2, #1
 80007ce:	697b      	ldr	r3, [r7, #20]
 80007d0:	fa02 f303 	lsl.w	r3, r2, r3
 80007d4:	43db      	mvns	r3, r3
 80007d6:	693a      	ldr	r2, [r7, #16]
 80007d8:	4013      	ands	r3, r2
 80007da:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	685b      	ldr	r3, [r3, #4]
 80007e0:	08db      	lsrs	r3, r3, #3
 80007e2:	f003 0201 	and.w	r2, r3, #1
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	fa02 f303 	lsl.w	r3, r2, r3
 80007ec:	693a      	ldr	r2, [r7, #16]
 80007ee:	4313      	orrs	r3, r2
 80007f0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	693a      	ldr	r2, [r7, #16]
 80007f6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	685b      	ldr	r3, [r3, #4]
 80007fc:	f003 0303 	and.w	r3, r3, #3
 8000800:	2b03      	cmp	r3, #3
 8000802:	d017      	beq.n	8000834 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	68db      	ldr	r3, [r3, #12]
 8000808:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	005b      	lsls	r3, r3, #1
 800080e:	2203      	movs	r2, #3
 8000810:	fa02 f303 	lsl.w	r3, r2, r3
 8000814:	43db      	mvns	r3, r3
 8000816:	693a      	ldr	r2, [r7, #16]
 8000818:	4013      	ands	r3, r2
 800081a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	689a      	ldr	r2, [r3, #8]
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	005b      	lsls	r3, r3, #1
 8000824:	fa02 f303 	lsl.w	r3, r2, r3
 8000828:	693a      	ldr	r2, [r7, #16]
 800082a:	4313      	orrs	r3, r2
 800082c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	693a      	ldr	r2, [r7, #16]
 8000832:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	f003 0303 	and.w	r3, r3, #3
 800083c:	2b02      	cmp	r3, #2
 800083e:	d123      	bne.n	8000888 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	08da      	lsrs	r2, r3, #3
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	3208      	adds	r2, #8
 8000848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800084c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 800084e:	697b      	ldr	r3, [r7, #20]
 8000850:	f003 0307 	and.w	r3, r3, #7
 8000854:	009b      	lsls	r3, r3, #2
 8000856:	220f      	movs	r2, #15
 8000858:	fa02 f303 	lsl.w	r3, r2, r3
 800085c:	43db      	mvns	r3, r3
 800085e:	693a      	ldr	r2, [r7, #16]
 8000860:	4013      	ands	r3, r2
 8000862:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	691a      	ldr	r2, [r3, #16]
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	f003 0307 	and.w	r3, r3, #7
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	fa02 f303 	lsl.w	r3, r2, r3
 8000874:	693a      	ldr	r2, [r7, #16]
 8000876:	4313      	orrs	r3, r2
 8000878:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	08da      	lsrs	r2, r3, #3
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	3208      	adds	r2, #8
 8000882:	6939      	ldr	r1, [r7, #16]
 8000884:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800088e:	697b      	ldr	r3, [r7, #20]
 8000890:	005b      	lsls	r3, r3, #1
 8000892:	2203      	movs	r2, #3
 8000894:	fa02 f303 	lsl.w	r3, r2, r3
 8000898:	43db      	mvns	r3, r3
 800089a:	693a      	ldr	r2, [r7, #16]
 800089c:	4013      	ands	r3, r2
 800089e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	685b      	ldr	r3, [r3, #4]
 80008a4:	f003 0203 	and.w	r2, r3, #3
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	fa02 f303 	lsl.w	r3, r2, r3
 80008b0:	693a      	ldr	r2, [r7, #16]
 80008b2:	4313      	orrs	r3, r2
 80008b4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	693a      	ldr	r2, [r7, #16]
 80008ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	685b      	ldr	r3, [r3, #4]
 80008c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	f000 80ac 	beq.w	8000a22 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ca:	4b5f      	ldr	r3, [pc, #380]	@ (8000a48 <HAL_GPIO_Init+0x330>)
 80008cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008ce:	4a5e      	ldr	r2, [pc, #376]	@ (8000a48 <HAL_GPIO_Init+0x330>)
 80008d0:	f043 0301 	orr.w	r3, r3, #1
 80008d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80008d6:	4b5c      	ldr	r3, [pc, #368]	@ (8000a48 <HAL_GPIO_Init+0x330>)
 80008d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008da:	f003 0301 	and.w	r3, r3, #1
 80008de:	60bb      	str	r3, [r7, #8]
 80008e0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80008e2:	4a5a      	ldr	r2, [pc, #360]	@ (8000a4c <HAL_GPIO_Init+0x334>)
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	089b      	lsrs	r3, r3, #2
 80008e8:	3302      	adds	r3, #2
 80008ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	f003 0303 	and.w	r3, r3, #3
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	220f      	movs	r2, #15
 80008fa:	fa02 f303 	lsl.w	r3, r2, r3
 80008fe:	43db      	mvns	r3, r3
 8000900:	693a      	ldr	r2, [r7, #16]
 8000902:	4013      	ands	r3, r2
 8000904:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800090c:	d025      	beq.n	800095a <HAL_GPIO_Init+0x242>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4a4f      	ldr	r2, [pc, #316]	@ (8000a50 <HAL_GPIO_Init+0x338>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d01f      	beq.n	8000956 <HAL_GPIO_Init+0x23e>
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	4a4e      	ldr	r2, [pc, #312]	@ (8000a54 <HAL_GPIO_Init+0x33c>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d019      	beq.n	8000952 <HAL_GPIO_Init+0x23a>
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4a4d      	ldr	r2, [pc, #308]	@ (8000a58 <HAL_GPIO_Init+0x340>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d013      	beq.n	800094e <HAL_GPIO_Init+0x236>
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	4a4c      	ldr	r2, [pc, #304]	@ (8000a5c <HAL_GPIO_Init+0x344>)
 800092a:	4293      	cmp	r3, r2
 800092c:	d00d      	beq.n	800094a <HAL_GPIO_Init+0x232>
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4a4b      	ldr	r2, [pc, #300]	@ (8000a60 <HAL_GPIO_Init+0x348>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d007      	beq.n	8000946 <HAL_GPIO_Init+0x22e>
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	4a4a      	ldr	r2, [pc, #296]	@ (8000a64 <HAL_GPIO_Init+0x34c>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d101      	bne.n	8000942 <HAL_GPIO_Init+0x22a>
 800093e:	2306      	movs	r3, #6
 8000940:	e00c      	b.n	800095c <HAL_GPIO_Init+0x244>
 8000942:	2307      	movs	r3, #7
 8000944:	e00a      	b.n	800095c <HAL_GPIO_Init+0x244>
 8000946:	2305      	movs	r3, #5
 8000948:	e008      	b.n	800095c <HAL_GPIO_Init+0x244>
 800094a:	2304      	movs	r3, #4
 800094c:	e006      	b.n	800095c <HAL_GPIO_Init+0x244>
 800094e:	2303      	movs	r3, #3
 8000950:	e004      	b.n	800095c <HAL_GPIO_Init+0x244>
 8000952:	2302      	movs	r3, #2
 8000954:	e002      	b.n	800095c <HAL_GPIO_Init+0x244>
 8000956:	2301      	movs	r3, #1
 8000958:	e000      	b.n	800095c <HAL_GPIO_Init+0x244>
 800095a:	2300      	movs	r3, #0
 800095c:	697a      	ldr	r2, [r7, #20]
 800095e:	f002 0203 	and.w	r2, r2, #3
 8000962:	0092      	lsls	r2, r2, #2
 8000964:	4093      	lsls	r3, r2
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	4313      	orrs	r3, r2
 800096a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800096c:	4937      	ldr	r1, [pc, #220]	@ (8000a4c <HAL_GPIO_Init+0x334>)
 800096e:	697b      	ldr	r3, [r7, #20]
 8000970:	089b      	lsrs	r3, r3, #2
 8000972:	3302      	adds	r3, #2
 8000974:	693a      	ldr	r2, [r7, #16]
 8000976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800097a:	4b3b      	ldr	r3, [pc, #236]	@ (8000a68 <HAL_GPIO_Init+0x350>)
 800097c:	689b      	ldr	r3, [r3, #8]
 800097e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	43db      	mvns	r3, r3
 8000984:	693a      	ldr	r2, [r7, #16]
 8000986:	4013      	ands	r3, r2
 8000988:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000992:	2b00      	cmp	r3, #0
 8000994:	d003      	beq.n	800099e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	4313      	orrs	r3, r2
 800099c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800099e:	4a32      	ldr	r2, [pc, #200]	@ (8000a68 <HAL_GPIO_Init+0x350>)
 80009a0:	693b      	ldr	r3, [r7, #16]
 80009a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80009a4:	4b30      	ldr	r3, [pc, #192]	@ (8000a68 <HAL_GPIO_Init+0x350>)
 80009a6:	68db      	ldr	r3, [r3, #12]
 80009a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	43db      	mvns	r3, r3
 80009ae:	693a      	ldr	r2, [r7, #16]
 80009b0:	4013      	ands	r3, r2
 80009b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d003      	beq.n	80009c8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80009c0:	693a      	ldr	r2, [r7, #16]
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	4313      	orrs	r3, r2
 80009c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80009c8:	4a27      	ldr	r2, [pc, #156]	@ (8000a68 <HAL_GPIO_Init+0x350>)
 80009ca:	693b      	ldr	r3, [r7, #16]
 80009cc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80009ce:	4b26      	ldr	r3, [pc, #152]	@ (8000a68 <HAL_GPIO_Init+0x350>)
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	43db      	mvns	r3, r3
 80009d8:	693a      	ldr	r2, [r7, #16]
 80009da:	4013      	ands	r3, r2
 80009dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d003      	beq.n	80009f2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80009ea:	693a      	ldr	r2, [r7, #16]
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	4313      	orrs	r3, r2
 80009f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80009f2:	4a1d      	ldr	r2, [pc, #116]	@ (8000a68 <HAL_GPIO_Init+0x350>)
 80009f4:	693b      	ldr	r3, [r7, #16]
 80009f6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80009f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a68 <HAL_GPIO_Init+0x350>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	43db      	mvns	r3, r3
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	4013      	ands	r3, r2
 8000a06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d003      	beq.n	8000a1c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000a14:	693a      	ldr	r2, [r7, #16]
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a1c:	4a12      	ldr	r2, [pc, #72]	@ (8000a68 <HAL_GPIO_Init+0x350>)
 8000a1e:	693b      	ldr	r3, [r7, #16]
 8000a20:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	3301      	adds	r3, #1
 8000a26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	f47f ae78 	bne.w	8000728 <HAL_GPIO_Init+0x10>
  }
}
 8000a38:	bf00      	nop
 8000a3a:	bf00      	nop
 8000a3c:	371c      	adds	r7, #28
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	40010000 	.word	0x40010000
 8000a50:	48000400 	.word	0x48000400
 8000a54:	48000800 	.word	0x48000800
 8000a58:	48000c00 	.word	0x48000c00
 8000a5c:	48001000 	.word	0x48001000
 8000a60:	48001400 	.word	0x48001400
 8000a64:	48001800 	.word	0x48001800
 8000a68:	40010400 	.word	0x40010400

08000a6c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b085      	sub	sp, #20
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	460b      	mov	r3, r1
 8000a76:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	695b      	ldr	r3, [r3, #20]
 8000a7c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000a7e:	887a      	ldrh	r2, [r7, #2]
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	4013      	ands	r3, r2
 8000a84:	041a      	lsls	r2, r3, #16
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	43d9      	mvns	r1, r3
 8000a8a:	887b      	ldrh	r3, [r7, #2]
 8000a8c:	400b      	ands	r3, r1
 8000a8e:	431a      	orrs	r2, r3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	619a      	str	r2, [r3, #24]
}
 8000a94:	bf00      	nop
 8000a96:	3714      	adds	r7, #20
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr

08000aa0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000aa4:	4b04      	ldr	r3, [pc, #16]	@ (8000ab8 <HAL_PWREx_GetVoltageRange+0x18>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	40007000 	.word	0x40007000

08000abc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b085      	sub	sp, #20
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000aca:	d130      	bne.n	8000b2e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000acc:	4b23      	ldr	r3, [pc, #140]	@ (8000b5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000ad4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ad8:	d038      	beq.n	8000b4c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ada:	4b20      	ldr	r3, [pc, #128]	@ (8000b5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000ae2:	4a1e      	ldr	r2, [pc, #120]	@ (8000b5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ae4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ae8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000aea:	4b1d      	ldr	r3, [pc, #116]	@ (8000b60 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	2232      	movs	r2, #50	@ 0x32
 8000af0:	fb02 f303 	mul.w	r3, r2, r3
 8000af4:	4a1b      	ldr	r2, [pc, #108]	@ (8000b64 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000af6:	fba2 2303 	umull	r2, r3, r2, r3
 8000afa:	0c9b      	lsrs	r3, r3, #18
 8000afc:	3301      	adds	r3, #1
 8000afe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b00:	e002      	b.n	8000b08 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	3b01      	subs	r3, #1
 8000b06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b08:	4b14      	ldr	r3, [pc, #80]	@ (8000b5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b0a:	695b      	ldr	r3, [r3, #20]
 8000b0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b14:	d102      	bne.n	8000b1c <HAL_PWREx_ControlVoltageScaling+0x60>
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d1f2      	bne.n	8000b02 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b1e:	695b      	ldr	r3, [r3, #20]
 8000b20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b28:	d110      	bne.n	8000b4c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000b2a:	2303      	movs	r3, #3
 8000b2c:	e00f      	b.n	8000b4e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000b36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b3a:	d007      	beq.n	8000b4c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b3c:	4b07      	ldr	r3, [pc, #28]	@ (8000b5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000b44:	4a05      	ldr	r2, [pc, #20]	@ (8000b5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b46:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b4a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000b4c:	2300      	movs	r3, #0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3714      	adds	r7, #20
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	40007000 	.word	0x40007000
 8000b60:	20000000 	.word	0x20000000
 8000b64:	431bde83 	.word	0x431bde83

08000b68 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b088      	sub	sp, #32
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d101      	bne.n	8000b7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b76:	2301      	movs	r3, #1
 8000b78:	e3ca      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000b7a:	4b97      	ldr	r3, [pc, #604]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000b7c:	689b      	ldr	r3, [r3, #8]
 8000b7e:	f003 030c 	and.w	r3, r3, #12
 8000b82:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000b84:	4b94      	ldr	r3, [pc, #592]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	f003 0303 	and.w	r3, r3, #3
 8000b8c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f003 0310 	and.w	r3, r3, #16
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	f000 80e4 	beq.w	8000d64 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000b9c:	69bb      	ldr	r3, [r7, #24]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d007      	beq.n	8000bb2 <HAL_RCC_OscConfig+0x4a>
 8000ba2:	69bb      	ldr	r3, [r7, #24]
 8000ba4:	2b0c      	cmp	r3, #12
 8000ba6:	f040 808b 	bne.w	8000cc0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	f040 8087 	bne.w	8000cc0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000bb2:	4b89      	ldr	r3, [pc, #548]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f003 0302 	and.w	r3, r3, #2
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d005      	beq.n	8000bca <HAL_RCC_OscConfig+0x62>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	699b      	ldr	r3, [r3, #24]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d101      	bne.n	8000bca <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	e3a2      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6a1a      	ldr	r2, [r3, #32]
 8000bce:	4b82      	ldr	r3, [pc, #520]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f003 0308 	and.w	r3, r3, #8
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d004      	beq.n	8000be4 <HAL_RCC_OscConfig+0x7c>
 8000bda:	4b7f      	ldr	r3, [pc, #508]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000be2:	e005      	b.n	8000bf0 <HAL_RCC_OscConfig+0x88>
 8000be4:	4b7c      	ldr	r3, [pc, #496]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000be6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000bea:	091b      	lsrs	r3, r3, #4
 8000bec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d223      	bcs.n	8000c3c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	6a1b      	ldr	r3, [r3, #32]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f000 fd1d 	bl	8001638 <RCC_SetFlashLatencyFromMSIRange>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000c04:	2301      	movs	r3, #1
 8000c06:	e383      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c08:	4b73      	ldr	r3, [pc, #460]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a72      	ldr	r2, [pc, #456]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000c0e:	f043 0308 	orr.w	r3, r3, #8
 8000c12:	6013      	str	r3, [r2, #0]
 8000c14:	4b70      	ldr	r3, [pc, #448]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6a1b      	ldr	r3, [r3, #32]
 8000c20:	496d      	ldr	r1, [pc, #436]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000c22:	4313      	orrs	r3, r2
 8000c24:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c26:	4b6c      	ldr	r3, [pc, #432]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	69db      	ldr	r3, [r3, #28]
 8000c32:	021b      	lsls	r3, r3, #8
 8000c34:	4968      	ldr	r1, [pc, #416]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000c36:	4313      	orrs	r3, r2
 8000c38:	604b      	str	r3, [r1, #4]
 8000c3a:	e025      	b.n	8000c88 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c3c:	4b66      	ldr	r3, [pc, #408]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a65      	ldr	r2, [pc, #404]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000c42:	f043 0308 	orr.w	r3, r3, #8
 8000c46:	6013      	str	r3, [r2, #0]
 8000c48:	4b63      	ldr	r3, [pc, #396]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	6a1b      	ldr	r3, [r3, #32]
 8000c54:	4960      	ldr	r1, [pc, #384]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000c56:	4313      	orrs	r3, r2
 8000c58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c5a:	4b5f      	ldr	r3, [pc, #380]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	69db      	ldr	r3, [r3, #28]
 8000c66:	021b      	lsls	r3, r3, #8
 8000c68:	495b      	ldr	r1, [pc, #364]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000c6e:	69bb      	ldr	r3, [r7, #24]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d109      	bne.n	8000c88 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	6a1b      	ldr	r3, [r3, #32]
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f000 fcdd 	bl	8001638 <RCC_SetFlashLatencyFromMSIRange>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000c84:	2301      	movs	r3, #1
 8000c86:	e343      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000c88:	f000 fc4a 	bl	8001520 <HAL_RCC_GetSysClockFreq>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	4b52      	ldr	r3, [pc, #328]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000c90:	689b      	ldr	r3, [r3, #8]
 8000c92:	091b      	lsrs	r3, r3, #4
 8000c94:	f003 030f 	and.w	r3, r3, #15
 8000c98:	4950      	ldr	r1, [pc, #320]	@ (8000ddc <HAL_RCC_OscConfig+0x274>)
 8000c9a:	5ccb      	ldrb	r3, [r1, r3]
 8000c9c:	f003 031f 	and.w	r3, r3, #31
 8000ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ca4:	4a4e      	ldr	r2, [pc, #312]	@ (8000de0 <HAL_RCC_OscConfig+0x278>)
 8000ca6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000ca8:	4b4e      	ldr	r3, [pc, #312]	@ (8000de4 <HAL_RCC_OscConfig+0x27c>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff fbf1 	bl	8000494 <HAL_InitTick>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d052      	beq.n	8000d62 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
 8000cbe:	e327      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	699b      	ldr	r3, [r3, #24]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d032      	beq.n	8000d2e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000cc8:	4b43      	ldr	r3, [pc, #268]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a42      	ldr	r2, [pc, #264]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000cce:	f043 0301 	orr.w	r3, r3, #1
 8000cd2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000cd4:	f7ff fc2e 	bl	8000534 <HAL_GetTick>
 8000cd8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000cda:	e008      	b.n	8000cee <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000cdc:	f7ff fc2a 	bl	8000534 <HAL_GetTick>
 8000ce0:	4602      	mov	r2, r0
 8000ce2:	693b      	ldr	r3, [r7, #16]
 8000ce4:	1ad3      	subs	r3, r2, r3
 8000ce6:	2b02      	cmp	r3, #2
 8000ce8:	d901      	bls.n	8000cee <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000cea:	2303      	movs	r3, #3
 8000cec:	e310      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000cee:	4b3a      	ldr	r3, [pc, #232]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f003 0302 	and.w	r3, r3, #2
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d0f0      	beq.n	8000cdc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000cfa:	4b37      	ldr	r3, [pc, #220]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a36      	ldr	r2, [pc, #216]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000d00:	f043 0308 	orr.w	r3, r3, #8
 8000d04:	6013      	str	r3, [r2, #0]
 8000d06:	4b34      	ldr	r3, [pc, #208]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6a1b      	ldr	r3, [r3, #32]
 8000d12:	4931      	ldr	r1, [pc, #196]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000d14:	4313      	orrs	r3, r2
 8000d16:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d18:	4b2f      	ldr	r3, [pc, #188]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	69db      	ldr	r3, [r3, #28]
 8000d24:	021b      	lsls	r3, r3, #8
 8000d26:	492c      	ldr	r1, [pc, #176]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	604b      	str	r3, [r1, #4]
 8000d2c:	e01a      	b.n	8000d64 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000d2e:	4b2a      	ldr	r3, [pc, #168]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a29      	ldr	r2, [pc, #164]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000d34:	f023 0301 	bic.w	r3, r3, #1
 8000d38:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d3a:	f7ff fbfb 	bl	8000534 <HAL_GetTick>
 8000d3e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000d40:	e008      	b.n	8000d54 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d42:	f7ff fbf7 	bl	8000534 <HAL_GetTick>
 8000d46:	4602      	mov	r2, r0
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	1ad3      	subs	r3, r2, r3
 8000d4c:	2b02      	cmp	r3, #2
 8000d4e:	d901      	bls.n	8000d54 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000d50:	2303      	movs	r3, #3
 8000d52:	e2dd      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000d54:	4b20      	ldr	r3, [pc, #128]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f003 0302 	and.w	r3, r3, #2
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d1f0      	bne.n	8000d42 <HAL_RCC_OscConfig+0x1da>
 8000d60:	e000      	b.n	8000d64 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000d62:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f003 0301 	and.w	r3, r3, #1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d074      	beq.n	8000e5a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	2b08      	cmp	r3, #8
 8000d74:	d005      	beq.n	8000d82 <HAL_RCC_OscConfig+0x21a>
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	2b0c      	cmp	r3, #12
 8000d7a:	d10e      	bne.n	8000d9a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	2b03      	cmp	r3, #3
 8000d80:	d10b      	bne.n	8000d9a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d82:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d064      	beq.n	8000e58 <HAL_RCC_OscConfig+0x2f0>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d160      	bne.n	8000e58 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	e2ba      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000da2:	d106      	bne.n	8000db2 <HAL_RCC_OscConfig+0x24a>
 8000da4:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a0b      	ldr	r2, [pc, #44]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000daa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dae:	6013      	str	r3, [r2, #0]
 8000db0:	e026      	b.n	8000e00 <HAL_RCC_OscConfig+0x298>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000dba:	d115      	bne.n	8000de8 <HAL_RCC_OscConfig+0x280>
 8000dbc:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a05      	ldr	r2, [pc, #20]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000dc2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000dc6:	6013      	str	r3, [r2, #0]
 8000dc8:	4b03      	ldr	r3, [pc, #12]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a02      	ldr	r2, [pc, #8]	@ (8000dd8 <HAL_RCC_OscConfig+0x270>)
 8000dce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dd2:	6013      	str	r3, [r2, #0]
 8000dd4:	e014      	b.n	8000e00 <HAL_RCC_OscConfig+0x298>
 8000dd6:	bf00      	nop
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	08002c90 	.word	0x08002c90
 8000de0:	20000000 	.word	0x20000000
 8000de4:	20000004 	.word	0x20000004
 8000de8:	4ba0      	ldr	r3, [pc, #640]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a9f      	ldr	r2, [pc, #636]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000dee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000df2:	6013      	str	r3, [r2, #0]
 8000df4:	4b9d      	ldr	r3, [pc, #628]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a9c      	ldr	r2, [pc, #624]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000dfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000dfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d013      	beq.n	8000e30 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e08:	f7ff fb94 	bl	8000534 <HAL_GetTick>
 8000e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e0e:	e008      	b.n	8000e22 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e10:	f7ff fb90 	bl	8000534 <HAL_GetTick>
 8000e14:	4602      	mov	r2, r0
 8000e16:	693b      	ldr	r3, [r7, #16]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	2b64      	cmp	r3, #100	@ 0x64
 8000e1c:	d901      	bls.n	8000e22 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	e276      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e22:	4b92      	ldr	r3, [pc, #584]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d0f0      	beq.n	8000e10 <HAL_RCC_OscConfig+0x2a8>
 8000e2e:	e014      	b.n	8000e5a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e30:	f7ff fb80 	bl	8000534 <HAL_GetTick>
 8000e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e36:	e008      	b.n	8000e4a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e38:	f7ff fb7c 	bl	8000534 <HAL_GetTick>
 8000e3c:	4602      	mov	r2, r0
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	1ad3      	subs	r3, r2, r3
 8000e42:	2b64      	cmp	r3, #100	@ 0x64
 8000e44:	d901      	bls.n	8000e4a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000e46:	2303      	movs	r3, #3
 8000e48:	e262      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e4a:	4b88      	ldr	r3, [pc, #544]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d1f0      	bne.n	8000e38 <HAL_RCC_OscConfig+0x2d0>
 8000e56:	e000      	b.n	8000e5a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f003 0302 	and.w	r3, r3, #2
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d060      	beq.n	8000f28 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000e66:	69bb      	ldr	r3, [r7, #24]
 8000e68:	2b04      	cmp	r3, #4
 8000e6a:	d005      	beq.n	8000e78 <HAL_RCC_OscConfig+0x310>
 8000e6c:	69bb      	ldr	r3, [r7, #24]
 8000e6e:	2b0c      	cmp	r3, #12
 8000e70:	d119      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d116      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e78:	4b7c      	ldr	r3, [pc, #496]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d005      	beq.n	8000e90 <HAL_RCC_OscConfig+0x328>
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d101      	bne.n	8000e90 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	e23f      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e90:	4b76      	ldr	r3, [pc, #472]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	691b      	ldr	r3, [r3, #16]
 8000e9c:	061b      	lsls	r3, r3, #24
 8000e9e:	4973      	ldr	r1, [pc, #460]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ea4:	e040      	b.n	8000f28 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	68db      	ldr	r3, [r3, #12]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d023      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eae:	4b6f      	ldr	r3, [pc, #444]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a6e      	ldr	r2, [pc, #440]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000eb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eba:	f7ff fb3b 	bl	8000534 <HAL_GetTick>
 8000ebe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ec0:	e008      	b.n	8000ed4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ec2:	f7ff fb37 	bl	8000534 <HAL_GetTick>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d901      	bls.n	8000ed4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e21d      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ed4:	4b65      	ldr	r3, [pc, #404]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d0f0      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ee0:	4b62      	ldr	r3, [pc, #392]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	691b      	ldr	r3, [r3, #16]
 8000eec:	061b      	lsls	r3, r3, #24
 8000eee:	495f      	ldr	r1, [pc, #380]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	604b      	str	r3, [r1, #4]
 8000ef4:	e018      	b.n	8000f28 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ef6:	4b5d      	ldr	r3, [pc, #372]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a5c      	ldr	r2, [pc, #368]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000efc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f02:	f7ff fb17 	bl	8000534 <HAL_GetTick>
 8000f06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f08:	e008      	b.n	8000f1c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f0a:	f7ff fb13 	bl	8000534 <HAL_GetTick>
 8000f0e:	4602      	mov	r2, r0
 8000f10:	693b      	ldr	r3, [r7, #16]
 8000f12:	1ad3      	subs	r3, r2, r3
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d901      	bls.n	8000f1c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	e1f9      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f1c:	4b53      	ldr	r3, [pc, #332]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d1f0      	bne.n	8000f0a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f003 0308 	and.w	r3, r3, #8
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d03c      	beq.n	8000fae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	695b      	ldr	r3, [r3, #20]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d01c      	beq.n	8000f76 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f3c:	4b4b      	ldr	r3, [pc, #300]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f42:	4a4a      	ldr	r2, [pc, #296]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f4c:	f7ff faf2 	bl	8000534 <HAL_GetTick>
 8000f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f52:	e008      	b.n	8000f66 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f54:	f7ff faee 	bl	8000534 <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	2b02      	cmp	r3, #2
 8000f60:	d901      	bls.n	8000f66 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000f62:	2303      	movs	r3, #3
 8000f64:	e1d4      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f66:	4b41      	ldr	r3, [pc, #260]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000f68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f6c:	f003 0302 	and.w	r3, r3, #2
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d0ef      	beq.n	8000f54 <HAL_RCC_OscConfig+0x3ec>
 8000f74:	e01b      	b.n	8000fae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f76:	4b3d      	ldr	r3, [pc, #244]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000f78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f7c:	4a3b      	ldr	r2, [pc, #236]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000f7e:	f023 0301 	bic.w	r3, r3, #1
 8000f82:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f86:	f7ff fad5 	bl	8000534 <HAL_GetTick>
 8000f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000f8c:	e008      	b.n	8000fa0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f8e:	f7ff fad1 	bl	8000534 <HAL_GetTick>
 8000f92:	4602      	mov	r2, r0
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	1ad3      	subs	r3, r2, r3
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d901      	bls.n	8000fa0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000f9c:	2303      	movs	r3, #3
 8000f9e:	e1b7      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fa0:	4b32      	ldr	r3, [pc, #200]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000fa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fa6:	f003 0302 	and.w	r3, r3, #2
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d1ef      	bne.n	8000f8e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 0304 	and.w	r3, r3, #4
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	f000 80a6 	beq.w	8001108 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000fc0:	4b2a      	ldr	r3, [pc, #168]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d10d      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fcc:	4b27      	ldr	r3, [pc, #156]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fd0:	4a26      	ldr	r2, [pc, #152]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000fd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fd8:	4b24      	ldr	r3, [pc, #144]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8000fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe0:	60bb      	str	r3, [r7, #8]
 8000fe2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000fe8:	4b21      	ldr	r3, [pc, #132]	@ (8001070 <HAL_RCC_OscConfig+0x508>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d118      	bne.n	8001026 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000ff4:	4b1e      	ldr	r3, [pc, #120]	@ (8001070 <HAL_RCC_OscConfig+0x508>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a1d      	ldr	r2, [pc, #116]	@ (8001070 <HAL_RCC_OscConfig+0x508>)
 8000ffa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ffe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001000:	f7ff fa98 	bl	8000534 <HAL_GetTick>
 8001004:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001006:	e008      	b.n	800101a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001008:	f7ff fa94 	bl	8000534 <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b02      	cmp	r3, #2
 8001014:	d901      	bls.n	800101a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e17a      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800101a:	4b15      	ldr	r3, [pc, #84]	@ (8001070 <HAL_RCC_OscConfig+0x508>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001022:	2b00      	cmp	r3, #0
 8001024:	d0f0      	beq.n	8001008 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	2b01      	cmp	r3, #1
 800102c:	d108      	bne.n	8001040 <HAL_RCC_OscConfig+0x4d8>
 800102e:	4b0f      	ldr	r3, [pc, #60]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8001030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001034:	4a0d      	ldr	r2, [pc, #52]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8001036:	f043 0301 	orr.w	r3, r3, #1
 800103a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800103e:	e029      	b.n	8001094 <HAL_RCC_OscConfig+0x52c>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	2b05      	cmp	r3, #5
 8001046:	d115      	bne.n	8001074 <HAL_RCC_OscConfig+0x50c>
 8001048:	4b08      	ldr	r3, [pc, #32]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 800104a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800104e:	4a07      	ldr	r2, [pc, #28]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8001050:	f043 0304 	orr.w	r3, r3, #4
 8001054:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001058:	4b04      	ldr	r3, [pc, #16]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 800105a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800105e:	4a03      	ldr	r2, [pc, #12]	@ (800106c <HAL_RCC_OscConfig+0x504>)
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001068:	e014      	b.n	8001094 <HAL_RCC_OscConfig+0x52c>
 800106a:	bf00      	nop
 800106c:	40021000 	.word	0x40021000
 8001070:	40007000 	.word	0x40007000
 8001074:	4b9c      	ldr	r3, [pc, #624]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 8001076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800107a:	4a9b      	ldr	r2, [pc, #620]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 800107c:	f023 0301 	bic.w	r3, r3, #1
 8001080:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001084:	4b98      	ldr	r3, [pc, #608]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 8001086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800108a:	4a97      	ldr	r2, [pc, #604]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 800108c:	f023 0304 	bic.w	r3, r3, #4
 8001090:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d016      	beq.n	80010ca <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800109c:	f7ff fa4a 	bl	8000534 <HAL_GetTick>
 80010a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010a2:	e00a      	b.n	80010ba <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010a4:	f7ff fa46 	bl	8000534 <HAL_GetTick>
 80010a8:	4602      	mov	r2, r0
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d901      	bls.n	80010ba <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80010b6:	2303      	movs	r3, #3
 80010b8:	e12a      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010ba:	4b8b      	ldr	r3, [pc, #556]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 80010bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010c0:	f003 0302 	and.w	r3, r3, #2
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d0ed      	beq.n	80010a4 <HAL_RCC_OscConfig+0x53c>
 80010c8:	e015      	b.n	80010f6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010ca:	f7ff fa33 	bl	8000534 <HAL_GetTick>
 80010ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80010d0:	e00a      	b.n	80010e8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010d2:	f7ff fa2f 	bl	8000534 <HAL_GetTick>
 80010d6:	4602      	mov	r2, r0
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	1ad3      	subs	r3, r2, r3
 80010dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d901      	bls.n	80010e8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80010e4:	2303      	movs	r3, #3
 80010e6:	e113      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80010e8:	4b7f      	ldr	r3, [pc, #508]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 80010ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010ee:	f003 0302 	and.w	r3, r3, #2
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d1ed      	bne.n	80010d2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80010f6:	7ffb      	ldrb	r3, [r7, #31]
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d105      	bne.n	8001108 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010fc:	4b7a      	ldr	r3, [pc, #488]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 80010fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001100:	4a79      	ldr	r2, [pc, #484]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 8001102:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001106:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800110c:	2b00      	cmp	r3, #0
 800110e:	f000 80fe 	beq.w	800130e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001116:	2b02      	cmp	r3, #2
 8001118:	f040 80d0 	bne.w	80012bc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800111c:	4b72      	ldr	r3, [pc, #456]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	f003 0203 	and.w	r2, r3, #3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800112c:	429a      	cmp	r2, r3
 800112e:	d130      	bne.n	8001192 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	3b01      	subs	r3, #1
 800113c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800113e:	429a      	cmp	r2, r3
 8001140:	d127      	bne.n	8001192 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800114c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800114e:	429a      	cmp	r2, r3
 8001150:	d11f      	bne.n	8001192 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800115c:	2a07      	cmp	r2, #7
 800115e:	bf14      	ite	ne
 8001160:	2201      	movne	r2, #1
 8001162:	2200      	moveq	r2, #0
 8001164:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001166:	4293      	cmp	r3, r2
 8001168:	d113      	bne.n	8001192 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001174:	085b      	lsrs	r3, r3, #1
 8001176:	3b01      	subs	r3, #1
 8001178:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800117a:	429a      	cmp	r2, r3
 800117c:	d109      	bne.n	8001192 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001188:	085b      	lsrs	r3, r3, #1
 800118a:	3b01      	subs	r3, #1
 800118c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800118e:	429a      	cmp	r2, r3
 8001190:	d06e      	beq.n	8001270 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	2b0c      	cmp	r3, #12
 8001196:	d069      	beq.n	800126c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001198:	4b53      	ldr	r3, [pc, #332]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d105      	bne.n	80011b0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80011a4:	4b50      	ldr	r3, [pc, #320]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e0ad      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80011b4:	4b4c      	ldr	r3, [pc, #304]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a4b      	ldr	r2, [pc, #300]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 80011ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80011be:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80011c0:	f7ff f9b8 	bl	8000534 <HAL_GetTick>
 80011c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80011c6:	e008      	b.n	80011da <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011c8:	f7ff f9b4 	bl	8000534 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d901      	bls.n	80011da <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80011d6:	2303      	movs	r3, #3
 80011d8:	e09a      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80011da:	4b43      	ldr	r3, [pc, #268]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d1f0      	bne.n	80011c8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011e6:	4b40      	ldr	r3, [pc, #256]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 80011e8:	68da      	ldr	r2, [r3, #12]
 80011ea:	4b40      	ldr	r3, [pc, #256]	@ (80012ec <HAL_RCC_OscConfig+0x784>)
 80011ec:	4013      	ands	r3, r2
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80011f2:	687a      	ldr	r2, [r7, #4]
 80011f4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80011f6:	3a01      	subs	r2, #1
 80011f8:	0112      	lsls	r2, r2, #4
 80011fa:	4311      	orrs	r1, r2
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001200:	0212      	lsls	r2, r2, #8
 8001202:	4311      	orrs	r1, r2
 8001204:	687a      	ldr	r2, [r7, #4]
 8001206:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001208:	0852      	lsrs	r2, r2, #1
 800120a:	3a01      	subs	r2, #1
 800120c:	0552      	lsls	r2, r2, #21
 800120e:	4311      	orrs	r1, r2
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001214:	0852      	lsrs	r2, r2, #1
 8001216:	3a01      	subs	r2, #1
 8001218:	0652      	lsls	r2, r2, #25
 800121a:	4311      	orrs	r1, r2
 800121c:	687a      	ldr	r2, [r7, #4]
 800121e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001220:	0912      	lsrs	r2, r2, #4
 8001222:	0452      	lsls	r2, r2, #17
 8001224:	430a      	orrs	r2, r1
 8001226:	4930      	ldr	r1, [pc, #192]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 8001228:	4313      	orrs	r3, r2
 800122a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800122c:	4b2e      	ldr	r3, [pc, #184]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a2d      	ldr	r2, [pc, #180]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 8001232:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001236:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001238:	4b2b      	ldr	r3, [pc, #172]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	4a2a      	ldr	r2, [pc, #168]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 800123e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001242:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001244:	f7ff f976 	bl	8000534 <HAL_GetTick>
 8001248:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800124a:	e008      	b.n	800125e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800124c:	f7ff f972 	bl	8000534 <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b02      	cmp	r3, #2
 8001258:	d901      	bls.n	800125e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e058      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800125e:	4b22      	ldr	r3, [pc, #136]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d0f0      	beq.n	800124c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800126a:	e050      	b.n	800130e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e04f      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001270:	4b1d      	ldr	r3, [pc, #116]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001278:	2b00      	cmp	r3, #0
 800127a:	d148      	bne.n	800130e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800127c:	4b1a      	ldr	r3, [pc, #104]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a19      	ldr	r2, [pc, #100]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 8001282:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001286:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001288:	4b17      	ldr	r3, [pc, #92]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	4a16      	ldr	r2, [pc, #88]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 800128e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001292:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001294:	f7ff f94e 	bl	8000534 <HAL_GetTick>
 8001298:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800129a:	e008      	b.n	80012ae <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800129c:	f7ff f94a 	bl	8000534 <HAL_GetTick>
 80012a0:	4602      	mov	r2, r0
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	2b02      	cmp	r3, #2
 80012a8:	d901      	bls.n	80012ae <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80012aa:	2303      	movs	r3, #3
 80012ac:	e030      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012ae:	4b0e      	ldr	r3, [pc, #56]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d0f0      	beq.n	800129c <HAL_RCC_OscConfig+0x734>
 80012ba:	e028      	b.n	800130e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	2b0c      	cmp	r3, #12
 80012c0:	d023      	beq.n	800130a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012c2:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a08      	ldr	r2, [pc, #32]	@ (80012e8 <HAL_RCC_OscConfig+0x780>)
 80012c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80012cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ce:	f7ff f931 	bl	8000534 <HAL_GetTick>
 80012d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012d4:	e00c      	b.n	80012f0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012d6:	f7ff f92d 	bl	8000534 <HAL_GetTick>
 80012da:	4602      	mov	r2, r0
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d905      	bls.n	80012f0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80012e4:	2303      	movs	r3, #3
 80012e6:	e013      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
 80012e8:	40021000 	.word	0x40021000
 80012ec:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012f0:	4b09      	ldr	r3, [pc, #36]	@ (8001318 <HAL_RCC_OscConfig+0x7b0>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d1ec      	bne.n	80012d6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80012fc:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <HAL_RCC_OscConfig+0x7b0>)
 80012fe:	68da      	ldr	r2, [r3, #12]
 8001300:	4905      	ldr	r1, [pc, #20]	@ (8001318 <HAL_RCC_OscConfig+0x7b0>)
 8001302:	4b06      	ldr	r3, [pc, #24]	@ (800131c <HAL_RCC_OscConfig+0x7b4>)
 8001304:	4013      	ands	r3, r2
 8001306:	60cb      	str	r3, [r1, #12]
 8001308:	e001      	b.n	800130e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e000      	b.n	8001310 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800130e:	2300      	movs	r3, #0
}
 8001310:	4618      	mov	r0, r3
 8001312:	3720      	adds	r7, #32
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40021000 	.word	0x40021000
 800131c:	feeefffc 	.word	0xfeeefffc

08001320 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d101      	bne.n	8001334 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e0e7      	b.n	8001504 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001334:	4b75      	ldr	r3, [pc, #468]	@ (800150c <HAL_RCC_ClockConfig+0x1ec>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 0307 	and.w	r3, r3, #7
 800133c:	683a      	ldr	r2, [r7, #0]
 800133e:	429a      	cmp	r2, r3
 8001340:	d910      	bls.n	8001364 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001342:	4b72      	ldr	r3, [pc, #456]	@ (800150c <HAL_RCC_ClockConfig+0x1ec>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f023 0207 	bic.w	r2, r3, #7
 800134a:	4970      	ldr	r1, [pc, #448]	@ (800150c <HAL_RCC_ClockConfig+0x1ec>)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	4313      	orrs	r3, r2
 8001350:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001352:	4b6e      	ldr	r3, [pc, #440]	@ (800150c <HAL_RCC_ClockConfig+0x1ec>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0307 	and.w	r3, r3, #7
 800135a:	683a      	ldr	r2, [r7, #0]
 800135c:	429a      	cmp	r2, r3
 800135e:	d001      	beq.n	8001364 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e0cf      	b.n	8001504 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0302 	and.w	r3, r3, #2
 800136c:	2b00      	cmp	r3, #0
 800136e:	d010      	beq.n	8001392 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	689a      	ldr	r2, [r3, #8]
 8001374:	4b66      	ldr	r3, [pc, #408]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800137c:	429a      	cmp	r2, r3
 800137e:	d908      	bls.n	8001392 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001380:	4b63      	ldr	r3, [pc, #396]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	4960      	ldr	r1, [pc, #384]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 800138e:	4313      	orrs	r3, r2
 8001390:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	2b00      	cmp	r3, #0
 800139c:	d04c      	beq.n	8001438 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	2b03      	cmp	r3, #3
 80013a4:	d107      	bne.n	80013b6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013a6:	4b5a      	ldr	r3, [pc, #360]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d121      	bne.n	80013f6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e0a6      	b.n	8001504 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d107      	bne.n	80013ce <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013be:	4b54      	ldr	r3, [pc, #336]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d115      	bne.n	80013f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e09a      	b.n	8001504 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d107      	bne.n	80013e6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80013d6:	4b4e      	ldr	r3, [pc, #312]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d109      	bne.n	80013f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e08e      	b.n	8001504 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013e6:	4b4a      	ldr	r3, [pc, #296]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d101      	bne.n	80013f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e086      	b.n	8001504 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80013f6:	4b46      	ldr	r3, [pc, #280]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	f023 0203 	bic.w	r2, r3, #3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	4943      	ldr	r1, [pc, #268]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 8001404:	4313      	orrs	r3, r2
 8001406:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001408:	f7ff f894 	bl	8000534 <HAL_GetTick>
 800140c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800140e:	e00a      	b.n	8001426 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001410:	f7ff f890 	bl	8000534 <HAL_GetTick>
 8001414:	4602      	mov	r2, r0
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800141e:	4293      	cmp	r3, r2
 8001420:	d901      	bls.n	8001426 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e06e      	b.n	8001504 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001426:	4b3a      	ldr	r3, [pc, #232]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	f003 020c 	and.w	r2, r3, #12
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	429a      	cmp	r2, r3
 8001436:	d1eb      	bne.n	8001410 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f003 0302 	and.w	r3, r3, #2
 8001440:	2b00      	cmp	r3, #0
 8001442:	d010      	beq.n	8001466 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689a      	ldr	r2, [r3, #8]
 8001448:	4b31      	ldr	r3, [pc, #196]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001450:	429a      	cmp	r2, r3
 8001452:	d208      	bcs.n	8001466 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001454:	4b2e      	ldr	r3, [pc, #184]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	492b      	ldr	r1, [pc, #172]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 8001462:	4313      	orrs	r3, r2
 8001464:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001466:	4b29      	ldr	r3, [pc, #164]	@ (800150c <HAL_RCC_ClockConfig+0x1ec>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	683a      	ldr	r2, [r7, #0]
 8001470:	429a      	cmp	r2, r3
 8001472:	d210      	bcs.n	8001496 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001474:	4b25      	ldr	r3, [pc, #148]	@ (800150c <HAL_RCC_ClockConfig+0x1ec>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f023 0207 	bic.w	r2, r3, #7
 800147c:	4923      	ldr	r1, [pc, #140]	@ (800150c <HAL_RCC_ClockConfig+0x1ec>)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	4313      	orrs	r3, r2
 8001482:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001484:	4b21      	ldr	r3, [pc, #132]	@ (800150c <HAL_RCC_ClockConfig+0x1ec>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f003 0307 	and.w	r3, r3, #7
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	429a      	cmp	r2, r3
 8001490:	d001      	beq.n	8001496 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e036      	b.n	8001504 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0304 	and.w	r3, r3, #4
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d008      	beq.n	80014b4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	4918      	ldr	r1, [pc, #96]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 80014b0:	4313      	orrs	r3, r2
 80014b2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0308 	and.w	r3, r3, #8
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d009      	beq.n	80014d4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80014c0:	4b13      	ldr	r3, [pc, #76]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	691b      	ldr	r3, [r3, #16]
 80014cc:	00db      	lsls	r3, r3, #3
 80014ce:	4910      	ldr	r1, [pc, #64]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 80014d0:	4313      	orrs	r3, r2
 80014d2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80014d4:	f000 f824 	bl	8001520 <HAL_RCC_GetSysClockFreq>
 80014d8:	4602      	mov	r2, r0
 80014da:	4b0d      	ldr	r3, [pc, #52]	@ (8001510 <HAL_RCC_ClockConfig+0x1f0>)
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	091b      	lsrs	r3, r3, #4
 80014e0:	f003 030f 	and.w	r3, r3, #15
 80014e4:	490b      	ldr	r1, [pc, #44]	@ (8001514 <HAL_RCC_ClockConfig+0x1f4>)
 80014e6:	5ccb      	ldrb	r3, [r1, r3]
 80014e8:	f003 031f 	and.w	r3, r3, #31
 80014ec:	fa22 f303 	lsr.w	r3, r2, r3
 80014f0:	4a09      	ldr	r2, [pc, #36]	@ (8001518 <HAL_RCC_ClockConfig+0x1f8>)
 80014f2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80014f4:	4b09      	ldr	r3, [pc, #36]	@ (800151c <HAL_RCC_ClockConfig+0x1fc>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7fe ffcb 	bl	8000494 <HAL_InitTick>
 80014fe:	4603      	mov	r3, r0
 8001500:	72fb      	strb	r3, [r7, #11]

  return status;
 8001502:	7afb      	ldrb	r3, [r7, #11]
}
 8001504:	4618      	mov	r0, r3
 8001506:	3710      	adds	r7, #16
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40022000 	.word	0x40022000
 8001510:	40021000 	.word	0x40021000
 8001514:	08002c90 	.word	0x08002c90
 8001518:	20000000 	.word	0x20000000
 800151c:	20000004 	.word	0x20000004

08001520 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001520:	b480      	push	{r7}
 8001522:	b089      	sub	sp, #36	@ 0x24
 8001524:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001526:	2300      	movs	r3, #0
 8001528:	61fb      	str	r3, [r7, #28]
 800152a:	2300      	movs	r3, #0
 800152c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800152e:	4b3e      	ldr	r3, [pc, #248]	@ (8001628 <HAL_RCC_GetSysClockFreq+0x108>)
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	f003 030c 	and.w	r3, r3, #12
 8001536:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001538:	4b3b      	ldr	r3, [pc, #236]	@ (8001628 <HAL_RCC_GetSysClockFreq+0x108>)
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	f003 0303 	and.w	r3, r3, #3
 8001540:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d005      	beq.n	8001554 <HAL_RCC_GetSysClockFreq+0x34>
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	2b0c      	cmp	r3, #12
 800154c:	d121      	bne.n	8001592 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d11e      	bne.n	8001592 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001554:	4b34      	ldr	r3, [pc, #208]	@ (8001628 <HAL_RCC_GetSysClockFreq+0x108>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0308 	and.w	r3, r3, #8
 800155c:	2b00      	cmp	r3, #0
 800155e:	d107      	bne.n	8001570 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001560:	4b31      	ldr	r3, [pc, #196]	@ (8001628 <HAL_RCC_GetSysClockFreq+0x108>)
 8001562:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001566:	0a1b      	lsrs	r3, r3, #8
 8001568:	f003 030f 	and.w	r3, r3, #15
 800156c:	61fb      	str	r3, [r7, #28]
 800156e:	e005      	b.n	800157c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001570:	4b2d      	ldr	r3, [pc, #180]	@ (8001628 <HAL_RCC_GetSysClockFreq+0x108>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	091b      	lsrs	r3, r3, #4
 8001576:	f003 030f 	and.w	r3, r3, #15
 800157a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800157c:	4a2b      	ldr	r2, [pc, #172]	@ (800162c <HAL_RCC_GetSysClockFreq+0x10c>)
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001584:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d10d      	bne.n	80015a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001590:	e00a      	b.n	80015a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	2b04      	cmp	r3, #4
 8001596:	d102      	bne.n	800159e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001598:	4b25      	ldr	r3, [pc, #148]	@ (8001630 <HAL_RCC_GetSysClockFreq+0x110>)
 800159a:	61bb      	str	r3, [r7, #24]
 800159c:	e004      	b.n	80015a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	2b08      	cmp	r3, #8
 80015a2:	d101      	bne.n	80015a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80015a4:	4b23      	ldr	r3, [pc, #140]	@ (8001634 <HAL_RCC_GetSysClockFreq+0x114>)
 80015a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	2b0c      	cmp	r3, #12
 80015ac:	d134      	bne.n	8001618 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80015ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001628 <HAL_RCC_GetSysClockFreq+0x108>)
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	f003 0303 	and.w	r3, r3, #3
 80015b6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d003      	beq.n	80015c6 <HAL_RCC_GetSysClockFreq+0xa6>
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	2b03      	cmp	r3, #3
 80015c2:	d003      	beq.n	80015cc <HAL_RCC_GetSysClockFreq+0xac>
 80015c4:	e005      	b.n	80015d2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80015c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001630 <HAL_RCC_GetSysClockFreq+0x110>)
 80015c8:	617b      	str	r3, [r7, #20]
      break;
 80015ca:	e005      	b.n	80015d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80015cc:	4b19      	ldr	r3, [pc, #100]	@ (8001634 <HAL_RCC_GetSysClockFreq+0x114>)
 80015ce:	617b      	str	r3, [r7, #20]
      break;
 80015d0:	e002      	b.n	80015d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	617b      	str	r3, [r7, #20]
      break;
 80015d6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80015d8:	4b13      	ldr	r3, [pc, #76]	@ (8001628 <HAL_RCC_GetSysClockFreq+0x108>)
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	091b      	lsrs	r3, r3, #4
 80015de:	f003 0307 	and.w	r3, r3, #7
 80015e2:	3301      	adds	r3, #1
 80015e4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80015e6:	4b10      	ldr	r3, [pc, #64]	@ (8001628 <HAL_RCC_GetSysClockFreq+0x108>)
 80015e8:	68db      	ldr	r3, [r3, #12]
 80015ea:	0a1b      	lsrs	r3, r3, #8
 80015ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80015f0:	697a      	ldr	r2, [r7, #20]
 80015f2:	fb03 f202 	mul.w	r2, r3, r2
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80015fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001628 <HAL_RCC_GetSysClockFreq+0x108>)
 8001600:	68db      	ldr	r3, [r3, #12]
 8001602:	0e5b      	lsrs	r3, r3, #25
 8001604:	f003 0303 	and.w	r3, r3, #3
 8001608:	3301      	adds	r3, #1
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800160e:	697a      	ldr	r2, [r7, #20]
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	fbb2 f3f3 	udiv	r3, r2, r3
 8001616:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001618:	69bb      	ldr	r3, [r7, #24]
}
 800161a:	4618      	mov	r0, r3
 800161c:	3724      	adds	r7, #36	@ 0x24
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	40021000 	.word	0x40021000
 800162c:	08002ca0 	.word	0x08002ca0
 8001630:	00f42400 	.word	0x00f42400
 8001634:	007a1200 	.word	0x007a1200

08001638 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001640:	2300      	movs	r3, #0
 8001642:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001644:	4b2a      	ldr	r3, [pc, #168]	@ (80016f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001648:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800164c:	2b00      	cmp	r3, #0
 800164e:	d003      	beq.n	8001658 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001650:	f7ff fa26 	bl	8000aa0 <HAL_PWREx_GetVoltageRange>
 8001654:	6178      	str	r0, [r7, #20]
 8001656:	e014      	b.n	8001682 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001658:	4b25      	ldr	r3, [pc, #148]	@ (80016f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800165a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165c:	4a24      	ldr	r2, [pc, #144]	@ (80016f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800165e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001662:	6593      	str	r3, [r2, #88]	@ 0x58
 8001664:	4b22      	ldr	r3, [pc, #136]	@ (80016f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001668:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001670:	f7ff fa16 	bl	8000aa0 <HAL_PWREx_GetVoltageRange>
 8001674:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001676:	4b1e      	ldr	r3, [pc, #120]	@ (80016f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800167a:	4a1d      	ldr	r2, [pc, #116]	@ (80016f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800167c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001680:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001688:	d10b      	bne.n	80016a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2b80      	cmp	r3, #128	@ 0x80
 800168e:	d919      	bls.n	80016c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2ba0      	cmp	r3, #160	@ 0xa0
 8001694:	d902      	bls.n	800169c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001696:	2302      	movs	r3, #2
 8001698:	613b      	str	r3, [r7, #16]
 800169a:	e013      	b.n	80016c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800169c:	2301      	movs	r3, #1
 800169e:	613b      	str	r3, [r7, #16]
 80016a0:	e010      	b.n	80016c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2b80      	cmp	r3, #128	@ 0x80
 80016a6:	d902      	bls.n	80016ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80016a8:	2303      	movs	r3, #3
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	e00a      	b.n	80016c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2b80      	cmp	r3, #128	@ 0x80
 80016b2:	d102      	bne.n	80016ba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80016b4:	2302      	movs	r3, #2
 80016b6:	613b      	str	r3, [r7, #16]
 80016b8:	e004      	b.n	80016c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2b70      	cmp	r3, #112	@ 0x70
 80016be:	d101      	bne.n	80016c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80016c0:	2301      	movs	r3, #1
 80016c2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80016c4:	4b0b      	ldr	r3, [pc, #44]	@ (80016f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f023 0207 	bic.w	r2, r3, #7
 80016cc:	4909      	ldr	r1, [pc, #36]	@ (80016f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80016d4:	4b07      	ldr	r3, [pc, #28]	@ (80016f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 0307 	and.w	r3, r3, #7
 80016dc:	693a      	ldr	r2, [r7, #16]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d001      	beq.n	80016e6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e000      	b.n	80016e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3718      	adds	r7, #24
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40021000 	.word	0x40021000
 80016f4:	40022000 	.word	0x40022000

080016f8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001702:	2300      	movs	r3, #0
 8001704:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001706:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800170a:	2b84      	cmp	r3, #132	@ 0x84
 800170c:	d005      	beq.n	800171a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800170e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	4413      	add	r3, r2
 8001716:	3303      	adds	r3, #3
 8001718:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800171a:	68fb      	ldr	r3, [r7, #12]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3714      	adds	r7, #20
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800172c:	f000 fee2 	bl	80024f4 <vTaskStartScheduler>
  
  return osOK;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	bd80      	pop	{r7, pc}

08001736 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001736:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001738:	b089      	sub	sp, #36	@ 0x24
 800173a:	af04      	add	r7, sp, #16
 800173c:	6078      	str	r0, [r7, #4]
 800173e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	695b      	ldr	r3, [r3, #20]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d020      	beq.n	800178a <osThreadCreate+0x54>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d01c      	beq.n	800178a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685c      	ldr	r4, [r3, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	691e      	ldr	r6, [r3, #16]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff ffc8 	bl	80016f8 <makeFreeRtosPriority>
 8001768:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	695b      	ldr	r3, [r3, #20]
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001772:	9202      	str	r2, [sp, #8]
 8001774:	9301      	str	r3, [sp, #4]
 8001776:	9100      	str	r1, [sp, #0]
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	4632      	mov	r2, r6
 800177c:	4629      	mov	r1, r5
 800177e:	4620      	mov	r0, r4
 8001780:	f000 fcea 	bl	8002158 <xTaskCreateStatic>
 8001784:	4603      	mov	r3, r0
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	e01c      	b.n	80017c4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	685c      	ldr	r4, [r3, #4]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001796:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff ffaa 	bl	80016f8 <makeFreeRtosPriority>
 80017a4:	4602      	mov	r2, r0
 80017a6:	f107 030c 	add.w	r3, r7, #12
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	9200      	str	r2, [sp, #0]
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	4632      	mov	r2, r6
 80017b2:	4629      	mov	r1, r5
 80017b4:	4620      	mov	r0, r4
 80017b6:	f000 fd2f 	bl	8002218 <xTaskCreate>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d001      	beq.n	80017c4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	e000      	b.n	80017c6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80017c4:	68fb      	ldr	r3, [r7, #12]
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3714      	adds	r7, #20
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080017ce <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	b084      	sub	sp, #16
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <osDelay+0x16>
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	e000      	b.n	80017e6 <osDelay+0x18>
 80017e4:	2301      	movs	r3, #1
 80017e6:	4618      	mov	r0, r3
 80017e8:	f000 fe4e 	bl	8002488 <vTaskDelay>
  
  return osOK;
 80017ec:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
	...

080017f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	@ 0x28
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8001800:	2300      	movs	r3, #0
 8001802:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001804:	f000 fed8 	bl	80025b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001808:	4b5c      	ldr	r3, [pc, #368]	@ (800197c <pvPortMalloc+0x184>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d101      	bne.n	8001814 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8001810:	f000 f924 	bl	8001a5c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001814:	4b5a      	ldr	r3, [pc, #360]	@ (8001980 <pvPortMalloc+0x188>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	4013      	ands	r3, r2
 800181c:	2b00      	cmp	r3, #0
 800181e:	f040 8095 	bne.w	800194c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d01e      	beq.n	8001866 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8001828:	2208      	movs	r2, #8
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4413      	add	r3, r2
 800182e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	2b00      	cmp	r3, #0
 8001838:	d015      	beq.n	8001866 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	f023 0307 	bic.w	r3, r3, #7
 8001840:	3308      	adds	r3, #8
 8001842:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	2b00      	cmp	r3, #0
 800184c:	d00b      	beq.n	8001866 <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800184e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001852:	f383 8811 	msr	BASEPRI, r3
 8001856:	f3bf 8f6f 	isb	sy
 800185a:	f3bf 8f4f 	dsb	sy
 800185e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001860:	bf00      	nop
 8001862:	bf00      	nop
 8001864:	e7fd      	b.n	8001862 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d06f      	beq.n	800194c <pvPortMalloc+0x154>
 800186c:	4b45      	ldr	r3, [pc, #276]	@ (8001984 <pvPortMalloc+0x18c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	429a      	cmp	r2, r3
 8001874:	d86a      	bhi.n	800194c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001876:	4b44      	ldr	r3, [pc, #272]	@ (8001988 <pvPortMalloc+0x190>)
 8001878:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800187a:	4b43      	ldr	r3, [pc, #268]	@ (8001988 <pvPortMalloc+0x190>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001880:	e004      	b.n	800188c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8001882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001884:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800188c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	429a      	cmp	r2, r3
 8001894:	d903      	bls.n	800189e <pvPortMalloc+0xa6>
 8001896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1f1      	bne.n	8001882 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800189e:	4b37      	ldr	r3, [pc, #220]	@ (800197c <pvPortMalloc+0x184>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d051      	beq.n	800194c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80018a8:	6a3b      	ldr	r3, [r7, #32]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2208      	movs	r2, #8
 80018ae:	4413      	add	r3, r2
 80018b0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80018b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	6a3b      	ldr	r3, [r7, #32]
 80018b8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80018ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018bc:	685a      	ldr	r2, [r3, #4]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	1ad2      	subs	r2, r2, r3
 80018c2:	2308      	movs	r3, #8
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d920      	bls.n	800190c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80018ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	4413      	add	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	f003 0307 	and.w	r3, r3, #7
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d00b      	beq.n	80018f4 <pvPortMalloc+0xfc>
	__asm volatile
 80018dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018e0:	f383 8811 	msr	BASEPRI, r3
 80018e4:	f3bf 8f6f 	isb	sy
 80018e8:	f3bf 8f4f 	dsb	sy
 80018ec:	613b      	str	r3, [r7, #16]
}
 80018ee:	bf00      	nop
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80018f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f6:	685a      	ldr	r2, [r3, #4]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	1ad2      	subs	r2, r2, r3
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001906:	69b8      	ldr	r0, [r7, #24]
 8001908:	f000 f90a 	bl	8001b20 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800190c:	4b1d      	ldr	r3, [pc, #116]	@ (8001984 <pvPortMalloc+0x18c>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	4a1b      	ldr	r2, [pc, #108]	@ (8001984 <pvPortMalloc+0x18c>)
 8001918:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800191a:	4b1a      	ldr	r3, [pc, #104]	@ (8001984 <pvPortMalloc+0x18c>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	4b1b      	ldr	r3, [pc, #108]	@ (800198c <pvPortMalloc+0x194>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	429a      	cmp	r2, r3
 8001924:	d203      	bcs.n	800192e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001926:	4b17      	ldr	r3, [pc, #92]	@ (8001984 <pvPortMalloc+0x18c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a18      	ldr	r2, [pc, #96]	@ (800198c <pvPortMalloc+0x194>)
 800192c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800192e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001930:	685a      	ldr	r2, [r3, #4]
 8001932:	4b13      	ldr	r3, [pc, #76]	@ (8001980 <pvPortMalloc+0x188>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	431a      	orrs	r2, r3
 8001938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800193a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800193c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8001942:	4b13      	ldr	r3, [pc, #76]	@ (8001990 <pvPortMalloc+0x198>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	3301      	adds	r3, #1
 8001948:	4a11      	ldr	r2, [pc, #68]	@ (8001990 <pvPortMalloc+0x198>)
 800194a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800194c:	f000 fe42 	bl	80025d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	f003 0307 	and.w	r3, r3, #7
 8001956:	2b00      	cmp	r3, #0
 8001958:	d00b      	beq.n	8001972 <pvPortMalloc+0x17a>
	__asm volatile
 800195a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800195e:	f383 8811 	msr	BASEPRI, r3
 8001962:	f3bf 8f6f 	isb	sy
 8001966:	f3bf 8f4f 	dsb	sy
 800196a:	60fb      	str	r3, [r7, #12]
}
 800196c:	bf00      	nop
 800196e:	bf00      	nop
 8001970:	e7fd      	b.n	800196e <pvPortMalloc+0x176>
	return pvReturn;
 8001972:	69fb      	ldr	r3, [r7, #28]
}
 8001974:	4618      	mov	r0, r3
 8001976:	3728      	adds	r7, #40	@ 0x28
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	20000e48 	.word	0x20000e48
 8001980:	20000e5c 	.word	0x20000e5c
 8001984:	20000e4c 	.word	0x20000e4c
 8001988:	20000e40 	.word	0x20000e40
 800198c:	20000e50 	.word	0x20000e50
 8001990:	20000e54 	.word	0x20000e54

08001994 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d04f      	beq.n	8001a46 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80019a6:	2308      	movs	r3, #8
 80019a8:	425b      	negs	r3, r3
 80019aa:	697a      	ldr	r2, [r7, #20]
 80019ac:	4413      	add	r3, r2
 80019ae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	685a      	ldr	r2, [r3, #4]
 80019b8:	4b25      	ldr	r3, [pc, #148]	@ (8001a50 <vPortFree+0xbc>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4013      	ands	r3, r2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d10b      	bne.n	80019da <vPortFree+0x46>
	__asm volatile
 80019c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019c6:	f383 8811 	msr	BASEPRI, r3
 80019ca:	f3bf 8f6f 	isb	sy
 80019ce:	f3bf 8f4f 	dsb	sy
 80019d2:	60fb      	str	r3, [r7, #12]
}
 80019d4:	bf00      	nop
 80019d6:	bf00      	nop
 80019d8:	e7fd      	b.n	80019d6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d00b      	beq.n	80019fa <vPortFree+0x66>
	__asm volatile
 80019e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019e6:	f383 8811 	msr	BASEPRI, r3
 80019ea:	f3bf 8f6f 	isb	sy
 80019ee:	f3bf 8f4f 	dsb	sy
 80019f2:	60bb      	str	r3, [r7, #8]
}
 80019f4:	bf00      	nop
 80019f6:	bf00      	nop
 80019f8:	e7fd      	b.n	80019f6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	4b14      	ldr	r3, [pc, #80]	@ (8001a50 <vPortFree+0xbc>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4013      	ands	r3, r2
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d01e      	beq.n	8001a46 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d11a      	bne.n	8001a46 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	685a      	ldr	r2, [r3, #4]
 8001a14:	4b0e      	ldr	r3, [pc, #56]	@ (8001a50 <vPortFree+0xbc>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	401a      	ands	r2, r3
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8001a20:	f000 fdca 	bl	80025b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	685a      	ldr	r2, [r3, #4]
 8001a28:	4b0a      	ldr	r3, [pc, #40]	@ (8001a54 <vPortFree+0xc0>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	4a09      	ldr	r2, [pc, #36]	@ (8001a54 <vPortFree+0xc0>)
 8001a30:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001a32:	6938      	ldr	r0, [r7, #16]
 8001a34:	f000 f874 	bl	8001b20 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8001a38:	4b07      	ldr	r3, [pc, #28]	@ (8001a58 <vPortFree+0xc4>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	4a06      	ldr	r2, [pc, #24]	@ (8001a58 <vPortFree+0xc4>)
 8001a40:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8001a42:	f000 fdc7 	bl	80025d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8001a46:	bf00      	nop
 8001a48:	3718      	adds	r7, #24
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000e5c 	.word	0x20000e5c
 8001a54:	20000e4c 	.word	0x20000e4c
 8001a58:	20000e58 	.word	0x20000e58

08001a5c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001a62:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8001a66:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001a68:	4b27      	ldr	r3, [pc, #156]	@ (8001b08 <prvHeapInit+0xac>)
 8001a6a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f003 0307 	and.w	r3, r3, #7
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d00c      	beq.n	8001a90 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	3307      	adds	r3, #7
 8001a7a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f023 0307 	bic.w	r3, r3, #7
 8001a82:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001a84:	68ba      	ldr	r2, [r7, #8]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	4a1f      	ldr	r2, [pc, #124]	@ (8001b08 <prvHeapInit+0xac>)
 8001a8c:	4413      	add	r3, r2
 8001a8e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001a94:	4a1d      	ldr	r2, [pc, #116]	@ (8001b0c <prvHeapInit+0xb0>)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001a9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b0c <prvHeapInit+0xb0>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	68ba      	ldr	r2, [r7, #8]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8001aa8:	2208      	movs	r2, #8
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	1a9b      	subs	r3, r3, r2
 8001aae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f023 0307 	bic.w	r3, r3, #7
 8001ab6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	4a15      	ldr	r2, [pc, #84]	@ (8001b10 <prvHeapInit+0xb4>)
 8001abc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8001abe:	4b14      	ldr	r3, [pc, #80]	@ (8001b10 <prvHeapInit+0xb4>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001ac6:	4b12      	ldr	r3, [pc, #72]	@ (8001b10 <prvHeapInit+0xb4>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	68fa      	ldr	r2, [r7, #12]
 8001ad6:	1ad2      	subs	r2, r2, r3
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001adc:	4b0c      	ldr	r3, [pc, #48]	@ (8001b10 <prvHeapInit+0xb4>)
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	4a0a      	ldr	r2, [pc, #40]	@ (8001b14 <prvHeapInit+0xb8>)
 8001aea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	4a09      	ldr	r2, [pc, #36]	@ (8001b18 <prvHeapInit+0xbc>)
 8001af2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001af4:	4b09      	ldr	r3, [pc, #36]	@ (8001b1c <prvHeapInit+0xc0>)
 8001af6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001afa:	601a      	str	r2, [r3, #0]
}
 8001afc:	bf00      	nop
 8001afe:	3714      	adds	r7, #20
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr
 8001b08:	20000288 	.word	0x20000288
 8001b0c:	20000e40 	.word	0x20000e40
 8001b10:	20000e48 	.word	0x20000e48
 8001b14:	20000e50 	.word	0x20000e50
 8001b18:	20000e4c 	.word	0x20000e4c
 8001b1c:	20000e5c 	.word	0x20000e5c

08001b20 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001b20:	b480      	push	{r7}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001b28:	4b28      	ldr	r3, [pc, #160]	@ (8001bcc <prvInsertBlockIntoFreeList+0xac>)
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	e002      	b.n	8001b34 <prvInsertBlockIntoFreeList+0x14>
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d8f7      	bhi.n	8001b2e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	68ba      	ldr	r2, [r7, #8]
 8001b48:	4413      	add	r3, r2
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d108      	bne.n	8001b62 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	685a      	ldr	r2, [r3, #4]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	441a      	add	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	441a      	add	r2, r3
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d118      	bne.n	8001ba8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	4b15      	ldr	r3, [pc, #84]	@ (8001bd0 <prvInsertBlockIntoFreeList+0xb0>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d00d      	beq.n	8001b9e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685a      	ldr	r2, [r3, #4]
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	441a      	add	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	e008      	b.n	8001bb0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd0 <prvInsertBlockIntoFreeList+0xb0>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	e003      	b.n	8001bb0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001bb0:	68fa      	ldr	r2, [r7, #12]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d002      	beq.n	8001bbe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001bbe:	bf00      	nop
 8001bc0:	3714      	adds	r7, #20
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	20000e40 	.word	0x20000e40
 8001bd0:	20000e48 	.word	0x20000e48

08001bd4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f103 0208 	add.w	r2, r3, #8
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f103 0208 	add.w	r2, r3, #8
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f103 0208 	add.w	r2, r3, #8
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001c22:	bf00      	nop
 8001c24:	370c      	adds	r7, #12
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr

08001c2e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001c2e:	b480      	push	{r7}
 8001c30:	b085      	sub	sp, #20
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
 8001c36:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	68fa      	ldr	r2, [r7, #12]
 8001c42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	689a      	ldr	r2, [r3, #8]
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	683a      	ldr	r2, [r7, #0]
 8001c58:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	1c5a      	adds	r2, r3, #1
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	601a      	str	r2, [r3, #0]
}
 8001c6a:	bf00      	nop
 8001c6c:	3714      	adds	r7, #20
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001c76:	b480      	push	{r7}
 8001c78:	b085      	sub	sp, #20
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
 8001c7e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c8c:	d103      	bne.n	8001c96 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	e00c      	b.n	8001cb0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	3308      	adds	r3, #8
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	e002      	b.n	8001ca4 <vListInsert+0x2e>
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	68ba      	ldr	r2, [r7, #8]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d2f6      	bcs.n	8001c9e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	683a      	ldr	r2, [r7, #0]
 8001cbe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	683a      	ldr	r2, [r7, #0]
 8001cca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	1c5a      	adds	r2, r3, #1
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	601a      	str	r2, [r3, #0]
}
 8001cdc:	bf00      	nop
 8001cde:	3714      	adds	r7, #20
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	691b      	ldr	r3, [r3, #16]
 8001cf4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	6892      	ldr	r2, [r2, #8]
 8001cfe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	687a      	ldr	r2, [r7, #4]
 8001d06:	6852      	ldr	r2, [r2, #4]
 8001d08:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d103      	bne.n	8001d1c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	689a      	ldr	r2, [r3, #8]
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	1e5a      	subs	r2, r3, #1
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	60b9      	str	r1, [r7, #8]
 8001d46:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	3b04      	subs	r3, #4
 8001d4c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001d54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	3b04      	subs	r3, #4
 8001d5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	f023 0201 	bic.w	r2, r3, #1
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	3b04      	subs	r3, #4
 8001d6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001d6c:	4a0c      	ldr	r2, [pc, #48]	@ (8001da0 <pxPortInitialiseStack+0x64>)
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	3b14      	subs	r3, #20
 8001d76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	3b04      	subs	r3, #4
 8001d82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f06f 0202 	mvn.w	r2, #2
 8001d8a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	3b20      	subs	r3, #32
 8001d90:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8001d92:	68fb      	ldr	r3, [r7, #12]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3714      	adds	r7, #20
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	08001da5 	.word	0x08001da5

08001da4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8001daa:	2300      	movs	r3, #0
 8001dac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001dae:	4b13      	ldr	r3, [pc, #76]	@ (8001dfc <prvTaskExitError+0x58>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db6:	d00b      	beq.n	8001dd0 <prvTaskExitError+0x2c>
	__asm volatile
 8001db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001dbc:	f383 8811 	msr	BASEPRI, r3
 8001dc0:	f3bf 8f6f 	isb	sy
 8001dc4:	f3bf 8f4f 	dsb	sy
 8001dc8:	60fb      	str	r3, [r7, #12]
}
 8001dca:	bf00      	nop
 8001dcc:	bf00      	nop
 8001dce:	e7fd      	b.n	8001dcc <prvTaskExitError+0x28>
	__asm volatile
 8001dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001dd4:	f383 8811 	msr	BASEPRI, r3
 8001dd8:	f3bf 8f6f 	isb	sy
 8001ddc:	f3bf 8f4f 	dsb	sy
 8001de0:	60bb      	str	r3, [r7, #8]
}
 8001de2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8001de4:	bf00      	nop
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d0fc      	beq.n	8001de6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8001dec:	bf00      	nop
 8001dee:	bf00      	nop
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	2000000c 	.word	0x2000000c

08001e00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8001e00:	4b07      	ldr	r3, [pc, #28]	@ (8001e20 <pxCurrentTCBConst2>)
 8001e02:	6819      	ldr	r1, [r3, #0]
 8001e04:	6808      	ldr	r0, [r1, #0]
 8001e06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e0a:	f380 8809 	msr	PSP, r0
 8001e0e:	f3bf 8f6f 	isb	sy
 8001e12:	f04f 0000 	mov.w	r0, #0
 8001e16:	f380 8811 	msr	BASEPRI, r0
 8001e1a:	4770      	bx	lr
 8001e1c:	f3af 8000 	nop.w

08001e20 <pxCurrentTCBConst2>:
 8001e20:	20000e68 	.word	0x20000e68
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8001e24:	bf00      	nop
 8001e26:	bf00      	nop

08001e28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8001e28:	4808      	ldr	r0, [pc, #32]	@ (8001e4c <prvPortStartFirstTask+0x24>)
 8001e2a:	6800      	ldr	r0, [r0, #0]
 8001e2c:	6800      	ldr	r0, [r0, #0]
 8001e2e:	f380 8808 	msr	MSP, r0
 8001e32:	f04f 0000 	mov.w	r0, #0
 8001e36:	f380 8814 	msr	CONTROL, r0
 8001e3a:	b662      	cpsie	i
 8001e3c:	b661      	cpsie	f
 8001e3e:	f3bf 8f4f 	dsb	sy
 8001e42:	f3bf 8f6f 	isb	sy
 8001e46:	df00      	svc	0
 8001e48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8001e4a:	bf00      	nop
 8001e4c:	e000ed08 	.word	0xe000ed08

08001e50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001e56:	4b47      	ldr	r3, [pc, #284]	@ (8001f74 <xPortStartScheduler+0x124>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a47      	ldr	r2, [pc, #284]	@ (8001f78 <xPortStartScheduler+0x128>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d10b      	bne.n	8001e78 <xPortStartScheduler+0x28>
	__asm volatile
 8001e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e64:	f383 8811 	msr	BASEPRI, r3
 8001e68:	f3bf 8f6f 	isb	sy
 8001e6c:	f3bf 8f4f 	dsb	sy
 8001e70:	60fb      	str	r3, [r7, #12]
}
 8001e72:	bf00      	nop
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8001e78:	4b3e      	ldr	r3, [pc, #248]	@ (8001f74 <xPortStartScheduler+0x124>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a3f      	ldr	r2, [pc, #252]	@ (8001f7c <xPortStartScheduler+0x12c>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d10b      	bne.n	8001e9a <xPortStartScheduler+0x4a>
	__asm volatile
 8001e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e86:	f383 8811 	msr	BASEPRI, r3
 8001e8a:	f3bf 8f6f 	isb	sy
 8001e8e:	f3bf 8f4f 	dsb	sy
 8001e92:	613b      	str	r3, [r7, #16]
}
 8001e94:	bf00      	nop
 8001e96:	bf00      	nop
 8001e98:	e7fd      	b.n	8001e96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8001e9a:	4b39      	ldr	r3, [pc, #228]	@ (8001f80 <xPortStartScheduler+0x130>)
 8001e9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	22ff      	movs	r2, #255	@ 0xff
 8001eaa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001eb4:	78fb      	ldrb	r3, [r7, #3]
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001ebc:	b2da      	uxtb	r2, r3
 8001ebe:	4b31      	ldr	r3, [pc, #196]	@ (8001f84 <xPortStartScheduler+0x134>)
 8001ec0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001ec2:	4b31      	ldr	r3, [pc, #196]	@ (8001f88 <xPortStartScheduler+0x138>)
 8001ec4:	2207      	movs	r2, #7
 8001ec6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001ec8:	e009      	b.n	8001ede <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8001eca:	4b2f      	ldr	r3, [pc, #188]	@ (8001f88 <xPortStartScheduler+0x138>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	4a2d      	ldr	r2, [pc, #180]	@ (8001f88 <xPortStartScheduler+0x138>)
 8001ed2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001ed4:	78fb      	ldrb	r3, [r7, #3]
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001ede:	78fb      	ldrb	r3, [r7, #3]
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ee6:	2b80      	cmp	r3, #128	@ 0x80
 8001ee8:	d0ef      	beq.n	8001eca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8001eea:	4b27      	ldr	r3, [pc, #156]	@ (8001f88 <xPortStartScheduler+0x138>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f1c3 0307 	rsb	r3, r3, #7
 8001ef2:	2b04      	cmp	r3, #4
 8001ef4:	d00b      	beq.n	8001f0e <xPortStartScheduler+0xbe>
	__asm volatile
 8001ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001efa:	f383 8811 	msr	BASEPRI, r3
 8001efe:	f3bf 8f6f 	isb	sy
 8001f02:	f3bf 8f4f 	dsb	sy
 8001f06:	60bb      	str	r3, [r7, #8]
}
 8001f08:	bf00      	nop
 8001f0a:	bf00      	nop
 8001f0c:	e7fd      	b.n	8001f0a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f88 <xPortStartScheduler+0x138>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	021b      	lsls	r3, r3, #8
 8001f14:	4a1c      	ldr	r2, [pc, #112]	@ (8001f88 <xPortStartScheduler+0x138>)
 8001f16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001f18:	4b1b      	ldr	r3, [pc, #108]	@ (8001f88 <xPortStartScheduler+0x138>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001f20:	4a19      	ldr	r2, [pc, #100]	@ (8001f88 <xPortStartScheduler+0x138>)
 8001f22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	b2da      	uxtb	r2, r3
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001f2c:	4b17      	ldr	r3, [pc, #92]	@ (8001f8c <xPortStartScheduler+0x13c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a16      	ldr	r2, [pc, #88]	@ (8001f8c <xPortStartScheduler+0x13c>)
 8001f32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001f38:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <xPortStartScheduler+0x13c>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a13      	ldr	r2, [pc, #76]	@ (8001f8c <xPortStartScheduler+0x13c>)
 8001f3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8001f42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8001f44:	f000 f8da 	bl	80020fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8001f48:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <xPortStartScheduler+0x140>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8001f4e:	f000 f8f9 	bl	8002144 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001f52:	4b10      	ldr	r3, [pc, #64]	@ (8001f94 <xPortStartScheduler+0x144>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a0f      	ldr	r2, [pc, #60]	@ (8001f94 <xPortStartScheduler+0x144>)
 8001f58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001f5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8001f5e:	f7ff ff63 	bl	8001e28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8001f62:	f000 fc8f 	bl	8002884 <vTaskSwitchContext>
	prvTaskExitError();
 8001f66:	f7ff ff1d 	bl	8001da4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3718      	adds	r7, #24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	e000ed00 	.word	0xe000ed00
 8001f78:	410fc271 	.word	0x410fc271
 8001f7c:	410fc270 	.word	0x410fc270
 8001f80:	e000e400 	.word	0xe000e400
 8001f84:	20000e60 	.word	0x20000e60
 8001f88:	20000e64 	.word	0x20000e64
 8001f8c:	e000ed20 	.word	0xe000ed20
 8001f90:	2000000c 	.word	0x2000000c
 8001f94:	e000ef34 	.word	0xe000ef34

08001f98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
	__asm volatile
 8001f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fa2:	f383 8811 	msr	BASEPRI, r3
 8001fa6:	f3bf 8f6f 	isb	sy
 8001faa:	f3bf 8f4f 	dsb	sy
 8001fae:	607b      	str	r3, [r7, #4]
}
 8001fb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8001fb2:	4b10      	ldr	r3, [pc, #64]	@ (8001ff4 <vPortEnterCritical+0x5c>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	4a0e      	ldr	r2, [pc, #56]	@ (8001ff4 <vPortEnterCritical+0x5c>)
 8001fba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8001fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8001ff4 <vPortEnterCritical+0x5c>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d110      	bne.n	8001fe6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff8 <vPortEnterCritical+0x60>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00b      	beq.n	8001fe6 <vPortEnterCritical+0x4e>
	__asm volatile
 8001fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fd2:	f383 8811 	msr	BASEPRI, r3
 8001fd6:	f3bf 8f6f 	isb	sy
 8001fda:	f3bf 8f4f 	dsb	sy
 8001fde:	603b      	str	r3, [r7, #0]
}
 8001fe0:	bf00      	nop
 8001fe2:	bf00      	nop
 8001fe4:	e7fd      	b.n	8001fe2 <vPortEnterCritical+0x4a>
	}
}
 8001fe6:	bf00      	nop
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	2000000c 	.word	0x2000000c
 8001ff8:	e000ed04 	.word	0xe000ed04

08001ffc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002002:	4b12      	ldr	r3, [pc, #72]	@ (800204c <vPortExitCritical+0x50>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d10b      	bne.n	8002022 <vPortExitCritical+0x26>
	__asm volatile
 800200a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800200e:	f383 8811 	msr	BASEPRI, r3
 8002012:	f3bf 8f6f 	isb	sy
 8002016:	f3bf 8f4f 	dsb	sy
 800201a:	607b      	str	r3, [r7, #4]
}
 800201c:	bf00      	nop
 800201e:	bf00      	nop
 8002020:	e7fd      	b.n	800201e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002022:	4b0a      	ldr	r3, [pc, #40]	@ (800204c <vPortExitCritical+0x50>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	3b01      	subs	r3, #1
 8002028:	4a08      	ldr	r2, [pc, #32]	@ (800204c <vPortExitCritical+0x50>)
 800202a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800202c:	4b07      	ldr	r3, [pc, #28]	@ (800204c <vPortExitCritical+0x50>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d105      	bne.n	8002040 <vPortExitCritical+0x44>
 8002034:	2300      	movs	r3, #0
 8002036:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800203e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr
 800204c:	2000000c 	.word	0x2000000c

08002050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002050:	f3ef 8009 	mrs	r0, PSP
 8002054:	f3bf 8f6f 	isb	sy
 8002058:	4b15      	ldr	r3, [pc, #84]	@ (80020b0 <pxCurrentTCBConst>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	f01e 0f10 	tst.w	lr, #16
 8002060:	bf08      	it	eq
 8002062:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002066:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800206a:	6010      	str	r0, [r2, #0]
 800206c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002070:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002074:	f380 8811 	msr	BASEPRI, r0
 8002078:	f3bf 8f4f 	dsb	sy
 800207c:	f3bf 8f6f 	isb	sy
 8002080:	f000 fc00 	bl	8002884 <vTaskSwitchContext>
 8002084:	f04f 0000 	mov.w	r0, #0
 8002088:	f380 8811 	msr	BASEPRI, r0
 800208c:	bc09      	pop	{r0, r3}
 800208e:	6819      	ldr	r1, [r3, #0]
 8002090:	6808      	ldr	r0, [r1, #0]
 8002092:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002096:	f01e 0f10 	tst.w	lr, #16
 800209a:	bf08      	it	eq
 800209c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80020a0:	f380 8809 	msr	PSP, r0
 80020a4:	f3bf 8f6f 	isb	sy
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	f3af 8000 	nop.w

080020b0 <pxCurrentTCBConst>:
 80020b0:	20000e68 	.word	0x20000e68
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80020b4:	bf00      	nop
 80020b6:	bf00      	nop

080020b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
	__asm volatile
 80020be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020c2:	f383 8811 	msr	BASEPRI, r3
 80020c6:	f3bf 8f6f 	isb	sy
 80020ca:	f3bf 8f4f 	dsb	sy
 80020ce:	607b      	str	r3, [r7, #4]
}
 80020d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80020d2:	f000 fb1d 	bl	8002710 <xTaskIncrementTick>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d003      	beq.n	80020e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80020dc:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <xPortSysTickHandler+0x40>)
 80020de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	2300      	movs	r3, #0
 80020e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	f383 8811 	msr	BASEPRI, r3
}
 80020ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80020f0:	bf00      	nop
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	e000ed04 	.word	0xe000ed04

080020fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002100:	4b0b      	ldr	r3, [pc, #44]	@ (8002130 <vPortSetupTimerInterrupt+0x34>)
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002106:	4b0b      	ldr	r3, [pc, #44]	@ (8002134 <vPortSetupTimerInterrupt+0x38>)
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800210c:	4b0a      	ldr	r3, [pc, #40]	@ (8002138 <vPortSetupTimerInterrupt+0x3c>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a0a      	ldr	r2, [pc, #40]	@ (800213c <vPortSetupTimerInterrupt+0x40>)
 8002112:	fba2 2303 	umull	r2, r3, r2, r3
 8002116:	099b      	lsrs	r3, r3, #6
 8002118:	4a09      	ldr	r2, [pc, #36]	@ (8002140 <vPortSetupTimerInterrupt+0x44>)
 800211a:	3b01      	subs	r3, #1
 800211c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800211e:	4b04      	ldr	r3, [pc, #16]	@ (8002130 <vPortSetupTimerInterrupt+0x34>)
 8002120:	2207      	movs	r2, #7
 8002122:	601a      	str	r2, [r3, #0]
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	e000e010 	.word	0xe000e010
 8002134:	e000e018 	.word	0xe000e018
 8002138:	20000000 	.word	0x20000000
 800213c:	10624dd3 	.word	0x10624dd3
 8002140:	e000e014 	.word	0xe000e014

08002144 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002144:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002154 <vPortEnableVFP+0x10>
 8002148:	6801      	ldr	r1, [r0, #0]
 800214a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800214e:	6001      	str	r1, [r0, #0]
 8002150:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8002152:	bf00      	nop
 8002154:	e000ed88 	.word	0xe000ed88

08002158 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002158:	b580      	push	{r7, lr}
 800215a:	b08e      	sub	sp, #56	@ 0x38
 800215c:	af04      	add	r7, sp, #16
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
 8002164:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002166:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002168:	2b00      	cmp	r3, #0
 800216a:	d10b      	bne.n	8002184 <xTaskCreateStatic+0x2c>
	__asm volatile
 800216c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002170:	f383 8811 	msr	BASEPRI, r3
 8002174:	f3bf 8f6f 	isb	sy
 8002178:	f3bf 8f4f 	dsb	sy
 800217c:	623b      	str	r3, [r7, #32]
}
 800217e:	bf00      	nop
 8002180:	bf00      	nop
 8002182:	e7fd      	b.n	8002180 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10b      	bne.n	80021a2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800218a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800218e:	f383 8811 	msr	BASEPRI, r3
 8002192:	f3bf 8f6f 	isb	sy
 8002196:	f3bf 8f4f 	dsb	sy
 800219a:	61fb      	str	r3, [r7, #28]
}
 800219c:	bf00      	nop
 800219e:	bf00      	nop
 80021a0:	e7fd      	b.n	800219e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80021a2:	2354      	movs	r3, #84	@ 0x54
 80021a4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	2b54      	cmp	r3, #84	@ 0x54
 80021aa:	d00b      	beq.n	80021c4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80021ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021b0:	f383 8811 	msr	BASEPRI, r3
 80021b4:	f3bf 8f6f 	isb	sy
 80021b8:	f3bf 8f4f 	dsb	sy
 80021bc:	61bb      	str	r3, [r7, #24]
}
 80021be:	bf00      	nop
 80021c0:	bf00      	nop
 80021c2:	e7fd      	b.n	80021c0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80021c4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80021c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d01e      	beq.n	800220a <xTaskCreateStatic+0xb2>
 80021cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d01b      	beq.n	800220a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80021d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021d4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80021d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80021da:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80021dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021de:	2202      	movs	r2, #2
 80021e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80021e4:	2300      	movs	r3, #0
 80021e6:	9303      	str	r3, [sp, #12]
 80021e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ea:	9302      	str	r3, [sp, #8]
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	9301      	str	r3, [sp, #4]
 80021f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021f4:	9300      	str	r3, [sp, #0]
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	68b9      	ldr	r1, [r7, #8]
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	f000 f850 	bl	80022a2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002202:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002204:	f000 f8d6 	bl	80023b4 <prvAddNewTaskToReadyList>
 8002208:	e001      	b.n	800220e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800220a:	2300      	movs	r3, #0
 800220c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800220e:	697b      	ldr	r3, [r7, #20]
	}
 8002210:	4618      	mov	r0, r3
 8002212:	3728      	adds	r7, #40	@ 0x28
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002218:	b580      	push	{r7, lr}
 800221a:	b08c      	sub	sp, #48	@ 0x30
 800221c:	af04      	add	r7, sp, #16
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	4613      	mov	r3, r2
 8002226:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002228:	88fb      	ldrh	r3, [r7, #6]
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff fae3 	bl	80017f8 <pvPortMalloc>
 8002232:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00e      	beq.n	8002258 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800223a:	2054      	movs	r0, #84	@ 0x54
 800223c:	f7ff fadc 	bl	80017f8 <pvPortMalloc>
 8002240:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d003      	beq.n	8002250 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002248:	69fb      	ldr	r3, [r7, #28]
 800224a:	697a      	ldr	r2, [r7, #20]
 800224c:	631a      	str	r2, [r3, #48]	@ 0x30
 800224e:	e005      	b.n	800225c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002250:	6978      	ldr	r0, [r7, #20]
 8002252:	f7ff fb9f 	bl	8001994 <vPortFree>
 8002256:	e001      	b.n	800225c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002258:	2300      	movs	r3, #0
 800225a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d017      	beq.n	8002292 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	2200      	movs	r2, #0
 8002266:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800226a:	88fa      	ldrh	r2, [r7, #6]
 800226c:	2300      	movs	r3, #0
 800226e:	9303      	str	r3, [sp, #12]
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	9302      	str	r3, [sp, #8]
 8002274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002276:	9301      	str	r3, [sp, #4]
 8002278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800227a:	9300      	str	r3, [sp, #0]
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	68b9      	ldr	r1, [r7, #8]
 8002280:	68f8      	ldr	r0, [r7, #12]
 8002282:	f000 f80e 	bl	80022a2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002286:	69f8      	ldr	r0, [r7, #28]
 8002288:	f000 f894 	bl	80023b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800228c:	2301      	movs	r3, #1
 800228e:	61bb      	str	r3, [r7, #24]
 8002290:	e002      	b.n	8002298 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002292:	f04f 33ff 	mov.w	r3, #4294967295
 8002296:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002298:	69bb      	ldr	r3, [r7, #24]
	}
 800229a:	4618      	mov	r0, r3
 800229c:	3720      	adds	r7, #32
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b088      	sub	sp, #32
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	60f8      	str	r0, [r7, #12]
 80022aa:	60b9      	str	r1, [r7, #8]
 80022ac:	607a      	str	r2, [r7, #4]
 80022ae:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80022b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80022ba:	3b01      	subs	r3, #1
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	4413      	add	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	f023 0307 	bic.w	r3, r3, #7
 80022c8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	f003 0307 	and.w	r3, r3, #7
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d00b      	beq.n	80022ec <prvInitialiseNewTask+0x4a>
	__asm volatile
 80022d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022d8:	f383 8811 	msr	BASEPRI, r3
 80022dc:	f3bf 8f6f 	isb	sy
 80022e0:	f3bf 8f4f 	dsb	sy
 80022e4:	617b      	str	r3, [r7, #20]
}
 80022e6:	bf00      	nop
 80022e8:	bf00      	nop
 80022ea:	e7fd      	b.n	80022e8 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d01f      	beq.n	8002332 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80022f2:	2300      	movs	r3, #0
 80022f4:	61fb      	str	r3, [r7, #28]
 80022f6:	e012      	b.n	800231e <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80022f8:	68ba      	ldr	r2, [r7, #8]
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	4413      	add	r3, r2
 80022fe:	7819      	ldrb	r1, [r3, #0]
 8002300:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	4413      	add	r3, r2
 8002306:	3334      	adds	r3, #52	@ 0x34
 8002308:	460a      	mov	r2, r1
 800230a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800230c:	68ba      	ldr	r2, [r7, #8]
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	4413      	add	r3, r2
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d006      	beq.n	8002326 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	3301      	adds	r3, #1
 800231c:	61fb      	str	r3, [r7, #28]
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	2b0f      	cmp	r3, #15
 8002322:	d9e9      	bls.n	80022f8 <prvInitialiseNewTask+0x56>
 8002324:	e000      	b.n	8002328 <prvInitialiseNewTask+0x86>
			{
				break;
 8002326:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800232a:	2200      	movs	r2, #0
 800232c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002330:	e003      	b.n	800233a <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002334:	2200      	movs	r2, #0
 8002336:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800233a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800233c:	2b06      	cmp	r3, #6
 800233e:	d901      	bls.n	8002344 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002340:	2306      	movs	r3, #6
 8002342:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002346:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002348:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800234a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800234c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800234e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002352:	2200      	movs	r2, #0
 8002354:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002358:	3304      	adds	r3, #4
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff fc5a 	bl	8001c14 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002362:	3318      	adds	r3, #24
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff fc55 	bl	8001c14 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800236a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800236c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800236e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002372:	f1c3 0207 	rsb	r2, r3, #7
 8002376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002378:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800237a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800237c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800237e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002382:	2200      	movs	r2, #0
 8002384:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002388:	2200      	movs	r2, #0
 800238a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800238e:	683a      	ldr	r2, [r7, #0]
 8002390:	68f9      	ldr	r1, [r7, #12]
 8002392:	69b8      	ldr	r0, [r7, #24]
 8002394:	f7ff fcd2 	bl	8001d3c <pxPortInitialiseStack>
 8002398:	4602      	mov	r2, r0
 800239a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800239c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800239e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d002      	beq.n	80023aa <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80023a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80023aa:	bf00      	nop
 80023ac:	3720      	adds	r7, #32
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
	...

080023b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80023bc:	f7ff fdec 	bl	8001f98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80023c0:	4b2a      	ldr	r3, [pc, #168]	@ (800246c <prvAddNewTaskToReadyList+0xb8>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	3301      	adds	r3, #1
 80023c6:	4a29      	ldr	r2, [pc, #164]	@ (800246c <prvAddNewTaskToReadyList+0xb8>)
 80023c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80023ca:	4b29      	ldr	r3, [pc, #164]	@ (8002470 <prvAddNewTaskToReadyList+0xbc>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d109      	bne.n	80023e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80023d2:	4a27      	ldr	r2, [pc, #156]	@ (8002470 <prvAddNewTaskToReadyList+0xbc>)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80023d8:	4b24      	ldr	r3, [pc, #144]	@ (800246c <prvAddNewTaskToReadyList+0xb8>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d110      	bne.n	8002402 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80023e0:	f000 fac4 	bl	800296c <prvInitialiseTaskLists>
 80023e4:	e00d      	b.n	8002402 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80023e6:	4b23      	ldr	r3, [pc, #140]	@ (8002474 <prvAddNewTaskToReadyList+0xc0>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d109      	bne.n	8002402 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80023ee:	4b20      	ldr	r3, [pc, #128]	@ (8002470 <prvAddNewTaskToReadyList+0xbc>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d802      	bhi.n	8002402 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80023fc:	4a1c      	ldr	r2, [pc, #112]	@ (8002470 <prvAddNewTaskToReadyList+0xbc>)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002402:	4b1d      	ldr	r3, [pc, #116]	@ (8002478 <prvAddNewTaskToReadyList+0xc4>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	3301      	adds	r3, #1
 8002408:	4a1b      	ldr	r2, [pc, #108]	@ (8002478 <prvAddNewTaskToReadyList+0xc4>)
 800240a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002410:	2201      	movs	r2, #1
 8002412:	409a      	lsls	r2, r3
 8002414:	4b19      	ldr	r3, [pc, #100]	@ (800247c <prvAddNewTaskToReadyList+0xc8>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4313      	orrs	r3, r2
 800241a:	4a18      	ldr	r2, [pc, #96]	@ (800247c <prvAddNewTaskToReadyList+0xc8>)
 800241c:	6013      	str	r3, [r2, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002422:	4613      	mov	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4413      	add	r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	4a15      	ldr	r2, [pc, #84]	@ (8002480 <prvAddNewTaskToReadyList+0xcc>)
 800242c:	441a      	add	r2, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	3304      	adds	r3, #4
 8002432:	4619      	mov	r1, r3
 8002434:	4610      	mov	r0, r2
 8002436:	f7ff fbfa 	bl	8001c2e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800243a:	f7ff fddf 	bl	8001ffc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800243e:	4b0d      	ldr	r3, [pc, #52]	@ (8002474 <prvAddNewTaskToReadyList+0xc0>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00e      	beq.n	8002464 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002446:	4b0a      	ldr	r3, [pc, #40]	@ (8002470 <prvAddNewTaskToReadyList+0xbc>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002450:	429a      	cmp	r2, r3
 8002452:	d207      	bcs.n	8002464 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002454:	4b0b      	ldr	r3, [pc, #44]	@ (8002484 <prvAddNewTaskToReadyList+0xd0>)
 8002456:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	f3bf 8f4f 	dsb	sy
 8002460:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002464:	bf00      	nop
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20000f68 	.word	0x20000f68
 8002470:	20000e68 	.word	0x20000e68
 8002474:	20000f74 	.word	0x20000f74
 8002478:	20000f84 	.word	0x20000f84
 800247c:	20000f70 	.word	0x20000f70
 8002480:	20000e6c 	.word	0x20000e6c
 8002484:	e000ed04 	.word	0xe000ed04

08002488 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002490:	2300      	movs	r3, #0
 8002492:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d018      	beq.n	80024cc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800249a:	4b14      	ldr	r3, [pc, #80]	@ (80024ec <vTaskDelay+0x64>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d00b      	beq.n	80024ba <vTaskDelay+0x32>
	__asm volatile
 80024a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024a6:	f383 8811 	msr	BASEPRI, r3
 80024aa:	f3bf 8f6f 	isb	sy
 80024ae:	f3bf 8f4f 	dsb	sy
 80024b2:	60bb      	str	r3, [r7, #8]
}
 80024b4:	bf00      	nop
 80024b6:	bf00      	nop
 80024b8:	e7fd      	b.n	80024b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80024ba:	f000 f87d 	bl	80025b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80024be:	2100      	movs	r1, #0
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f000 fb2f 	bl	8002b24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80024c6:	f000 f885 	bl	80025d4 <xTaskResumeAll>
 80024ca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d107      	bne.n	80024e2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80024d2:	4b07      	ldr	r3, [pc, #28]	@ (80024f0 <vTaskDelay+0x68>)
 80024d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	f3bf 8f4f 	dsb	sy
 80024de:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80024e2:	bf00      	nop
 80024e4:	3710      	adds	r7, #16
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000f90 	.word	0x20000f90
 80024f0:	e000ed04 	.word	0xe000ed04

080024f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b08a      	sub	sp, #40	@ 0x28
 80024f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80024fa:	2300      	movs	r3, #0
 80024fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80024fe:	2300      	movs	r3, #0
 8002500:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002502:	463a      	mov	r2, r7
 8002504:	1d39      	adds	r1, r7, #4
 8002506:	f107 0308 	add.w	r3, r7, #8
 800250a:	4618      	mov	r0, r3
 800250c:	f7fd fe60 	bl	80001d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002510:	6839      	ldr	r1, [r7, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	68ba      	ldr	r2, [r7, #8]
 8002516:	9202      	str	r2, [sp, #8]
 8002518:	9301      	str	r3, [sp, #4]
 800251a:	2300      	movs	r3, #0
 800251c:	9300      	str	r3, [sp, #0]
 800251e:	2300      	movs	r3, #0
 8002520:	460a      	mov	r2, r1
 8002522:	491f      	ldr	r1, [pc, #124]	@ (80025a0 <vTaskStartScheduler+0xac>)
 8002524:	481f      	ldr	r0, [pc, #124]	@ (80025a4 <vTaskStartScheduler+0xb0>)
 8002526:	f7ff fe17 	bl	8002158 <xTaskCreateStatic>
 800252a:	4603      	mov	r3, r0
 800252c:	4a1e      	ldr	r2, [pc, #120]	@ (80025a8 <vTaskStartScheduler+0xb4>)
 800252e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002530:	4b1d      	ldr	r3, [pc, #116]	@ (80025a8 <vTaskStartScheduler+0xb4>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d002      	beq.n	800253e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002538:	2301      	movs	r3, #1
 800253a:	617b      	str	r3, [r7, #20]
 800253c:	e001      	b.n	8002542 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800253e:	2300      	movs	r3, #0
 8002540:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d116      	bne.n	8002576 <vTaskStartScheduler+0x82>
	__asm volatile
 8002548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800254c:	f383 8811 	msr	BASEPRI, r3
 8002550:	f3bf 8f6f 	isb	sy
 8002554:	f3bf 8f4f 	dsb	sy
 8002558:	613b      	str	r3, [r7, #16]
}
 800255a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800255c:	4b13      	ldr	r3, [pc, #76]	@ (80025ac <vTaskStartScheduler+0xb8>)
 800255e:	f04f 32ff 	mov.w	r2, #4294967295
 8002562:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002564:	4b12      	ldr	r3, [pc, #72]	@ (80025b0 <vTaskStartScheduler+0xbc>)
 8002566:	2201      	movs	r2, #1
 8002568:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800256a:	4b12      	ldr	r3, [pc, #72]	@ (80025b4 <vTaskStartScheduler+0xc0>)
 800256c:	2200      	movs	r2, #0
 800256e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002570:	f7ff fc6e 	bl	8001e50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002574:	e00f      	b.n	8002596 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800257c:	d10b      	bne.n	8002596 <vTaskStartScheduler+0xa2>
	__asm volatile
 800257e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002582:	f383 8811 	msr	BASEPRI, r3
 8002586:	f3bf 8f6f 	isb	sy
 800258a:	f3bf 8f4f 	dsb	sy
 800258e:	60fb      	str	r3, [r7, #12]
}
 8002590:	bf00      	nop
 8002592:	bf00      	nop
 8002594:	e7fd      	b.n	8002592 <vTaskStartScheduler+0x9e>
}
 8002596:	bf00      	nop
 8002598:	3718      	adds	r7, #24
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	08002c88 	.word	0x08002c88
 80025a4:	0800293d 	.word	0x0800293d
 80025a8:	20000f8c 	.word	0x20000f8c
 80025ac:	20000f88 	.word	0x20000f88
 80025b0:	20000f74 	.word	0x20000f74
 80025b4:	20000f6c 	.word	0x20000f6c

080025b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80025bc:	4b04      	ldr	r3, [pc, #16]	@ (80025d0 <vTaskSuspendAll+0x18>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	3301      	adds	r3, #1
 80025c2:	4a03      	ldr	r2, [pc, #12]	@ (80025d0 <vTaskSuspendAll+0x18>)
 80025c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80025c6:	bf00      	nop
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	20000f90 	.word	0x20000f90

080025d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80025da:	2300      	movs	r3, #0
 80025dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80025de:	2300      	movs	r3, #0
 80025e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80025e2:	4b42      	ldr	r3, [pc, #264]	@ (80026ec <xTaskResumeAll+0x118>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d10b      	bne.n	8002602 <xTaskResumeAll+0x2e>
	__asm volatile
 80025ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025ee:	f383 8811 	msr	BASEPRI, r3
 80025f2:	f3bf 8f6f 	isb	sy
 80025f6:	f3bf 8f4f 	dsb	sy
 80025fa:	603b      	str	r3, [r7, #0]
}
 80025fc:	bf00      	nop
 80025fe:	bf00      	nop
 8002600:	e7fd      	b.n	80025fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002602:	f7ff fcc9 	bl	8001f98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002606:	4b39      	ldr	r3, [pc, #228]	@ (80026ec <xTaskResumeAll+0x118>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	3b01      	subs	r3, #1
 800260c:	4a37      	ldr	r2, [pc, #220]	@ (80026ec <xTaskResumeAll+0x118>)
 800260e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002610:	4b36      	ldr	r3, [pc, #216]	@ (80026ec <xTaskResumeAll+0x118>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d161      	bne.n	80026dc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002618:	4b35      	ldr	r3, [pc, #212]	@ (80026f0 <xTaskResumeAll+0x11c>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d05d      	beq.n	80026dc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002620:	e02e      	b.n	8002680 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002622:	4b34      	ldr	r3, [pc, #208]	@ (80026f4 <xTaskResumeAll+0x120>)
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	3318      	adds	r3, #24
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff fb5a 	bl	8001ce8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	3304      	adds	r3, #4
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff fb55 	bl	8001ce8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002642:	2201      	movs	r2, #1
 8002644:	409a      	lsls	r2, r3
 8002646:	4b2c      	ldr	r3, [pc, #176]	@ (80026f8 <xTaskResumeAll+0x124>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4313      	orrs	r3, r2
 800264c:	4a2a      	ldr	r2, [pc, #168]	@ (80026f8 <xTaskResumeAll+0x124>)
 800264e:	6013      	str	r3, [r2, #0]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002654:	4613      	mov	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4413      	add	r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	4a27      	ldr	r2, [pc, #156]	@ (80026fc <xTaskResumeAll+0x128>)
 800265e:	441a      	add	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	3304      	adds	r3, #4
 8002664:	4619      	mov	r1, r3
 8002666:	4610      	mov	r0, r2
 8002668:	f7ff fae1 	bl	8001c2e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002670:	4b23      	ldr	r3, [pc, #140]	@ (8002700 <xTaskResumeAll+0x12c>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002676:	429a      	cmp	r2, r3
 8002678:	d302      	bcc.n	8002680 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800267a:	4b22      	ldr	r3, [pc, #136]	@ (8002704 <xTaskResumeAll+0x130>)
 800267c:	2201      	movs	r2, #1
 800267e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002680:	4b1c      	ldr	r3, [pc, #112]	@ (80026f4 <xTaskResumeAll+0x120>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d1cc      	bne.n	8002622 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800268e:	f000 fa0b 	bl	8002aa8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002692:	4b1d      	ldr	r3, [pc, #116]	@ (8002708 <xTaskResumeAll+0x134>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d010      	beq.n	80026c0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800269e:	f000 f837 	bl	8002710 <xTaskIncrementTick>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d002      	beq.n	80026ae <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80026a8:	4b16      	ldr	r3, [pc, #88]	@ (8002704 <xTaskResumeAll+0x130>)
 80026aa:	2201      	movs	r2, #1
 80026ac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	3b01      	subs	r3, #1
 80026b2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d1f1      	bne.n	800269e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80026ba:	4b13      	ldr	r3, [pc, #76]	@ (8002708 <xTaskResumeAll+0x134>)
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80026c0:	4b10      	ldr	r3, [pc, #64]	@ (8002704 <xTaskResumeAll+0x130>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d009      	beq.n	80026dc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80026c8:	2301      	movs	r3, #1
 80026ca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80026cc:	4b0f      	ldr	r3, [pc, #60]	@ (800270c <xTaskResumeAll+0x138>)
 80026ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	f3bf 8f4f 	dsb	sy
 80026d8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80026dc:	f7ff fc8e 	bl	8001ffc <vPortExitCritical>

	return xAlreadyYielded;
 80026e0:	68bb      	ldr	r3, [r7, #8]
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3710      	adds	r7, #16
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20000f90 	.word	0x20000f90
 80026f0:	20000f68 	.word	0x20000f68
 80026f4:	20000f28 	.word	0x20000f28
 80026f8:	20000f70 	.word	0x20000f70
 80026fc:	20000e6c 	.word	0x20000e6c
 8002700:	20000e68 	.word	0x20000e68
 8002704:	20000f7c 	.word	0x20000f7c
 8002708:	20000f78 	.word	0x20000f78
 800270c:	e000ed04 	.word	0xe000ed04

08002710 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002716:	2300      	movs	r3, #0
 8002718:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800271a:	4b4f      	ldr	r3, [pc, #316]	@ (8002858 <xTaskIncrementTick+0x148>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2b00      	cmp	r3, #0
 8002720:	f040 808f 	bne.w	8002842 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002724:	4b4d      	ldr	r3, [pc, #308]	@ (800285c <xTaskIncrementTick+0x14c>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	3301      	adds	r3, #1
 800272a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800272c:	4a4b      	ldr	r2, [pc, #300]	@ (800285c <xTaskIncrementTick+0x14c>)
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d121      	bne.n	800277c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002738:	4b49      	ldr	r3, [pc, #292]	@ (8002860 <xTaskIncrementTick+0x150>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00b      	beq.n	800275a <xTaskIncrementTick+0x4a>
	__asm volatile
 8002742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002746:	f383 8811 	msr	BASEPRI, r3
 800274a:	f3bf 8f6f 	isb	sy
 800274e:	f3bf 8f4f 	dsb	sy
 8002752:	603b      	str	r3, [r7, #0]
}
 8002754:	bf00      	nop
 8002756:	bf00      	nop
 8002758:	e7fd      	b.n	8002756 <xTaskIncrementTick+0x46>
 800275a:	4b41      	ldr	r3, [pc, #260]	@ (8002860 <xTaskIncrementTick+0x150>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	4b40      	ldr	r3, [pc, #256]	@ (8002864 <xTaskIncrementTick+0x154>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a3e      	ldr	r2, [pc, #248]	@ (8002860 <xTaskIncrementTick+0x150>)
 8002766:	6013      	str	r3, [r2, #0]
 8002768:	4a3e      	ldr	r2, [pc, #248]	@ (8002864 <xTaskIncrementTick+0x154>)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6013      	str	r3, [r2, #0]
 800276e:	4b3e      	ldr	r3, [pc, #248]	@ (8002868 <xTaskIncrementTick+0x158>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	3301      	adds	r3, #1
 8002774:	4a3c      	ldr	r2, [pc, #240]	@ (8002868 <xTaskIncrementTick+0x158>)
 8002776:	6013      	str	r3, [r2, #0]
 8002778:	f000 f996 	bl	8002aa8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800277c:	4b3b      	ldr	r3, [pc, #236]	@ (800286c <xTaskIncrementTick+0x15c>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	429a      	cmp	r2, r3
 8002784:	d348      	bcc.n	8002818 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002786:	4b36      	ldr	r3, [pc, #216]	@ (8002860 <xTaskIncrementTick+0x150>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d104      	bne.n	800279a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002790:	4b36      	ldr	r3, [pc, #216]	@ (800286c <xTaskIncrementTick+0x15c>)
 8002792:	f04f 32ff 	mov.w	r2, #4294967295
 8002796:	601a      	str	r2, [r3, #0]
					break;
 8002798:	e03e      	b.n	8002818 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800279a:	4b31      	ldr	r3, [pc, #196]	@ (8002860 <xTaskIncrementTick+0x150>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80027aa:	693a      	ldr	r2, [r7, #16]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d203      	bcs.n	80027ba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80027b2:	4a2e      	ldr	r2, [pc, #184]	@ (800286c <xTaskIncrementTick+0x15c>)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80027b8:	e02e      	b.n	8002818 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	3304      	adds	r3, #4
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff fa92 	bl	8001ce8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d004      	beq.n	80027d6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	3318      	adds	r3, #24
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff fa89 	bl	8001ce8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027da:	2201      	movs	r2, #1
 80027dc:	409a      	lsls	r2, r3
 80027de:	4b24      	ldr	r3, [pc, #144]	@ (8002870 <xTaskIncrementTick+0x160>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	4a22      	ldr	r2, [pc, #136]	@ (8002870 <xTaskIncrementTick+0x160>)
 80027e6:	6013      	str	r3, [r2, #0]
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027ec:	4613      	mov	r3, r2
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4413      	add	r3, r2
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	4a1f      	ldr	r2, [pc, #124]	@ (8002874 <xTaskIncrementTick+0x164>)
 80027f6:	441a      	add	r2, r3
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	3304      	adds	r3, #4
 80027fc:	4619      	mov	r1, r3
 80027fe:	4610      	mov	r0, r2
 8002800:	f7ff fa15 	bl	8001c2e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002808:	4b1b      	ldr	r3, [pc, #108]	@ (8002878 <xTaskIncrementTick+0x168>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800280e:	429a      	cmp	r2, r3
 8002810:	d3b9      	bcc.n	8002786 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002812:	2301      	movs	r3, #1
 8002814:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002816:	e7b6      	b.n	8002786 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002818:	4b17      	ldr	r3, [pc, #92]	@ (8002878 <xTaskIncrementTick+0x168>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800281e:	4915      	ldr	r1, [pc, #84]	@ (8002874 <xTaskIncrementTick+0x164>)
 8002820:	4613      	mov	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	4413      	add	r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	440b      	add	r3, r1
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d901      	bls.n	8002834 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8002830:	2301      	movs	r3, #1
 8002832:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002834:	4b11      	ldr	r3, [pc, #68]	@ (800287c <xTaskIncrementTick+0x16c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d007      	beq.n	800284c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800283c:	2301      	movs	r3, #1
 800283e:	617b      	str	r3, [r7, #20]
 8002840:	e004      	b.n	800284c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002842:	4b0f      	ldr	r3, [pc, #60]	@ (8002880 <xTaskIncrementTick+0x170>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	3301      	adds	r3, #1
 8002848:	4a0d      	ldr	r2, [pc, #52]	@ (8002880 <xTaskIncrementTick+0x170>)
 800284a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800284c:	697b      	ldr	r3, [r7, #20]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3718      	adds	r7, #24
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	20000f90 	.word	0x20000f90
 800285c:	20000f6c 	.word	0x20000f6c
 8002860:	20000f20 	.word	0x20000f20
 8002864:	20000f24 	.word	0x20000f24
 8002868:	20000f80 	.word	0x20000f80
 800286c:	20000f88 	.word	0x20000f88
 8002870:	20000f70 	.word	0x20000f70
 8002874:	20000e6c 	.word	0x20000e6c
 8002878:	20000e68 	.word	0x20000e68
 800287c:	20000f7c 	.word	0x20000f7c
 8002880:	20000f78 	.word	0x20000f78

08002884 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002884:	b480      	push	{r7}
 8002886:	b087      	sub	sp, #28
 8002888:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800288a:	4b27      	ldr	r3, [pc, #156]	@ (8002928 <vTaskSwitchContext+0xa4>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002892:	4b26      	ldr	r3, [pc, #152]	@ (800292c <vTaskSwitchContext+0xa8>)
 8002894:	2201      	movs	r2, #1
 8002896:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002898:	e040      	b.n	800291c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800289a:	4b24      	ldr	r3, [pc, #144]	@ (800292c <vTaskSwitchContext+0xa8>)
 800289c:	2200      	movs	r2, #0
 800289e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028a0:	4b23      	ldr	r3, [pc, #140]	@ (8002930 <vTaskSwitchContext+0xac>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	fab3 f383 	clz	r3, r3
 80028ac:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80028ae:	7afb      	ldrb	r3, [r7, #11]
 80028b0:	f1c3 031f 	rsb	r3, r3, #31
 80028b4:	617b      	str	r3, [r7, #20]
 80028b6:	491f      	ldr	r1, [pc, #124]	@ (8002934 <vTaskSwitchContext+0xb0>)
 80028b8:	697a      	ldr	r2, [r7, #20]
 80028ba:	4613      	mov	r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	4413      	add	r3, r2
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	440b      	add	r3, r1
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d10b      	bne.n	80028e2 <vTaskSwitchContext+0x5e>
	__asm volatile
 80028ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028ce:	f383 8811 	msr	BASEPRI, r3
 80028d2:	f3bf 8f6f 	isb	sy
 80028d6:	f3bf 8f4f 	dsb	sy
 80028da:	607b      	str	r3, [r7, #4]
}
 80028dc:	bf00      	nop
 80028de:	bf00      	nop
 80028e0:	e7fd      	b.n	80028de <vTaskSwitchContext+0x5a>
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	4613      	mov	r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	4413      	add	r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	4a11      	ldr	r2, [pc, #68]	@ (8002934 <vTaskSwitchContext+0xb0>)
 80028ee:	4413      	add	r3, r2
 80028f0:	613b      	str	r3, [r7, #16]
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	605a      	str	r2, [r3, #4]
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	685a      	ldr	r2, [r3, #4]
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	3308      	adds	r3, #8
 8002904:	429a      	cmp	r2, r3
 8002906:	d104      	bne.n	8002912 <vTaskSwitchContext+0x8e>
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	685a      	ldr	r2, [r3, #4]
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	605a      	str	r2, [r3, #4]
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	4a07      	ldr	r2, [pc, #28]	@ (8002938 <vTaskSwitchContext+0xb4>)
 800291a:	6013      	str	r3, [r2, #0]
}
 800291c:	bf00      	nop
 800291e:	371c      	adds	r7, #28
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	20000f90 	.word	0x20000f90
 800292c:	20000f7c 	.word	0x20000f7c
 8002930:	20000f70 	.word	0x20000f70
 8002934:	20000e6c 	.word	0x20000e6c
 8002938:	20000e68 	.word	0x20000e68

0800293c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002944:	f000 f852 	bl	80029ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002948:	4b06      	ldr	r3, [pc, #24]	@ (8002964 <prvIdleTask+0x28>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d9f9      	bls.n	8002944 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002950:	4b05      	ldr	r3, [pc, #20]	@ (8002968 <prvIdleTask+0x2c>)
 8002952:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002956:	601a      	str	r2, [r3, #0]
 8002958:	f3bf 8f4f 	dsb	sy
 800295c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002960:	e7f0      	b.n	8002944 <prvIdleTask+0x8>
 8002962:	bf00      	nop
 8002964:	20000e6c 	.word	0x20000e6c
 8002968:	e000ed04 	.word	0xe000ed04

0800296c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002972:	2300      	movs	r3, #0
 8002974:	607b      	str	r3, [r7, #4]
 8002976:	e00c      	b.n	8002992 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	4613      	mov	r3, r2
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	4413      	add	r3, r2
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	4a12      	ldr	r2, [pc, #72]	@ (80029cc <prvInitialiseTaskLists+0x60>)
 8002984:	4413      	add	r3, r2
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff f924 	bl	8001bd4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	3301      	adds	r3, #1
 8002990:	607b      	str	r3, [r7, #4]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b06      	cmp	r3, #6
 8002996:	d9ef      	bls.n	8002978 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002998:	480d      	ldr	r0, [pc, #52]	@ (80029d0 <prvInitialiseTaskLists+0x64>)
 800299a:	f7ff f91b 	bl	8001bd4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800299e:	480d      	ldr	r0, [pc, #52]	@ (80029d4 <prvInitialiseTaskLists+0x68>)
 80029a0:	f7ff f918 	bl	8001bd4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80029a4:	480c      	ldr	r0, [pc, #48]	@ (80029d8 <prvInitialiseTaskLists+0x6c>)
 80029a6:	f7ff f915 	bl	8001bd4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80029aa:	480c      	ldr	r0, [pc, #48]	@ (80029dc <prvInitialiseTaskLists+0x70>)
 80029ac:	f7ff f912 	bl	8001bd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80029b0:	480b      	ldr	r0, [pc, #44]	@ (80029e0 <prvInitialiseTaskLists+0x74>)
 80029b2:	f7ff f90f 	bl	8001bd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80029b6:	4b0b      	ldr	r3, [pc, #44]	@ (80029e4 <prvInitialiseTaskLists+0x78>)
 80029b8:	4a05      	ldr	r2, [pc, #20]	@ (80029d0 <prvInitialiseTaskLists+0x64>)
 80029ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80029bc:	4b0a      	ldr	r3, [pc, #40]	@ (80029e8 <prvInitialiseTaskLists+0x7c>)
 80029be:	4a05      	ldr	r2, [pc, #20]	@ (80029d4 <prvInitialiseTaskLists+0x68>)
 80029c0:	601a      	str	r2, [r3, #0]
}
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20000e6c 	.word	0x20000e6c
 80029d0:	20000ef8 	.word	0x20000ef8
 80029d4:	20000f0c 	.word	0x20000f0c
 80029d8:	20000f28 	.word	0x20000f28
 80029dc:	20000f3c 	.word	0x20000f3c
 80029e0:	20000f54 	.word	0x20000f54
 80029e4:	20000f20 	.word	0x20000f20
 80029e8:	20000f24 	.word	0x20000f24

080029ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80029f2:	e019      	b.n	8002a28 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80029f4:	f7ff fad0 	bl	8001f98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029f8:	4b10      	ldr	r3, [pc, #64]	@ (8002a3c <prvCheckTasksWaitingTermination+0x50>)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	3304      	adds	r3, #4
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7ff f96f 	bl	8001ce8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a40 <prvCheckTasksWaitingTermination+0x54>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	4a0b      	ldr	r2, [pc, #44]	@ (8002a40 <prvCheckTasksWaitingTermination+0x54>)
 8002a12:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002a14:	4b0b      	ldr	r3, [pc, #44]	@ (8002a44 <prvCheckTasksWaitingTermination+0x58>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002a44 <prvCheckTasksWaitingTermination+0x58>)
 8002a1c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002a1e:	f7ff faed 	bl	8001ffc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 f810 	bl	8002a48 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a28:	4b06      	ldr	r3, [pc, #24]	@ (8002a44 <prvCheckTasksWaitingTermination+0x58>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d1e1      	bne.n	80029f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002a30:	bf00      	nop
 8002a32:	bf00      	nop
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	20000f3c 	.word	0x20000f3c
 8002a40:	20000f68 	.word	0x20000f68
 8002a44:	20000f50 	.word	0x20000f50

08002a48 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d108      	bne.n	8002a6c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fe ff98 	bl	8001994 <vPortFree>
				vPortFree( pxTCB );
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f7fe ff95 	bl	8001994 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002a6a:	e019      	b.n	8002aa0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d103      	bne.n	8002a7e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f7fe ff8c 	bl	8001994 <vPortFree>
	}
 8002a7c:	e010      	b.n	8002aa0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d00b      	beq.n	8002aa0 <prvDeleteTCB+0x58>
	__asm volatile
 8002a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a8c:	f383 8811 	msr	BASEPRI, r3
 8002a90:	f3bf 8f6f 	isb	sy
 8002a94:	f3bf 8f4f 	dsb	sy
 8002a98:	60fb      	str	r3, [r7, #12]
}
 8002a9a:	bf00      	nop
 8002a9c:	bf00      	nop
 8002a9e:	e7fd      	b.n	8002a9c <prvDeleteTCB+0x54>
	}
 8002aa0:	bf00      	nop
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002aae:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae0 <prvResetNextTaskUnblockTime+0x38>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d104      	bne.n	8002ac2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8002ae4 <prvResetNextTaskUnblockTime+0x3c>)
 8002aba:	f04f 32ff 	mov.w	r2, #4294967295
 8002abe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002ac0:	e008      	b.n	8002ad4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ac2:	4b07      	ldr	r3, [pc, #28]	@ (8002ae0 <prvResetNextTaskUnblockTime+0x38>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	4a04      	ldr	r2, [pc, #16]	@ (8002ae4 <prvResetNextTaskUnblockTime+0x3c>)
 8002ad2:	6013      	str	r3, [r2, #0]
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	20000f20 	.word	0x20000f20
 8002ae4:	20000f88 	.word	0x20000f88

08002ae8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002aee:	4b0b      	ldr	r3, [pc, #44]	@ (8002b1c <xTaskGetSchedulerState+0x34>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d102      	bne.n	8002afc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002af6:	2301      	movs	r3, #1
 8002af8:	607b      	str	r3, [r7, #4]
 8002afa:	e008      	b.n	8002b0e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002afc:	4b08      	ldr	r3, [pc, #32]	@ (8002b20 <xTaskGetSchedulerState+0x38>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d102      	bne.n	8002b0a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002b04:	2302      	movs	r3, #2
 8002b06:	607b      	str	r3, [r7, #4]
 8002b08:	e001      	b.n	8002b0e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002b0e:	687b      	ldr	r3, [r7, #4]
	}
 8002b10:	4618      	mov	r0, r3
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr
 8002b1c:	20000f74 	.word	0x20000f74
 8002b20:	20000f90 	.word	0x20000f90

08002b24 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002b2e:	4b29      	ldr	r3, [pc, #164]	@ (8002bd4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002b34:	4b28      	ldr	r3, [pc, #160]	@ (8002bd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	3304      	adds	r3, #4
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff f8d4 	bl	8001ce8 <uxListRemove>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d10b      	bne.n	8002b5e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002b46:	4b24      	ldr	r3, [pc, #144]	@ (8002bd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	43da      	mvns	r2, r3
 8002b54:	4b21      	ldr	r3, [pc, #132]	@ (8002bdc <prvAddCurrentTaskToDelayedList+0xb8>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	4a20      	ldr	r2, [pc, #128]	@ (8002bdc <prvAddCurrentTaskToDelayedList+0xb8>)
 8002b5c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b64:	d10a      	bne.n	8002b7c <prvAddCurrentTaskToDelayedList+0x58>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d007      	beq.n	8002b7c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002b6c:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	3304      	adds	r3, #4
 8002b72:	4619      	mov	r1, r3
 8002b74:	481a      	ldr	r0, [pc, #104]	@ (8002be0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002b76:	f7ff f85a 	bl	8001c2e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002b7a:	e026      	b.n	8002bca <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002b7c:	68fa      	ldr	r2, [r7, #12]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4413      	add	r3, r2
 8002b82:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002b84:	4b14      	ldr	r3, [pc, #80]	@ (8002bd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	68ba      	ldr	r2, [r7, #8]
 8002b8a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002b8c:	68ba      	ldr	r2, [r7, #8]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d209      	bcs.n	8002ba8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002b94:	4b13      	ldr	r3, [pc, #76]	@ (8002be4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	4b0f      	ldr	r3, [pc, #60]	@ (8002bd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	3304      	adds	r3, #4
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	4610      	mov	r0, r2
 8002ba2:	f7ff f868 	bl	8001c76 <vListInsert>
}
 8002ba6:	e010      	b.n	8002bca <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8002be8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	4b0a      	ldr	r3, [pc, #40]	@ (8002bd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	3304      	adds	r3, #4
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4610      	mov	r0, r2
 8002bb6:	f7ff f85e 	bl	8001c76 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002bba:	4b0c      	ldr	r3, [pc, #48]	@ (8002bec <prvAddCurrentTaskToDelayedList+0xc8>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d202      	bcs.n	8002bca <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002bc4:	4a09      	ldr	r2, [pc, #36]	@ (8002bec <prvAddCurrentTaskToDelayedList+0xc8>)
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	6013      	str	r3, [r2, #0]
}
 8002bca:	bf00      	nop
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	20000f6c 	.word	0x20000f6c
 8002bd8:	20000e68 	.word	0x20000e68
 8002bdc:	20000f70 	.word	0x20000f70
 8002be0:	20000f54 	.word	0x20000f54
 8002be4:	20000f24 	.word	0x20000f24
 8002be8:	20000f20 	.word	0x20000f20
 8002bec:	20000f88 	.word	0x20000f88

08002bf0 <memset>:
 8002bf0:	4402      	add	r2, r0
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d100      	bne.n	8002bfa <memset+0xa>
 8002bf8:	4770      	bx	lr
 8002bfa:	f803 1b01 	strb.w	r1, [r3], #1
 8002bfe:	e7f9      	b.n	8002bf4 <memset+0x4>

08002c00 <__libc_init_array>:
 8002c00:	b570      	push	{r4, r5, r6, lr}
 8002c02:	4d0d      	ldr	r5, [pc, #52]	@ (8002c38 <__libc_init_array+0x38>)
 8002c04:	4c0d      	ldr	r4, [pc, #52]	@ (8002c3c <__libc_init_array+0x3c>)
 8002c06:	1b64      	subs	r4, r4, r5
 8002c08:	10a4      	asrs	r4, r4, #2
 8002c0a:	2600      	movs	r6, #0
 8002c0c:	42a6      	cmp	r6, r4
 8002c0e:	d109      	bne.n	8002c24 <__libc_init_array+0x24>
 8002c10:	4d0b      	ldr	r5, [pc, #44]	@ (8002c40 <__libc_init_array+0x40>)
 8002c12:	4c0c      	ldr	r4, [pc, #48]	@ (8002c44 <__libc_init_array+0x44>)
 8002c14:	f000 f818 	bl	8002c48 <_init>
 8002c18:	1b64      	subs	r4, r4, r5
 8002c1a:	10a4      	asrs	r4, r4, #2
 8002c1c:	2600      	movs	r6, #0
 8002c1e:	42a6      	cmp	r6, r4
 8002c20:	d105      	bne.n	8002c2e <__libc_init_array+0x2e>
 8002c22:	bd70      	pop	{r4, r5, r6, pc}
 8002c24:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c28:	4798      	blx	r3
 8002c2a:	3601      	adds	r6, #1
 8002c2c:	e7ee      	b.n	8002c0c <__libc_init_array+0xc>
 8002c2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c32:	4798      	blx	r3
 8002c34:	3601      	adds	r6, #1
 8002c36:	e7f2      	b.n	8002c1e <__libc_init_array+0x1e>
 8002c38:	08002cd0 	.word	0x08002cd0
 8002c3c:	08002cd0 	.word	0x08002cd0
 8002c40:	08002cd0 	.word	0x08002cd0
 8002c44:	08002cd4 	.word	0x08002cd4

08002c48 <_init>:
 8002c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c4a:	bf00      	nop
 8002c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c4e:	bc08      	pop	{r3}
 8002c50:	469e      	mov	lr, r3
 8002c52:	4770      	bx	lr

08002c54 <_fini>:
 8002c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c56:	bf00      	nop
 8002c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c5a:	bc08      	pop	{r3}
 8002c5c:	469e      	mov	lr, r3
 8002c5e:	4770      	bx	lr
