
*** Running vivado
    with args -log AD4030_FSM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AD4030_FSM.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source AD4030_FSM.tcl -notrace
Command: synth_design -top AD4030_FSM -part xc7s100fgga676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13660 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 563.359 ; gain = 184.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AD4030_FSM' [C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/AD4030_FSM.vhd:22]
	Parameter clk_div bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SPI_BLOCK_FINAL' declared at 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/SPI_BLOCK_FINAL.vhd:6' bound to instance 'SPIBLOCK' of component 'SPI_BLOCK_FINAL' [C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/AD4030_FSM.vhd:67]
INFO: [Synth 8-638] synthesizing module 'SPI_BLOCK_FINAL' [C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/SPI_BLOCK_FINAL.vhd:23]
	Parameter clk_div bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_BLOCK_FINAL' (1#1) [C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/SPI_BLOCK_FINAL.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'AD4030_FSM' (2#1) [C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/AD4030_FSM.vhd:22]
WARNING: [Synth 8-3917] design AD4030_FSM has port RST driven by constant 1
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 626.852 ; gain = 248.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 626.852 ; gain = 248.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 626.852 ; gain = 248.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s100fgga676-2
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_BLOCK_FINAL'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AD4030_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              000
                   delay |                             0010 |                              001
                  clock0 |                             0100 |                              010
                  clock1 |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'SPI_BLOCK_FINAL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
            reg_init_cmd |                            00001 |                            00001
            reg_send_cmd |                            00010 |                            00010
         chk_spibusy_cmd |                            00011 |                            00011
          reg_init_cfg_b |                            00100 |                            00100
          reg_send_cfg_b |                            00101 |                            00101
         chk_spibusy_cfg |                            00110 |                            00110
   reg_init_modes_single |                            00111 |                            00111
   reg_send_modes_single |                            01000 |                            01000
       chk_spibusy_modes |                            01001 |                            01001
        reg_init_exitcmd |                            01010 |                            01010
        reg_send_exitcmd |                            01011 |                            01011
     chk_spibusy_exitcmd |                            01100 |                            01100
        start_conversion |                            01101 |                            01101
           wait_for_busy |                            01110 |                            01110
   chk_spibusy_read_data |                            01111 |                            01111
         read_24bit_data |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AD4030_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 626.852 ; gain = 248.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	  17 Input     24 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AD4030_FSM 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  17 Input     24 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 9     
Module SPI_BLOCK_FINAL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design AD4030_FSM has port RST driven by constant 1
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[23]' (FDE) to 'spi_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[22]' (FDE) to 'spi_tx_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[21]' (FDE) to 'spi_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[20]' (FDE) to 'spi_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[19]' (FDE) to 'spi_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[18]' (FDE) to 'spi_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[17]' (FDE) to 'spi_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[16]' (FDE) to 'spi_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[15]' (FDE) to 'spi_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[14]' (FDE) to 'spi_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[12]' (FDE) to 'spi_tx_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[11]' (FDE) to 'spi_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[6]' (FDE) to 'spi_tx_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[5]' (FDE) to 'spi_tx_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[4]' (FDE) to 'spi_tx_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[3]' (FDE) to 'spi_tx_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'spi_tx_data_reg[2]' (FDE) to 'spi_tx_data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_tx_data_reg[1] )
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[23]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[22]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[21]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[20]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[19]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[18]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[17]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[16]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[15]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[14]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[12]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[11]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[6]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[5]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[4]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[3]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'SPIBLOCK/S_tx_data_reg[2]' (FDCE) to 'SPIBLOCK/S_tx_data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPIBLOCK/rx_data_reg[23] )
INFO: [Synth 8-3886] merging instance 'DATA_reg[0]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[1]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[2]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[3]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[4]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[5]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[6]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[7]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[8]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[9]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[10]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[11]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[12]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[13]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[14]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[15]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[16]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[17]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[18]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[19]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[20]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[21]' (FDCE) to 'DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'DATA_reg[22]' (FDCE) to 'DATA_reg[23]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 769.035 ; gain = 390.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 776.305 ; gain = 397.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 776.461 ; gain = 397.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 776.461 ; gain = 397.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 776.461 ; gain = 397.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 776.461 ; gain = 397.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 776.461 ; gain = 397.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 776.461 ; gain = 397.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 776.461 ; gain = 397.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |     7|
|5     |LUT3   |     5|
|6     |LUT4   |    14|
|7     |LUT5   |    19|
|8     |LUT6   |    46|
|9     |MUXF7  |     1|
|10    |FDCE   |    55|
|11    |FDPE   |     3|
|12    |FDRE   |     8|
|13    |IBUF   |     4|
|14    |OBUF   |    29|
|15    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                |   206|
|2     |  SPIBLOCK |SPI_BLOCK_FINAL |   138|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 776.461 ; gain = 397.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 776.461 ; gain = 397.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 776.461 ; gain = 397.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 886.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 886.234 ; gain = 532.578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 886.234 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.runs/synth_1/AD4030_FSM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AD4030_FSM_utilization_synth.rpt -pb AD4030_FSM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 24 22:14:28 2023...
