

================================================================
== Vivado HLS Report for 'p_wt_kernel_383'
================================================================
* Date:           Tue Oct 30 20:44:19 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        deconv_fixed
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.60|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1154|  1154|  1154|  1154|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1152|  1152|        33|         32|          1|    36|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    737|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    393|
|Register         |        -|      -|      76|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      76|   1130|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_426_p2      |     +    |      0|  0|  15|           6|           1|
    |kh_V_fu_432_p2                     |     +    |      0|  0|  12|           3|           1|
    |kw_V_fu_500_p2                     |     +    |      0|  0|  12|           3|           1|
    |tmp_126_fu_494_p2                  |     +    |      0|  0|   8|           7|           7|
    |tmp_127_fu_513_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_128_fu_524_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_129_fu_534_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_130_fu_544_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_131_fu_554_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_132_fu_564_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_133_fu_574_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_134_fu_584_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_135_fu_594_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_136_fu_604_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_137_fu_614_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_138_fu_624_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_139_fu_634_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_140_fu_644_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_141_fu_654_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_142_fu_664_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_143_fu_674_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_144_fu_684_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_145_fu_694_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_146_fu_704_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_147_fu_714_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_148_fu_724_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_149_fu_734_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_150_fu_744_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_151_fu_754_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_152_fu_764_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_153_fu_774_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_154_fu_784_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_155_fu_794_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_156_fu_804_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_157_fu_814_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_158_fu_824_p2                  |     +    |      0|  0|  19|          12|           6|
    |tmp_125_fu_484_p2                  |     -    |      0|  0|   8|           7|           7|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage10_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state10_pp0_stage8_iter0  |    and   |      0|  0|   8|           1|           1|
    |exitcond20_i_fu_438_p2             |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_flatten_fu_420_p2         |   icmp   |      0|  0|  11|           6|           6|
    |ap_block_state1                    |    or    |      0|  0|   8|           1|           1|
    |p_i_mid2_fu_444_p3                 |  select  |      0|  0|   3|           1|           1|
    |tmp_i_mid2_v_fu_452_p3             |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 737|         427|         230|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  157|         35|    1|         35|
    |ap_done                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   15|          3|    1|          3|
    |indvar_flatten_phi_fu_391_p4  |    9|          2|    6|         12|
    |indvar_flatten_reg_387        |    9|          2|    6|         12|
    |kernel_i_V_V2_blk_n           |    9|          2|    1|          2|
    |layer3_kernel_V_address0      |  149|         33|   11|        363|
    |p_02_i_phi_fu_402_p4          |    9|          2|    3|          6|
    |p_02_i_reg_398                |    9|          2|    3|          6|
    |p_i_phi_fu_413_p4             |    9|          2|    3|          6|
    |p_i_reg_409                   |    9|          2|    3|          6|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  393|         87|   39|        453|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  34|   0|   34|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |exitcond_flatten_reg_834     |   1|   0|    1|          0|
    |indvar_flatten_next_reg_838  |   6|   0|    6|          0|
    |indvar_flatten_reg_387       |   6|   0|    6|          0|
    |kw_V_reg_853                 |   3|   0|    3|          0|
    |p_02_i_reg_398               |   3|   0|    3|          0|
    |p_i_reg_409                  |   3|   0|    3|          0|
    |tmp_126_reg_848              |   7|   0|    7|          0|
    |tmp_135_cast_reg_858         |   7|   0|   12|          5|
    |tmp_i_mid2_v_reg_843         |   3|   0|    3|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  76|   0|   81|          5|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  _wt_kernel_383 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  _wt_kernel_383 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  _wt_kernel_383 | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  _wt_kernel_383 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |  _wt_kernel_383 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  _wt_kernel_383 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  _wt_kernel_383 | return value |
|kernel_i_V_V2_dout        |  in |   18|   ap_fifo  |  kernel_i_V_V2  |    pointer   |
|kernel_i_V_V2_empty_n     |  in |    1|   ap_fifo  |  kernel_i_V_V2  |    pointer   |
|kernel_i_V_V2_read        | out |    1|   ap_fifo  |  kernel_i_V_V2  |    pointer   |
|layer3_kernel_V_address0  | out |   11|  ap_memory | layer3_kernel_V |     array    |
|layer3_kernel_V_ce0       | out |    1|  ap_memory | layer3_kernel_V |     array    |
|layer3_kernel_V_we0       | out |    1|  ap_memory | layer3_kernel_V |     array    |
|layer3_kernel_V_d0        | out |   18|  ap_memory | layer3_kernel_V |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

