vendor_name = ModelSim
source_file = 1, C:/Users/user/Desktop/FSM_Mealy/FSM_Mealy.v
source_file = 1, Verilog2.v
source_file = 1, C:/Users/user/Desktop/FSM_Mealy/tb_FSM_Mealy.v
source_file = 1, C:/Users/user/Desktop/FSM_Mealy/db/FSM_Mealy.cbx.xml
design_name = FSM_Mealy
instance = comp, \clk~I , clk, FSM_Mealy, 1
instance = comp, \w~I , w, FSM_Mealy, 1
instance = comp, \reset~I , reset, FSM_Mealy, 1
instance = comp, \z~I , z, FSM_Mealy, 1
