<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\kitahard\Tang_Nano_4K\led_test\impl\gwsynthesis\led_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\kitahard\Tang_Nano_4K\led_test\src\led_test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.8 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 15 13:41:25 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>657</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>815</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>u_gw_jtag/tck_pad_i</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">95.098(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_gw_jtag/tck_pad_i</td>
<td>50.000(MHz)</td>
<td>58.621(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>-0.515</td>
<td>1</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_gw_jtag/tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_gw_jtag/tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.515</td>
<td>u_la0_top/triger_level_cnt_0_s3/Q</td>
<td>u_la0_top/trigger_seq_start_s1/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.472</td>
</tr>
<tr>
<td>2</td>
<td>0.281</td>
<td>counter_0_s0/Q</td>
<td>counter_19_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.319</td>
</tr>
<tr>
<td>3</td>
<td>0.564</td>
<td>u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-0.000</td>
<td>9.006</td>
</tr>
<tr>
<td>4</td>
<td>0.564</td>
<td>u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-0.000</td>
<td>9.006</td>
</tr>
<tr>
<td>5</td>
<td>0.580</td>
<td>u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-0.000</td>
<td>8.990</td>
</tr>
<tr>
<td>6</td>
<td>0.643</td>
<td>u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-0.000</td>
<td>8.928</td>
</tr>
<tr>
<td>7</td>
<td>0.643</td>
<td>u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-0.000</td>
<td>8.928</td>
</tr>
<tr>
<td>8</td>
<td>0.643</td>
<td>u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-0.000</td>
<td>8.928</td>
</tr>
<tr>
<td>9</td>
<td>0.907</td>
<td>counter_0_s0/Q</td>
<td>counter_17_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.693</td>
</tr>
<tr>
<td>10</td>
<td>0.907</td>
<td>counter_0_s0/Q</td>
<td>counter_18_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.693</td>
</tr>
<tr>
<td>11</td>
<td>1.008</td>
<td>u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-0.000</td>
<td>8.562</td>
</tr>
<tr>
<td>12</td>
<td>1.008</td>
<td>u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-0.000</td>
<td>8.562</td>
</tr>
<tr>
<td>13</td>
<td>1.008</td>
<td>u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-0.000</td>
<td>8.562</td>
</tr>
<tr>
<td>14</td>
<td>1.008</td>
<td>u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-0.000</td>
<td>8.562</td>
</tr>
<tr>
<td>15</td>
<td>1.102</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.498</td>
</tr>
<tr>
<td>16</td>
<td>1.147</td>
<td>counter_0_s0/Q</td>
<td>counter_20_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.453</td>
</tr>
<tr>
<td>17</td>
<td>1.147</td>
<td>counter_0_s0/Q</td>
<td>counter_21_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.453</td>
</tr>
<tr>
<td>18</td>
<td>1.189</td>
<td>u_la0_top/triger_level_cnt_0_s3/Q</td>
<td>u_la0_top/triger_level_cnt_0_s3/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.411</td>
</tr>
<tr>
<td>19</td>
<td>1.229</td>
<td>counter_0_s0/Q</td>
<td>counter_15_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.371</td>
</tr>
<tr>
<td>20</td>
<td>1.379</td>
<td>u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-0.000</td>
<td>8.548</td>
</tr>
<tr>
<td>21</td>
<td>1.422</td>
<td>u_la0_top/triger_level_cnt_0_s3/Q</td>
<td>u_la0_top/triger_level_cnt_3_s1/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.535</td>
</tr>
<tr>
<td>22</td>
<td>1.600</td>
<td>counter_0_s0/Q</td>
<td>counter_13_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.000</td>
</tr>
<tr>
<td>23</td>
<td>1.600</td>
<td>counter_0_s0/Q</td>
<td>counter_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.000</td>
</tr>
<tr>
<td>24</td>
<td>1.600</td>
<td>counter_0_s0/Q</td>
<td>counter_16_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.000</td>
</tr>
<tr>
<td>25</td>
<td>1.673</td>
<td>u_la0_top/triger_level_cnt_0_s3/Q</td>
<td>u_la0_top/triger_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.927</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.570</td>
<td>u_la0_top/capture_end_tck_0_s0/Q</td>
<td>u_la0_top/capture_end_tck_1_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>2</td>
<td>0.570</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/Q</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>3</td>
<td>0.570</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>4</td>
<td>0.570</td>
<td>u_la0_top/internal_reg_start_syn_0_s0/Q</td>
<td>u_la0_top/internal_reg_start_syn_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>5</td>
<td>0.571</td>
<td>u_icon_top/input_shift_reg_3_s0/Q</td>
<td>u_icon_top/module_id_reg_3_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>6</td>
<td>0.571</td>
<td>u_icon_top/enable_reg_1_s1/Q</td>
<td>u_icon_top/enable_reg_0_s1/D</td>
<td>u_gw_jtag/tck_pad_i:[F]</td>
<td>u_gw_jtag/tck_pad_i:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>7</td>
<td>0.571</td>
<td>u_icon_top/enable_reg_2_s1/Q</td>
<td>u_icon_top/enable_reg_1_s1/D</td>
<td>u_gw_jtag/tck_pad_i:[F]</td>
<td>u_gw_jtag/tck_pad_i:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>8</td>
<td>0.572</td>
<td>u_la0_top/data_register_1_s0/Q</td>
<td>u_la0_top/data_register_0_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>9</td>
<td>0.572</td>
<td>u_la0_top/data_register_28_s0/Q</td>
<td>u_la0_top/data_register_27_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>10</td>
<td>0.573</td>
<td>u_la0_top/data_register_6_s0/Q</td>
<td>u_la0_top/data_register_5_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>11</td>
<td>0.573</td>
<td>u_la0_top/data_register_21_s0/Q</td>
<td>u_la0_top/data_register_20_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>12</td>
<td>0.578</td>
<td>u_la0_top/data_register_25_s0/Q</td>
<td>u_la0_top/internal_register_select_9_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>13</td>
<td>0.578</td>
<td>u_la0_top/data_register_31_s0/Q</td>
<td>u_la0_top/internal_register_select_15_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>14</td>
<td>0.578</td>
<td>u_la0_top/data_register_10_s0/Q</td>
<td>u_la0_top/data_register_9_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>15</td>
<td>0.578</td>
<td>u_la0_top/data_register_25_s0/Q</td>
<td>u_la0_top/data_register_24_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>16</td>
<td>0.578</td>
<td>u_la0_top/data_register_31_s0/Q</td>
<td>u_la0_top/data_register_30_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>17</td>
<td>0.578</td>
<td>u_la0_top/data_register_35_s0/Q</td>
<td>u_la0_top/data_register_34_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>18</td>
<td>0.578</td>
<td>u_la0_top/data_register_36_s0/Q</td>
<td>u_la0_top/data_register_35_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_la0_top/capture_window_sel_3_s1/Q</td>
<td>u_la0_top/capture_window_sel_3_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>led_s3/Q</td>
<td>led_s3/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>counter_9_s0/Q</td>
<td>counter_9_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>counter_13_s0/Q</td>
<td>counter_13_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>u_la0_top/bit_count_3_s1/Q</td>
<td>u_la0_top/bit_count_3_s1/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>u_la0_top/word_count_13_s0/Q</td>
<td>u_la0_top/word_count_13_s0/D</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>u_la0_top/capture_window_sel_1_s1/Q</td>
<td>u_la0_top/capture_window_sel_1_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.130</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>5.000</td>
<td>0.369</td>
<td>2.428</td>
</tr>
<tr>
<td>2</td>
<td>2.130</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>5.000</td>
<td>0.369</td>
<td>2.428</td>
</tr>
<tr>
<td>3</td>
<td>2.924</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>5.000</td>
<td>0.369</td>
<td>1.634</td>
</tr>
<tr>
<td>4</td>
<td>2.160</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>2.428</td>
</tr>
<tr>
<td>5</td>
<td>2.315</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>2.274</td>
</tr>
<tr>
<td>6</td>
<td>2.315</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>2.274</td>
</tr>
<tr>
<td>7</td>
<td>2.461</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>2.128</td>
</tr>
<tr>
<td>8</td>
<td>2.461</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>2.128</td>
</tr>
<tr>
<td>9</td>
<td>2.461</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>2.128</td>
</tr>
<tr>
<td>10</td>
<td>2.461</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>2.128</td>
</tr>
<tr>
<td>11</td>
<td>2.479</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>2.109</td>
</tr>
<tr>
<td>12</td>
<td>2.479</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>2.109</td>
</tr>
<tr>
<td>13</td>
<td>2.791</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>1.797</td>
</tr>
<tr>
<td>14</td>
<td>2.947</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>1.642</td>
</tr>
<tr>
<td>15</td>
<td>2.947</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>1.642</td>
</tr>
<tr>
<td>16</td>
<td>2.947</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>1.642</td>
</tr>
<tr>
<td>17</td>
<td>2.947</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>1.642</td>
</tr>
<tr>
<td>18</td>
<td>2.947</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/triger_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>1.642</td>
</tr>
<tr>
<td>19</td>
<td>2.947</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/start_reg_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>1.642</td>
</tr>
<tr>
<td>20</td>
<td>2.947</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>1.642</td>
</tr>
<tr>
<td>21</td>
<td>2.947</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>1.642</td>
</tr>
<tr>
<td>22</td>
<td>2.955</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>1.634</td>
</tr>
<tr>
<td>23</td>
<td>2.955</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>1.634</td>
</tr>
<tr>
<td>24</td>
<td>2.956</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>1.632</td>
</tr>
<tr>
<td>25</td>
<td>3.262</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.368</td>
<td>1.326</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.110</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.897</td>
</tr>
<tr>
<td>2</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>3</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>4</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>5</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>6</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>7</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>8</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>9</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>10</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>11</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>12</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>13</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>14</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>15</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>16</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>17</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>18</td>
<td>6.097</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_end_dly_s0/PRESET</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.854</td>
</tr>
<tr>
<td>19</td>
<td>6.140</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.897</td>
</tr>
<tr>
<td>20</td>
<td>6.140</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.897</td>
</tr>
<tr>
<td>21</td>
<td>6.162</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.919</td>
</tr>
<tr>
<td>22</td>
<td>6.162</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.919</td>
</tr>
<tr>
<td>23</td>
<td>6.162</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.919</td>
</tr>
<tr>
<td>24</td>
<td>6.162</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.919</td>
</tr>
<tr>
<td>25</td>
<td>6.162</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[R]</td>
<td>-5.000</td>
<td>0.258</td>
<td>0.919</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.849</td>
<td>4.099</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.849</td>
<td>4.099</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.849</td>
<td>4.099</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_15_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.849</td>
<td>4.099</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.849</td>
<td>4.099</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>6</td>
<td>2.849</td>
<td>4.099</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>7</td>
<td>2.849</td>
<td>4.099</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td>8</td>
<td>2.849</td>
<td>4.099</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>2.849</td>
<td>4.099</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.849</td>
<td>4.099</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.925</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][B]</td>
<td>u_la0_top/triger_level_cnt_3_s5/I1</td>
</tr>
<tr>
<td>6.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s5/F</td>
</tr>
<tr>
<td>7.313</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[1][B]</td>
<td>u_la0_top/triger_level_cnt_3_s4/I2</td>
</tr>
<tr>
<td>8.345</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C2[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s4/F</td>
</tr>
<tr>
<td>9.320</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>u_la0_top/n1231_s1/I1</td>
</tr>
<tr>
<td>10.419</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/n1231_s1/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u_la0_top/trigger_seq_start_s3/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/trigger_seq_start_s3/F</td>
</tr>
<tr>
<td>12.815</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/trigger_seq_start_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 38.502%; route: 5.982, 57.121%; tC2Q: 0.458, 4.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>n52_s2/I0</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>5.154</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>n47_s2/I3</td>
</tr>
<tr>
<td>5.976</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">n47_s2/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][B]</td>
<td>n44_s3/I3</td>
</tr>
<tr>
<td>7.901</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][B]</td>
<td style=" background: #97FFFF;">n44_s3/F</td>
</tr>
<tr>
<td>8.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>n35_s2/I3</td>
</tr>
<tr>
<td>9.748</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">n35_s2/F</td>
</tr>
<tr>
<td>10.563</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>n37_s1/I2</td>
</tr>
<tr>
<td>11.662</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td style=" background: #97FFFF;">n37_s1/F</td>
</tr>
<tr>
<td>11.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td style=" font-weight:bold;">counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>11.943</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 55.274%; route: 3.710, 39.808%; tC2Q: 0.458, 4.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s10/I1</td>
</tr>
<tr>
<td>6.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s10/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s7/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s7/F</td>
</tr>
<tr>
<td>8.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s4/I1</td>
</tr>
<tr>
<td>9.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s4/F</td>
</tr>
<tr>
<td>10.723</td>
<td>1.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n187_s1/I2</td>
</tr>
<tr>
<td>11.349</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n187_s1/F</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>12.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td>11.913</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 40.483%; route: 4.902, 54.427%; tC2Q: 0.458, 5.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s10/I1</td>
</tr>
<tr>
<td>6.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s10/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s7/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s7/F</td>
</tr>
<tr>
<td>8.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s4/I1</td>
</tr>
<tr>
<td>9.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s4/F</td>
</tr>
<tr>
<td>10.723</td>
<td>1.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n186_s1/I3</td>
</tr>
<tr>
<td>11.349</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n186_s1/F</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>12.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td>11.913</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 40.483%; route: 4.902, 54.427%; tC2Q: 0.458, 5.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s10/I1</td>
</tr>
<tr>
<td>6.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s10/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s7/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s7/F</td>
</tr>
<tr>
<td>8.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s4/I1</td>
</tr>
<tr>
<td>9.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s4/F</td>
</tr>
<tr>
<td>10.234</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n192_s1/I2</td>
</tr>
<tr>
<td>11.333</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n192_s1/F</td>
</tr>
<tr>
<td>11.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>12.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td>11.913</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 45.817%; route: 4.413, 49.084%; tC2Q: 0.458, 5.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s10/I1</td>
</tr>
<tr>
<td>6.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s10/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s7/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s7/F</td>
</tr>
<tr>
<td>8.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s4/I1</td>
</tr>
<tr>
<td>9.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s4/F</td>
</tr>
<tr>
<td>10.238</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n193_s3/I2</td>
</tr>
<tr>
<td>11.270</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C4[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n193_s3/F</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
<tr>
<td>12.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td>11.913</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 45.387%; route: 4.417, 49.479%; tC2Q: 0.458, 5.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s10/I1</td>
</tr>
<tr>
<td>6.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s10/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s7/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s7/F</td>
</tr>
<tr>
<td>8.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s4/I1</td>
</tr>
<tr>
<td>9.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s4/F</td>
</tr>
<tr>
<td>10.238</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n185_s1/I3</td>
</tr>
<tr>
<td>11.270</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n185_s1/F</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>12.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>11.913</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 45.387%; route: 4.417, 49.479%; tC2Q: 0.458, 5.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s10/I1</td>
</tr>
<tr>
<td>6.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s10/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s7/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s7/F</td>
</tr>
<tr>
<td>8.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s4/I1</td>
</tr>
<tr>
<td>9.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s4/F</td>
</tr>
<tr>
<td>10.238</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s1/I3</td>
</tr>
<tr>
<td>11.270</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s1/F</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>12.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td>11.913</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 45.387%; route: 4.417, 49.479%; tC2Q: 0.458, 5.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>n52_s2/I0</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>5.154</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>n47_s2/I3</td>
</tr>
<tr>
<td>5.976</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">n47_s2/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][B]</td>
<td>n44_s3/I3</td>
</tr>
<tr>
<td>7.901</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][B]</td>
<td style=" background: #97FFFF;">n44_s3/F</td>
</tr>
<tr>
<td>8.411</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>n38_s2/I2</td>
</tr>
<tr>
<td>9.510</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">n38_s2/F</td>
</tr>
<tr>
<td>10.004</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>11.036</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>11.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>counter_17_s0/CLK</td>
</tr>
<tr>
<td>11.943</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 59.254%; route: 3.084, 35.474%; tC2Q: 0.458, 5.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>n52_s2/I0</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>5.154</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>n47_s2/I3</td>
</tr>
<tr>
<td>5.976</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">n47_s2/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][B]</td>
<td>n44_s3/I3</td>
</tr>
<tr>
<td>7.901</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][B]</td>
<td style=" background: #97FFFF;">n44_s3/F</td>
</tr>
<tr>
<td>8.411</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>n38_s2/I2</td>
</tr>
<tr>
<td>9.510</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">n38_s2/F</td>
</tr>
<tr>
<td>10.004</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n38_s1/I1</td>
</tr>
<tr>
<td>11.036</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n38_s1/F</td>
</tr>
<tr>
<td>11.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" font-weight:bold;">counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>11.943</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 59.254%; route: 3.084, 35.474%; tC2Q: 0.458, 5.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s10/I1</td>
</tr>
<tr>
<td>6.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s10/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s7/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s7/F</td>
</tr>
<tr>
<td>8.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s4/I1</td>
</tr>
<tr>
<td>9.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s4/F</td>
</tr>
<tr>
<td>10.083</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n191_s1/I3</td>
</tr>
<tr>
<td>10.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n191_s1/F</td>
</tr>
<tr>
<td>10.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>12.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>11.913</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.842, 44.872%; route: 4.262, 49.775%; tC2Q: 0.458, 5.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s10/I1</td>
</tr>
<tr>
<td>6.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s10/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s7/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s7/F</td>
</tr>
<tr>
<td>8.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s4/I1</td>
</tr>
<tr>
<td>9.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s4/F</td>
</tr>
<tr>
<td>10.083</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n190_s1/I2</td>
</tr>
<tr>
<td>10.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n190_s1/F</td>
</tr>
<tr>
<td>10.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>12.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td>11.913</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.842, 44.872%; route: 4.262, 49.775%; tC2Q: 0.458, 5.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s10/I1</td>
</tr>
<tr>
<td>6.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s10/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s7/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s7/F</td>
</tr>
<tr>
<td>8.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s4/I1</td>
</tr>
<tr>
<td>9.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s4/F</td>
</tr>
<tr>
<td>10.083</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n189_s1/I2</td>
</tr>
<tr>
<td>10.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n189_s1/F</td>
</tr>
<tr>
<td>10.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>12.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>11.913</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.842, 44.872%; route: 4.262, 49.775%; tC2Q: 0.458, 5.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s10/I1</td>
</tr>
<tr>
<td>6.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s10/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s7/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s7/F</td>
</tr>
<tr>
<td>8.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s4/I1</td>
</tr>
<tr>
<td>9.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s4/F</td>
</tr>
<tr>
<td>10.083</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n188_s1/I3</td>
</tr>
<tr>
<td>10.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n188_s1/F</td>
</tr>
<tr>
<td>10.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>12.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>11.913</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.842, 44.872%; route: 4.262, 49.775%; tC2Q: 0.458, 5.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/Q</td>
</tr>
<tr>
<td>4.915</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n102_s1/I1</td>
</tr>
<tr>
<td>6.014</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n102_s1/F</td>
</tr>
<tr>
<td>7.307</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n100_s1/I2</td>
</tr>
<tr>
<td>8.339</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n100_s1/F</td>
</tr>
<tr>
<td>9.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n100_s0/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n100_s0/F</td>
</tr>
<tr>
<td>10.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>11.943</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.163, 37.219%; route: 4.877, 57.387%; tC2Q: 0.458, 5.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>n52_s2/I0</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>5.154</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>n47_s2/I3</td>
</tr>
<tr>
<td>5.976</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">n47_s2/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][B]</td>
<td>n44_s3/I3</td>
</tr>
<tr>
<td>7.901</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][B]</td>
<td style=" background: #97FFFF;">n44_s3/F</td>
</tr>
<tr>
<td>8.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>n35_s2/I3</td>
</tr>
<tr>
<td>9.748</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">n35_s2/F</td>
</tr>
<tr>
<td>9.764</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>n36_s1/I1</td>
</tr>
<tr>
<td>10.796</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">n36_s1/F</td>
</tr>
<tr>
<td>10.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>11.943</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.084, 60.143%; route: 2.911, 34.435%; tC2Q: 0.458, 5.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>n52_s2/I0</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>5.154</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>n47_s2/I3</td>
</tr>
<tr>
<td>5.976</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">n47_s2/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][B]</td>
<td>n44_s3/I3</td>
</tr>
<tr>
<td>7.901</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][B]</td>
<td style=" background: #97FFFF;">n44_s3/F</td>
</tr>
<tr>
<td>8.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>n35_s2/I3</td>
</tr>
<tr>
<td>9.748</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">n35_s2/F</td>
</tr>
<tr>
<td>9.764</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>n35_s1/I0</td>
</tr>
<tr>
<td>10.796</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">n35_s1/F</td>
</tr>
<tr>
<td>10.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" font-weight:bold;">counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>counter_21_s0/CLK</td>
</tr>
<tr>
<td>11.943</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.084, 60.143%; route: 2.911, 34.435%; tC2Q: 0.458, 5.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.925</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][B]</td>
<td>u_la0_top/triger_level_cnt_3_s5/I1</td>
</tr>
<tr>
<td>6.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s5/F</td>
</tr>
<tr>
<td>7.313</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[1][B]</td>
<td>u_la0_top/triger_level_cnt_3_s4/I2</td>
</tr>
<tr>
<td>8.345</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C2[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s4/F</td>
</tr>
<tr>
<td>9.655</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>u_la0_top/n1212_s3/I3</td>
</tr>
<tr>
<td>10.754</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/n1212_s3/F</td>
</tr>
<tr>
<td>10.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>11.943</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 38.401%; route: 4.723, 56.150%; tC2Q: 0.458, 5.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>n52_s2/I0</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>5.154</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>n47_s2/I3</td>
</tr>
<tr>
<td>5.976</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">n47_s2/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][B]</td>
<td>n44_s3/I3</td>
</tr>
<tr>
<td>7.901</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][B]</td>
<td style=" background: #97FFFF;">n44_s3/F</td>
</tr>
<tr>
<td>8.411</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>n40_s2/I2</td>
</tr>
<tr>
<td>9.472</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">n40_s2/F</td>
</tr>
<tr>
<td>9.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>n41_s1/I2</td>
</tr>
<tr>
<td>10.715</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">n41_s1/F</td>
</tr>
<tr>
<td>10.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" font-weight:bold;">counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>counter_15_s0/CLK</td>
</tr>
<tr>
<td>11.943</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 58.569%; route: 3.010, 35.956%; tC2Q: 0.458, 5.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s10/I1</td>
</tr>
<tr>
<td>6.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s10/F</td>
</tr>
<tr>
<td>6.347</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s7/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s7/F</td>
</tr>
<tr>
<td>8.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n184_s4/I1</td>
</tr>
<tr>
<td>9.053</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n184_s4/F</td>
</tr>
<tr>
<td>9.479</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>10.104</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>10.891</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>12.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>12.270</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.625, 42.407%; route: 4.465, 52.231%; tC2Q: 0.458, 5.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.925</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][B]</td>
<td>u_la0_top/triger_level_cnt_3_s5/I1</td>
</tr>
<tr>
<td>6.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s5/F</td>
</tr>
<tr>
<td>7.313</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[1][B]</td>
<td>u_la0_top/triger_level_cnt_3_s4/I2</td>
</tr>
<tr>
<td>8.339</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C2[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s4/F</td>
</tr>
<tr>
<td>8.764</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[3][B]</td>
<td>u_la0_top/triger_level_cnt_3_s6/I1</td>
</tr>
<tr>
<td>9.389</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>1.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.750, 32.222%; route: 5.326, 62.408%; tC2Q: 0.458, 5.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>n52_s2/I0</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>5.154</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>n47_s2/I3</td>
</tr>
<tr>
<td>5.976</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">n47_s2/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][B]</td>
<td>n44_s3/I3</td>
</tr>
<tr>
<td>7.901</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][B]</td>
<td style=" background: #97FFFF;">n44_s3/F</td>
</tr>
<tr>
<td>8.411</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>n42_s3/I0</td>
</tr>
<tr>
<td>9.510</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">n42_s3/F</td>
</tr>
<tr>
<td>9.521</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>n43_s1/I2</td>
</tr>
<tr>
<td>10.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">n43_s1/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>counter_13_s0/CLK</td>
</tr>
<tr>
<td>11.943</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.941, 61.766%; route: 2.600, 32.504%; tC2Q: 0.458, 5.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>n52_s2/I0</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>5.154</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>n47_s2/I3</td>
</tr>
<tr>
<td>5.976</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">n47_s2/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][B]</td>
<td>n44_s3/I3</td>
</tr>
<tr>
<td>7.901</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][B]</td>
<td style=" background: #97FFFF;">n44_s3/F</td>
</tr>
<tr>
<td>8.411</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>n42_s3/I0</td>
</tr>
<tr>
<td>9.510</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">n42_s3/F</td>
</tr>
<tr>
<td>9.521</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>n42_s1/I1</td>
</tr>
<tr>
<td>10.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">n42_s1/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" font-weight:bold;">counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>11.943</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.941, 61.766%; route: 2.600, 32.504%; tC2Q: 0.458, 5.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>n52_s2/I0</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>5.154</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>n47_s2/I3</td>
</tr>
<tr>
<td>5.976</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C6[1][B]</td>
<td style=" background: #97FFFF;">n47_s2/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][B]</td>
<td>n44_s3/I3</td>
</tr>
<tr>
<td>7.901</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][B]</td>
<td style=" background: #97FFFF;">n44_s3/F</td>
</tr>
<tr>
<td>8.411</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>n40_s2/I2</td>
</tr>
<tr>
<td>9.510</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">n40_s2/F</td>
</tr>
<tr>
<td>9.521</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>n40_s1/I1</td>
</tr>
<tr>
<td>10.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">n40_s1/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" font-weight:bold;">counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>counter_16_s0/CLK</td>
</tr>
<tr>
<td>11.943</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.941, 61.766%; route: 2.600, 32.504%; tC2Q: 0.458, 5.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.925</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][B]</td>
<td>u_la0_top/triger_level_cnt_3_s5/I1</td>
</tr>
<tr>
<td>6.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s5/F</td>
</tr>
<tr>
<td>7.313</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[1][B]</td>
<td>u_la0_top/triger_level_cnt_3_s4/I2</td>
</tr>
<tr>
<td>8.345</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C2[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s4/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_la0_top/n1231_s2/I2</td>
</tr>
<tr>
<td>10.270</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/n1231_s2/F</td>
</tr>
<tr>
<td>10.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>11.943</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 40.749%; route: 4.238, 53.469%; tC2Q: 0.458, 5.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_end_tck_0_s0/Q</td>
</tr>
<tr>
<td>2.380</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_end_tck_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.380</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_match_0/match_sep_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/Q</td>
</tr>
<tr>
<td>2.380</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td>u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_0_s0/Q</td>
</tr>
<tr>
<td>2.380</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_icon_top/input_shift_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_icon_top/module_id_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/input_shift_reg_3_s0/Q</td>
</tr>
<tr>
<td>2.381</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/module_id_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/module_id_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_icon_top/module_id_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_icon_top/enable_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_icon_top/enable_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>12.068</td>
<td>1.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_icon_top/enable_reg_1_s1/CLK</td>
</tr>
<tr>
<td>12.401</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/enable_reg_1_s1/Q</td>
</tr>
<tr>
<td>12.638</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/enable_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>12.068</td>
<td>1.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_icon_top/enable_reg_0_s1/CLK</td>
</tr>
<tr>
<td>12.068</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_icon_top/enable_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.961%; route: 1.221, 59.039%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 40.961%; route: 1.221, 59.039%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_icon_top/enable_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_icon_top/enable_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>12.068</td>
<td>1.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_icon_top/enable_reg_2_s1/CLK</td>
</tr>
<tr>
<td>12.401</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/enable_reg_2_s1/Q</td>
</tr>
<tr>
<td>12.638</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/enable_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>12.068</td>
<td>1.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_icon_top/enable_reg_1_s1/CLK</td>
</tr>
<tr>
<td>12.068</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_icon_top/enable_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.961%; route: 1.221, 59.039%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 40.961%; route: 1.221, 59.039%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_1_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_1_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_0_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_28_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_28_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_27_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_6_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_6_s0/Q</td>
</tr>
<tr>
<td>2.384</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_5_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_21_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_21_s0/Q</td>
</tr>
<tr>
<td>2.384</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_20_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_register_select_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_25_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_25_s0/Q</td>
</tr>
<tr>
<td>2.389</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/internal_register_select_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_9_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_register_select_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_31_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_31_s0/Q</td>
</tr>
<tr>
<td>2.389</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/internal_register_select_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_15_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_10_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_10_s0/Q</td>
</tr>
<tr>
<td>2.389</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_9_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_25_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_25_s0/Q</td>
</tr>
<tr>
<td>2.389</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_24_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_31_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_31_s0/Q</td>
</tr>
<tr>
<td>2.389</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_30_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_35_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_35_s0/Q</td>
</tr>
<tr>
<td>2.389</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_34_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_36_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_36_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_36_s0/Q</td>
</tr>
<tr>
<td>2.389</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_35_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_3_s1/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>u_la0_top/n1244_s1/I1</td>
</tr>
<tr>
<td>2.518</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/n1244_s1/F</td>
</tr>
<tr>
<td>2.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>led_s3/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">led_s3/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>n98_s2/I</td>
</tr>
<tr>
<td>2.518</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">n98_s2/O</td>
</tr>
<tr>
<td>2.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">led_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>led_s3/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>led_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">counter_9_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n47_s1/I3</td>
</tr>
<tr>
<td>2.518</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n47_s1/F</td>
</tr>
<tr>
<td>2.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>counter_13_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">counter_13_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>n43_s1/I1</td>
</tr>
<tr>
<td>2.518</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">n43_s1/F</td>
</tr>
<tr>
<td>2.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>counter_13_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/bit_count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/bit_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/bit_count_3_s1/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/bit_count_3_s1/Q</td>
</tr>
<tr>
<td>2.147</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/n467_s1/I1</td>
</tr>
<tr>
<td>2.519</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td></td>
<td style=" background: #97FFFF;">u_la0_top/n467_s1/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/bit_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/bit_count_3_s1/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/bit_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/word_count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/word_count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/word_count_13_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/word_count_13_s0/Q</td>
</tr>
<tr>
<td>2.147</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_to_word_counter_13_s0/I2</td>
</tr>
<tr>
<td>2.519</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td></td>
<td style=" background: #97FFFF;">u_la0_top/data_to_word_counter_13_s0/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/word_count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/word_count_13_s0/CLK</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/word_count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_1_s1/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>u_la0_top/n1246_s1/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/n1246_s1/F</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>15.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>17.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>18.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>20.140</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>22.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>22.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>22.269</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 81.125%; tC2Q: 0.458, 18.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>15.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>17.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>18.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>20.140</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>22.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>22.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>22.269</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 81.125%; tC2Q: 0.458, 18.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>15.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>17.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>18.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>19.345</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>22.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>22.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>22.269</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.176, 71.948%; tC2Q: 0.458, 28.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.911%; route: 1.361, 58.089%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>10.140</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 81.125%; tC2Q: 0.458, 18.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.985</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td>u_la0_top/u_ao_match_0/trig_dly_0_s0/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[2][A]</td>
<td>u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 79.844%; tC2Q: 0.458, 20.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.985</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td>u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[2][B]</td>
<td>u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.816, 79.844%; tC2Q: 0.458, 20.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.839</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 78.457%; tC2Q: 0.458, 21.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.839</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 78.457%; tC2Q: 0.458, 21.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.839</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 78.457%; tC2Q: 0.458, 21.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.839</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 78.457%; tC2Q: 0.458, 21.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.821</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td>u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[2][B]</td>
<td>u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.651, 78.271%; tC2Q: 0.458, 21.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.821</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.651, 78.271%; tC2Q: 0.458, 21.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.508</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 74.497%; tC2Q: 0.458, 25.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.353</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.184, 72.085%; tC2Q: 0.458, 27.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.353</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.184, 72.085%; tC2Q: 0.458, 27.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.353</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.184, 72.085%; tC2Q: 0.458, 27.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.353</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.184, 72.085%; tC2Q: 0.458, 27.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.353</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.184, 72.085%; tC2Q: 0.458, 27.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.353</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.184, 72.085%; tC2Q: 0.458, 27.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.353</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.184, 72.085%; tC2Q: 0.458, 27.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.353</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.184, 72.085%; tC2Q: 0.458, 27.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.345</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.176, 71.948%; tC2Q: 0.458, 28.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.345</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.176, 71.948%; tC2Q: 0.458, 28.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.343</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.174, 71.918%; tC2Q: 0.458, 28.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>8.170</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>9.037</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
<tr>
<td>12.300</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 65.438%; tC2Q: 0.458, 34.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>25.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>27.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>27.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>27.966</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>21.810</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>21.840</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>21.855</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.564, 62.833%; tC2Q: 0.333, 37.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.642%; route: 0.966, 53.358%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][A]</td>
<td>u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4[1][A]</td>
<td>u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.975%; tC2Q: 0.333, 39.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.966</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.564, 62.833%; tC2Q: 0.333, 37.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.966</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.564, 62.833%; tC2Q: 0.333, 37.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.586, 63.748%; tC2Q: 0.333, 36.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.586, 63.748%; tC2Q: 0.333, 36.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.586, 63.748%; tC2Q: 0.333, 36.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.586, 63.748%; tC2Q: 0.333, 36.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.069</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>IOT13[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.586, 63.748%; tC2Q: 0.333, 36.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.099</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>counter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>counter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.099</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>counter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>counter_19_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.099</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>counter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>counter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.099</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.099</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.099</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.099</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.099</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.099</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.099</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.711</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>89</td>
<td>sys_clk_d</td>
<td>0.281</td>
<td>1.727</td>
</tr>
<tr>
<td>22</td>
<td>n35_8</td>
<td>1.717</td>
<td>1.351</td>
</tr>
<tr>
<td>7</td>
<td>counter[0]</td>
<td>0.281</td>
<td>0.434</td>
</tr>
<tr>
<td>6</td>
<td>n44_8</td>
<td>0.281</td>
<td>0.820</td>
</tr>
<tr>
<td>6</td>
<td>counter[4]</td>
<td>2.072</td>
<td>0.819</td>
</tr>
<tr>
<td>6</td>
<td>counter[1]</td>
<td>0.756</td>
<td>0.501</td>
</tr>
<tr>
<td>6</td>
<td>counter[15]</td>
<td>4.187</td>
<td>0.509</td>
</tr>
<tr>
<td>6</td>
<td>counter[19]</td>
<td>3.292</td>
<td>0.822</td>
</tr>
<tr>
<td>6</td>
<td>counter[11]</td>
<td>1.794</td>
<td>0.820</td>
</tr>
<tr>
<td>5</td>
<td>counter[2]</td>
<td>0.434</td>
<td>0.357</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C6</td>
<td>30.56%</td>
</tr>
<tr>
<td>R11C7</td>
<td>26.39%</td>
</tr>
<tr>
<td>R8C7</td>
<td>20.83%</td>
</tr>
<tr>
<td>R8C6</td>
<td>16.67%</td>
</tr>
<tr>
<td>R9C7</td>
<td>15.28%</td>
</tr>
<tr>
<td>R12C7</td>
<td>12.50%</td>
</tr>
<tr>
<td>R11C8</td>
<td>12.50%</td>
</tr>
<tr>
<td>R9C6</td>
<td>11.11%</td>
</tr>
<tr>
<td>R10C6</td>
<td>6.94%</td>
</tr>
<tr>
<td>R20C5</td>
<td>5.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
