vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:13:47 on Dec 21,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register.v 
# -- Compiling module register
# ** Error: /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register.v(8): (vlog-2730) Undefined variable: 'rst'.
# ** Warning: /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register.v(14): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register.v(17): (vlog-2284) Empty $unit scope found.
# End time: 23:13:47 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:13:47 on Dec 21,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register_test.v 
# -- Compiling module register_test
# 
# Top level modules:
# 	register_test
# End time: 23:13:48 on Dec 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:15:25 on Dec 21,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register.v 
# -- Compiling module register
# ** Warning: /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register.v(14): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register.v(17): (vlog-2284) Empty $unit scope found.
# -- Compiling package register_v_unit
# 
# Top level modules:
# 	register
# End time: 23:15:25 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:15:25 on Dec 21,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register_test.v 
# -- Compiling module register_test
# 
# Top level modules:
# 	register_test
# End time: 23:15:25 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim
# Load canceled
vmap
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1_3 Lib Mapping Utility 2020.04 Apr 27 2020
# vmap 
# Reading /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../modelsim.ini
# "std" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../std.
# "ieee" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../ieee.
# "vital2000" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../vital2000.
# "verilog" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../verilog.
# "std_developerskit" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../std_developerskit.
# "synopsys" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../synopsys.
# "modelsim_lib" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../modelsim_lib.
# "sv_std" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../sv_std.
# "floatfixlib" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../floatfixlib.
# "osvvm" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../osvvm.
# "altera_mf" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/altera_mf.
# "altera" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/altera.
# "altera_lnsim" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/altera_lnsim.
# "lpm" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/220model.
# "220model" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/220model.
# "sgate" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/sgate.
# "twentynm" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/twentynm.
# "twentynm_hssi" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/twentynm_hssi.
# "twentynm_hip" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/twentynm_hip.
# "fourteennm" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/fourteennm.
# "fourteennm_ct1" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/fourteennm_ct1.
# "tennm" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/tennm.
# "tennm_ct1" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/tennm_ct1.
# "cyclone10gx" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/cyclone10gx.
# "cyclone10gx_hssi" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/cyclone10gx_hssi.
# "cyclone10gx_hip" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/vhdl/cyclone10gx_hip.
# "altera_mf_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/altera_mf.
# "altera_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/altera.
# "altera_lnsim_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/altera_lnsim.
# "lpm_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/220model.
# "220model_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/220model.
# "sgate_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/sgate.
# "twentynm_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/twentynm.
# "twentynm_hssi_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/twentynm_hssi.
# "twentynm_hip_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/twentynm_hip.
# "fourteennm_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/fourteennm.
# "fourteennm_ct1_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/fourteennm_ct1.
# "tennm_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/tennm.
# "tennm_ct1_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/tennm_ct1.
# "cyclone10gx_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/cyclone10gx.
# "cyclone10gx_hssi_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/cyclone10gx_hssi.
# "cyclone10gx_hip_ver" maps to directory /home/quangphan2903/intelFPGA_pro/20.2/modelsim_ase/linuxaloem/../altera/verilog/cyclone10gx_hip.
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:16:27 on Dec 21,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 23:16:27 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:16:27 on Dec 21,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller_test.v 
# -- Compiling module controller_test
# 
# Top level modules:
# 	controller_test
# End time: 23:16:27 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:16:40 on Dec 21,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:16:40 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:16:40 on Dec 21,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu_test.v 
# -- Compiling module alu_test
# 
# Top level modules:
# 	alu_test
# End time: 23:16:40 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:16:46 on Dec 21,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver.v 
# -- Compiling module driver
# 
# Top level modules:
# 	driver
# End time: 23:16:46 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:16:46 on Dec 21,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver_test.v 
# -- Compiling module driver_test
# 
# Top level modules:
# 	driver_test
# End time: 23:16:46 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab4-mux/multiplexor.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:16:54 on Dec 21,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab4-mux/multiplexor.v 
# -- Compiling module multiplexor
# 
# Top level modules:
# 	multiplexor
# End time: 23:16:54 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab4-mux/multiplexor_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:16:54 on Dec 21,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab4-mux/multiplexor_test.v 
# -- Compiling module multiplexor_test
# 
# Top level modules:
# 	multiplexor_test
# End time: 23:16:54 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim
# vsim work.register_test 
# Start time: 23:17:07 on Dec 21,2020
# Loading work.register_test
# Loading work.register
run -all
# At time 20 rst=0 load=1 data_in=01010101 data_out=01010101
# At time 30 rst=0 load=1 data_in=10101010 data_out=10101010
# At time 40 rst=0 load=1 data_in=11111111 data_out=11111111
# At time 50 rst=1 load=1 data_in=11111111 data_out=00000000
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register_test.v(47)
#    Time: 50 ps  Iteration: 1  Instance: /register_test
# 1
# Break in Module register_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register_test.v line 47
# End time: 23:22:10 on Dec 21,2020, Elapsed time: 0:05:03
# Errors: 0, Warnings: 0
