INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/clock_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/data_path_i2c_to_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path_i2c_to_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c/i2c.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
