# set the working dir, where all compiled verilog goes
vlib work
vlog drop_keys_new.v
vlog control.v
vlog datapath.v
vlog vga_adapter.v
vsim -L altera_mf_ver drop_keys -t ns

#log all signals
log {/*}
# add all waves
add wave {/*}


force {CLOCK_50} 	0 0ns, 1 {5ns} -r 10ns
force {KEY} 		1110 0ns, 1111 30ns, 0111 40ns, 1111 50ns
force {SW} 		000000000 0ns, 000011111 60ns

run 710 ns


# Stock formats
#force {}  ns, 1 {20ns}
#force {}  ns,  ns
#force {}  ns
#run nscd ../..