// Seed: 1771924570
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wand id_3,
    input tri1 id_4,
    output uwire id_5
    , id_22,
    input tri1 id_6,
    output tri1 id_7,
    input wire id_8,
    input uwire id_9,
    input wor id_10,
    output wire id_11,
    output wand id_12,
    output uwire id_13,
    input wire id_14,
    input supply0 id_15,
    output tri1 id_16,
    output wire id_17
    , id_23,
    input supply1 id_18,
    output tri id_19,
    input supply0 id_20
);
  assign id_23 = 1;
  integer id_24;
  assign id_22 = "" & 1'b0;
  always disable id_25;
  id_26(
      id_12, id_24,
  );
endmodule
module module_1 (
    input  wor  id_0,
    output wand id_1,
    output tri  id_2,
    output tri  id_3,
    input  wand id_4
);
  assign id_3 = id_0 - 1;
  wire id_6;
  module_0(
      id_4,
      id_2,
      id_0,
      id_4,
      id_0,
      id_3,
      id_4,
      id_3,
      id_4,
      id_0,
      id_4,
      id_1,
      id_1,
      id_3,
      id_4,
      id_4,
      id_1,
      id_3,
      id_4,
      id_3,
      id_4
  );
endmodule
