

================================================================
== Vitis HLS Report for 'sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2'
================================================================
* Date:           Fri Nov  8 22:16:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.248 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2510|     2510|  25.100 us|  25.100 us|  2510|  2510|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2  |     2508|     2508|        10|          1|          1|  2500|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 0, i1 %S_AXIS_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 16 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %S_AXIS_V_last_V, i4 %S_AXIS_V_strb_V, i4 %S_AXIS_V_keep_V, i32 %S_AXIS_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln32 = store i6 0, i6 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 19 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln33 = store i6 0, i6 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 20 'store' 'store_ln33' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%icmp_ln32 = icmp_eq  i12 %indvar_flatten_load, i12 2500" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 23 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.80ns)   --->   "%add_ln32_1 = add i12 %indvar_flatten_load, i12 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 24 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc7, void %VITIS_LOOP_43_5.preheader.exitStub" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 25 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 26 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 27 'load' 'i_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln32 = add i6 %i_load, i6 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 28 'add' 'add_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln33 = icmp_eq  i6 %j_load, i6 50" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 29 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i6 0, i6 %j_load" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 30 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i6 %add_ln32, i6 %i_load" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 31 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %select_ln32_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 32 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "%mul_ln32 = mul i13 %zext_ln32, i13 86" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 33 'mul' 'mul_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln32, i32 8, i32 12" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 34 'partselect' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %tmp" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 35 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp, i4 0" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 36 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i9 %tmp_33, i9 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 37 'add' 'add_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [10/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 38 'urem' 'urem_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %select_ln32" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 39 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.65ns)   --->   "%mul_ln33 = mul i13 %zext_ln33, i13 86" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 40 'mul' 'mul_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln33, i32 8, i32 12" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 41 'partselect' 'tmp_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %tmp_46" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 42 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln35_1 = add i9 %add_ln35, i9 %zext_ln35_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 43 'add' 'add_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [10/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 44 'urem' 'urem_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 %S_AXIS_V_last_V" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:34]   --->   Operation 45 'read' 'empty' <Predicate = (!icmp_ln32)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%read_input_data = extractvalue i41 %empty" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:34]   --->   Operation 46 'extractvalue' 'read_input_data' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %read_input_data" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 47 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln33 = add i6 %select_ln32, i6 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 48 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln32 = store i12 %add_ln32_1, i12 %indvar_flatten" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 49 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln32 = store i6 %select_ln32_1, i6 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 50 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln33 = store i6 %add_ln33, i6 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 51 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 52 'br' 'br_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 53 [9/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 53 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [9/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 54 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.33>
ST_3 : Operation 55 [8/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 55 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [8/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 56 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 57 [7/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 57 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [7/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 58 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.33>
ST_5 : Operation 59 [6/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 59 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [6/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 60 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.33>
ST_6 : Operation 61 [5/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 61 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [5/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 62 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.33>
ST_7 : Operation 63 [4/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 63 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [4/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 64 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.33>
ST_8 : Operation 65 [3/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 65 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [3/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 66 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.33>
ST_9 : Operation 67 [2/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 67 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [2/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 68 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2500, i64 2500, i64 2500"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/10] (1.33ns)   --->   "%urem_ln32 = urem i6 %select_ln32_1, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 71 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i2 %urem_ln32" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 72 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 73 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i9 %add_ln35_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 74 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%frame_addr = getelementptr i8 %frame, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 75 'getelementptr' 'frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%frame_1_addr = getelementptr i8 %frame_1, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 76 'getelementptr' 'frame_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%frame_2_addr = getelementptr i8 %frame_2, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 77 'getelementptr' 'frame_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%frame_3_addr = getelementptr i8 %frame_3, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 78 'getelementptr' 'frame_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%frame_4_addr = getelementptr i8 %frame_4, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 79 'getelementptr' 'frame_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%frame_5_addr = getelementptr i8 %frame_5, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 80 'getelementptr' 'frame_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%frame_6_addr = getelementptr i8 %frame_6, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 81 'getelementptr' 'frame_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%frame_7_addr = getelementptr i8 %frame_7, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 82 'getelementptr' 'frame_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%frame_8_addr = getelementptr i8 %frame_8, i64 0, i64 %zext_ln35_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 83 'getelementptr' 'frame_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/10] (1.33ns)   --->   "%urem_ln33 = urem i6 %select_ln32, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 84 'urem' 'urem_ln33' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i2 %urem_ln33" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 85 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67.case.2, i2 0, void %arrayidx67.case.0, i2 1, void %arrayidx67.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 86 'switch' 'switch_ln35' <Predicate = true> <Delay = 0.73>
ST_10 : Operation 87 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln33, void %arrayidx67.case.225, i2 0, void %arrayidx67.case.023, i2 1, void %arrayidx67.case.124" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 87 'switch' 'switch_ln35' <Predicate = (trunc_ln32 == 1)> <Delay = 0.73>
ST_10 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_4_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 88 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & trunc_ln33 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit22" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 89 'br' 'br_ln35' <Predicate = (trunc_ln32 == 1 & trunc_ln33 == 1)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_3_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 90 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & trunc_ln33 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit22" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 91 'br' 'br_ln35' <Predicate = (trunc_ln32 == 1 & trunc_ln33 == 0)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_5_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 92 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & trunc_ln33 != 0 & trunc_ln33 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit22" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 93 'br' 'br_ln35' <Predicate = (trunc_ln32 == 1 & trunc_ln33 != 0 & trunc_ln33 != 1)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 94 'br' 'br_ln35' <Predicate = (trunc_ln32 == 1)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln33, void %arrayidx67.case.220, i2 0, void %arrayidx67.case.018, i2 1, void %arrayidx67.case.119" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 95 'switch' 'switch_ln35' <Predicate = (trunc_ln32 == 0)> <Delay = 0.73>
ST_10 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_1_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 96 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & trunc_ln33 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 97 'br' 'br_ln35' <Predicate = (trunc_ln32 == 0 & trunc_ln33 == 1)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 98 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & trunc_ln33 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 99 'br' 'br_ln35' <Predicate = (trunc_ln32 == 0 & trunc_ln33 == 0)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_2_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 100 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & trunc_ln33 != 0 & trunc_ln33 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 101 'br' 'br_ln35' <Predicate = (trunc_ln32 == 0 & trunc_ln33 != 0 & trunc_ln33 != 1)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 102 'br' 'br_ln35' <Predicate = (trunc_ln32 == 0)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln33, void %arrayidx67.case.230, i2 0, void %arrayidx67.case.028, i2 1, void %arrayidx67.case.129" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 103 'switch' 'switch_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.73>
ST_10 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_7_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 104 'store' 'store_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1 & trunc_ln33 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit27" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 105 'br' 'br_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1 & trunc_ln33 == 1)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_6_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 106 'store' 'store_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1 & trunc_ln33 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit27" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 107 'br' 'br_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1 & trunc_ln33 == 0)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i9 %frame_8_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 108 'store' 'store_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1 & trunc_ln33 != 0 & trunc_ln33 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit27" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 109 'br' 'br_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1 & trunc_ln33 != 0 & trunc_ln33 != 1)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 110 'br' 'br_ln35' <Predicate = (trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.248ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) of constant 0 on local variable 'i', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32 [20]  (0.427 ns)
	'load' operation 6 bit ('i_load', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) on local variable 'i', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32 [30]  (0.000 ns)
	'add' operation 6 bit ('add_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [31]  (0.781 ns)
	'select' operation 6 bit ('select_ln32_1', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [36]  (0.384 ns)
	'mul' operation 13 bit ('mul_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [38]  (1.650 ns)
	'add' operation 9 bit ('add_ln35', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35) [42]  (0.000 ns)
	'add' operation 9 bit ('add_ln35_1', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35) [50]  (1.006 ns)

 <State 2>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [43]  (1.340 ns)

 <State 3>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [43]  (1.340 ns)

 <State 4>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [43]  (1.340 ns)

 <State 5>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [43]  (1.340 ns)

 <State 6>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [43]  (1.340 ns)

 <State 7>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [43]  (1.340 ns)

 <State 8>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [43]  (1.340 ns)

 <State 9>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [43]  (1.340 ns)

 <State 10>: 3.312ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln33', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33) [61]  (1.340 ns)
	'store' operation 0 bit ('store_ln35', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35) of variable 'trunc_ln35', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35 on array 'frame_8' [102]  (1.237 ns)
	blocking operation 0.735125 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
