<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,    23781, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   101985 *, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    57555, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    53388, user inline pragmas are applied</column>
            <column name="">(4) simplification,    48426, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 2102642 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    88746, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    88827, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    94977, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    95000, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    87085, loop and instruction simplification</column>
            <column name="">(2) parallelization,    84354, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    84354, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    84354, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    84078, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    86446, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp_slr0" col1="slr0.cpp:1988" col2="23781" col3="48426" col4="95000" col5="84354" col6="86446">
                    <row id="37" col0="load_vy_for_task1" col1="slr0.cpp:9" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="2" col0="load_vx_for_task1" col1="slr0.cpp:44" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="10" col0="load_vw_for_task3" col1="slr0.cpp:79" col2="17" col3="10" col4="88" col5="88" col6="83"/>
                    <row id="32" col0="load_ve2_for_task0" col1="slr0.cpp:106" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="34" col0="load_vA_for_task0" col1="slr0.cpp:141" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="18" col0="load_ve1_for_task0" col1="slr0.cpp:176" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="23" col0="load_vu2_for_task0" col1="slr0.cpp:211" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="5" col0="load_vu1_for_task0" col1="slr0.cpp:246" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="20" col0="load_vz_for_task2" col1="slr0.cpp:281" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="19" col0="FT0_level0" col1="slr0.cpp:453" col2="14342" col3="32186" col4="62720" col5="52370" col6="53654">
                        <row id="27" col0="read_u1_FT0" col1="slr0.cpp:807" col2="310" col3="91" col4="1484" col5="1483" col6="1518"/>
                        <row id="28" col0="read_u2_FT0" col1="slr0.cpp:872" col2="310" col3="91" col4="1484" col5="1483" col6="1518"/>
                        <row id="24" col0="read_e2_FT0" col1="slr0.cpp:937" col2="310" col3="91" col4="138" col5="137" col6="172"/>
                        <row id="17" col0="read_e1_FT0" col1="slr0.cpp:1002" col2="939" col2_disp="  939 (3 calls)" col3="219" col3_disp="  219 (3 calls)" col4="309" col4_disp="  309 (3 calls)" col5="306" col5_disp="  306 (3 calls)" col6="399" col6_disp="  399 (3 calls)"/>
                        <row id="9" col0="FT0_level1" col1="slr0.cpp:517" col2="12400" col2_disp="12,400 (2 calls)" col3="31660" col3_disp="31,660 (2 calls)" col4="58966" col4_disp="58,966 (2 calls)" col5="48590" col5_disp="48,590 (2 calls)" col6="49672" col6_disp="49,672 (2 calls)">
                            <row id="6" col0="read_A_FT0" col1="slr0.cpp:1073" col2="744" col2_disp="  744 (2 calls)" col3="162" col3_disp="  162 (2 calls)" col4="2832" col4_disp="2,832 (2 calls)" col5="2828" col5_disp="2,828 (2 calls)" col6="2900" col6_disp="2,900 (2 calls)"/>
                            <row id="14" col0="compute_FT0_level1" col1="slr0.cpp:497" col2="9306" col2_disp="9,306 (6 calls)" col3="30948" col3_disp="30,948 (6 calls)" col4="47664" col4_disp="47,664 (6 calls)" col5="36018" col5_disp="36,018 (6 calls)" col6="36828" col6_disp="36,828 (6 calls)">
                                <row id="6" col0="read_A_FT0" col1="slr0.cpp:1073" col2="2232" col2_disp="2,232 (6 calls)" col3="486" col3_disp="  486 (6 calls)" col4="8508" col4_disp="8,508 (6 calls)" col5="8496" col5_disp="8,496 (6 calls)" col6="8712" col6_disp="8,712 (6 calls)"/>
                                <row id="31" col0="task0_intra" col1="slr0.cpp:745" col2="294" col2_disp="  294 (6 calls)" col3="28896" col3_disp="28,896 (6 calls)" col4="25302" col4_disp="25,302 (6 calls)" col5="25206" col5_disp="25,206 (6 calls)" col6="25212" col6_disp="25,212 (6 calls)"/>
                                <row id="7" col0="write_A_FT0" col1="slr0.cpp:1788" col2="6660" col2_disp="6,660 (18 calls)" col3="1458" col3_disp="1,458 (18 calls)" col4="13806" col4_disp="13,806 (18 calls)" col5="2268" col5_disp="2,268 (18 calls)" col6="2844" col6_disp="2,844 (18 calls)"/>
                            </row>
                            <row id="7" col0="write_A_FT0" col1="slr0.cpp:1788" col2="2220" col2_disp="2,220 (6 calls)" col3="486" col3_disp="  486 (6 calls)" col4="4590" col4_disp="4,590 (6 calls)" col5="744" col5_disp="  744 (6 calls)" col6="936" col6_disp="  936 (6 calls)"/>
                        </row>
                    </row>
                    <row id="3" col0="FT1_level0" col1="slr0.cpp:604" col2="6536" col3="2351" col4="3413" col5="3288" col6="3881">
                        <row id="25" col0="read_y_FT1" col1="slr0.cpp:1149" col2="310" col3="91" col4="137" col5="136" col6="171"/>
                        <row id="26" col0="read_z_FT1" col1="slr0.cpp:1214" col2="310" col3="91" col4="138" col5="137" col6="172"/>
                        <row id="22" col0="read_x_FT1" col1="slr0.cpp:1279" col2="313" col3="73" col4="100" col5="99" col6="130"/>
                        <row id="36" col0="read_A_FT1" col1="slr0.cpp:1350" col2="445" col3="86" col4="160" col5="159" col6="197"/>
                        <row id="38" col0="compute_FT1_level0" col1="slr0.cpp:585" col2="4422" col2_disp="4,422 (3 calls)" col3="1815" col3_disp="1,815 (3 calls)" col4="2382" col4_disp="2,382 (3 calls)" col5="2229" col5_disp="2,229 (3 calls)" col6="2625" col6_disp="2,625 (3 calls)">
                            <row id="22" col0="read_x_FT1" col1="slr0.cpp:1279" col2="939" col2_disp="  939 (3 calls)" col3="219" col3_disp="  219 (3 calls)" col4="309" col4_disp="  309 (3 calls)" col5="306" col5_disp="  306 (3 calls)" col6="399" col6_disp="  399 (3 calls)"/>
                            <row id="36" col0="read_A_FT1" col1="slr0.cpp:1350" col2="1335" col2_disp="1,335 (3 calls)" col3="258" col3_disp="  258 (3 calls)" col4="489" col4_disp="  489 (3 calls)" col5="483" col5_disp="  483 (3 calls)" col6="600" col6_disp="  600 (3 calls)"/>
                            <row id="4" col0="task1_intra" col1="slr0.cpp:761" col2="147" col2_disp="  147 (3 calls)" col3="453" col3_disp="  453 (3 calls)" col4="456" col4_disp="  456 (3 calls)" col5="408" col5_disp="  408 (3 calls)" col6="423" col6_disp="  423 (3 calls)"/>
                            <row id="11" col0="task2_intra" col1="slr0.cpp:779" col2="66" col2_disp="   66 (3 calls)" col3="384" col3_disp="  384 (3 calls)" col4="387" col4_disp="  387 (3 calls)" col5="387" col5_disp="  387 (3 calls)" col6="390" col6_disp="  390 (3 calls)"/>
                            <row id="16" col0="write_x_FT1" col1="slr0.cpp:1866" col2="1866" col2_disp="1,866 (6 calls)" col3="438" col3_disp="  438 (6 calls)" col4="714" col4_disp="  714 (6 calls)" col5="618" col5_disp="  618 (6 calls)" col6="780" col6_disp="  780 (6 calls)"/>
                        </row>
                        <row id="16" col0="write_x_FT1" col1="slr0.cpp:1866" col2="622" col2_disp="  622 (2 calls)" col3="146" col3_disp="  146 (2 calls)" col4="232" col4_disp="  232 (2 calls)" col5="200" col5_disp="  200 (2 calls)" col6="254" col6_disp="  254 (2 calls)"/>
                    </row>
                    <row id="35" col0="FT2_level0" col1="slr0.cpp:696" col2="2446" col3="13615" col4="26997" col5="26826" col6="27069">
                        <row id="13" col0="read_A_FT2" col1="slr0.cpp:1485" col2="453" col3="104" col4="9296" col5="9256" col6="9297"/>
                        <row id="8" col0="read_x_FT2" col1="slr0.cpp:1620" col2="385" col3="92" col4="311" col5="310" col6="345"/>
                        <row id="15" col0="read_w_FT2" col1="slr0.cpp:1741" col2="169" col3="54" col4="138" col5="137" col6="156"/>
                        <row id="30" col0="compute_FT2_level0" col1="slr0.cpp:683" col2="1191" col2_disp="1,191 (3 calls)" col3="13275" col3_disp="13,275 (3 calls)" col4="13746" col4_disp="13,746 (3 calls)" col5="13497" col5_disp="13,497 (3 calls)" col6="13626" col6_disp="13,626 (3 calls)">
                            <row id="15" col0="read_w_FT2" col1="slr0.cpp:1741" col2="507" col2_disp="  507 (3 calls)" col3="162" col3_disp="  162 (3 calls)" col4="423" col4_disp="  423 (3 calls)" col5="417" col5_disp="  417 (3 calls)" col6="477" col6_disp="  477 (3 calls)"/>
                            <row id="33" col0="task3_intra" col1="slr0.cpp:789" col2="147" col2_disp="  147 (3 calls)" col3="12915" col3_disp="12,915 (3 calls)" col4="12978" col4_disp="12,978 (3 calls)" col5="12858" col5_disp="12,858 (3 calls)" col6="12873" col6_disp="12,873 (3 calls)"/>
                            <row id="29" col0="write_w_FT2" col1="slr0.cpp:1939" col2="501" col2_disp="  501 (3 calls)" col3="162" col3_disp="  162 (3 calls)" col4="327" col4_disp="  327 (3 calls)" col5="204" col5_disp="  204 (3 calls)" col6="252" col6_disp="  252 (3 calls)"/>
                        </row>
                        <row id="29" col0="write_w_FT2" col1="slr0.cpp:1939" col2="167" col3="54" col4="106" col5="66" col6="81"/>
                    </row>
                    <row id="21" col0="store_vx_for_task1" col1="slr0.cpp:316" col2="26" col3="10" col4="160" col5="160" col6="156"/>
                    <row id="1" col0="store_vA_for_task0" col1="slr0.cpp:367" col2="26" col3="10" col4="160" col5="160" col6="156"/>
                    <row id="12" col0="store_vw_for_task3" col1="slr0.cpp:418" col2="26" col3="10" col4="88" col5="88" col6="84"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

