Analysis & Synthesis report for HW13_TOP
Fri Dec 20 15:42:46 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |HW13_TOP|AUD_main:u1|AUD_inout:u3|state
 11. State Machine - |HW13_TOP|AUD_main:u1|AUD_init:u2|state
 12. State Machine - |HW13_TOP|AUD_main:u1|AUD_init:u2|AUD_i2c:u1|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated
 19. Parameter Settings for User Entity Instance: AUD_main:u1|mem:u5|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "AUD_main:u1|AUD_inout:u3"
 22. Port Connectivity Checks: "AUD_main:u1|AUD_init:u2|AUD_i2c:u1"
 23. Port Connectivity Checks: "AUD_main:u1"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 20 15:42:46 2019           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; HW13_TOP                                        ;
; Top-level Entity Name              ; HW13_TOP                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 731                                             ;
;     Total combinational functions  ; 716                                             ;
;     Dedicated logic registers      ; 200                                             ;
; Total registers                    ; 200                                             ;
; Total pins                         ; 58                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 3,072,000                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; HW13_TOP           ; HW13_TOP           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; HW13_TOP.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v                   ;         ;
; aud_init.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v                   ;         ;
; clk_256fs.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Chanho/Documents/Quartus/HW13_TOP/clk_256fs.v                  ;         ;
; mem.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Chanho/Documents/Quartus/HW13_TOP/mem.v                        ;         ;
; AUD_inout.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v                  ;         ;
; aud_main.v                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v                   ;         ;
; aud_i2c.v                        ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_vmi1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/altsyncram_vmi1.tdf       ;         ;
; music.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Chanho/Documents/Quartus/HW13_TOP/music.mif                    ;         ;
; db/decode_bua.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/decode_bua.tdf            ;         ;
; db/decode_4aa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/decode_4aa.tdf            ;         ;
; db/mux_aqb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/mux_aqb.tdf               ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 731            ;
;                                             ;                ;
; Total combinational functions               ; 716            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 479            ;
;     -- 3 input functions                    ; 103            ;
;     -- <=2 input functions                  ; 134            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 643            ;
;     -- arithmetic mode                      ; 73             ;
;                                             ;                ;
; Total registers                             ; 200            ;
;     -- Dedicated logic registers            ; 200            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 58             ;
; Total memory bits                           ; 3072000        ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 507            ;
; Total fan-out                               ; 9786           ;
; Average fan-out                             ; 6.90           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; |HW13_TOP                                    ; 716 (2)           ; 200 (0)      ; 3072000     ; 0            ; 0       ; 0         ; 58   ; 0            ; |HW13_TOP                                                                                                          ; work         ;
;    |AUD_main:u1|                             ; 714 (112)         ; 200 (37)     ; 3072000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |HW13_TOP|AUD_main:u1                                                                                              ; work         ;
;       |AUD_init:u2|                          ; 143 (49)          ; 80 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HW13_TOP|AUD_main:u1|AUD_init:u2                                                                                  ; work         ;
;          |AUD_i2c:u1|                        ; 94 (94)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HW13_TOP|AUD_main:u1|AUD_init:u2|AUD_i2c:u1                                                                       ; work         ;
;       |AUD_inout:u3|                         ; 138 (138)         ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HW13_TOP|AUD_main:u1|AUD_inout:u3                                                                                 ; work         ;
;       |clk_256fs:u1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HW13_TOP|AUD_main:u1|clk_256fs:u1                                                                                 ; work         ;
;       |mem:u5|                               ; 319 (0)           ; 5 (0)        ; 3072000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |HW13_TOP|AUD_main:u1|mem:u5                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 319 (0)           ; 5 (0)        ; 3072000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component                                                       ; work         ;
;             |altsyncram_vmi1:auto_generated| ; 319 (0)           ; 5 (5)        ; 3072000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated                        ; work         ;
;                |decode_4aa:rden_decode|      ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|decode_4aa:rden_decode ; work         ;
;                |decode_bua:decode3|          ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|decode_bua:decode3     ; work         ;
;                |mux_aqb:mux2|                ; 265 (265)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|mux_aqb:mux2           ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------+
; Name                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF          ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------+
; AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 192000       ; 16           ; --           ; --           ; 3072000 ; ../music.mif ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                           ;
+--------+--------------+---------+--------------+--------------+------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------+--------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |HW13_TOP|AUD_main:u1|mem:u5 ; C:/Users/Chanho/Documents/Quartus/HW13_TOP/mem.v ;
+--------+--------------+---------+--------------+--------------+------------------------------+--------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |HW13_TOP|AUD_main:u1|AUD_inout:u3|state ;
+----------+----------+----------+----------+--------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0     ;
+----------+----------+----------+----------+--------------+
; state.S0 ; 0        ; 0        ; 0        ; 0            ;
; state.S1 ; 0        ; 0        ; 1        ; 1            ;
; state.S2 ; 0        ; 1        ; 0        ; 1            ;
; state.S3 ; 1        ; 0        ; 0        ; 1            ;
+----------+----------+----------+----------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |HW13_TOP|AUD_main:u1|AUD_init:u2|state                    ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+----------+----------+----------+----------+----------+----------+----------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S1 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.S2 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.S3 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.S4 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.S5 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |HW13_TOP|AUD_main:u1|AUD_init:u2|AUD_i2c:u1|state                               ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.S7 ; state.S6 ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.S2 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.S3 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.S4 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.S5 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S6 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S7 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+------------------------------------------------+-------------------------------------------------+
; Register name                                  ; Reason for Removal                              ;
+------------------------------------------------+-------------------------------------------------+
; AUD_main:u1|AUD_inout:u3|addr_e[0..6]          ; Stuck at GND due to stuck port data_in          ;
; AUD_main:u1|AUD_init:u2|AUD_i2c:u1|DATA[0]     ; Stuck at GND due to stuck port data_in          ;
; AUD_main:u1|AUD_init:u2|AUD_i2c:u1|DATA[18]~en ; Lost fanout                                     ;
; AUD_main:u1|AUD_init:u2|AUD_i2c:u1|DATA[9]~en  ; Lost fanout                                     ;
; AUD_main:u1|AUD_init:u2|AUD_i2c:u1|DATA[0]~en  ; Lost fanout                                     ;
; AUD_main:u1|AUD_init:u2|addr2[4..6]            ; Stuck at GND due to stuck port data_in          ;
; AUD_main:u1|AUD_init:u2|data[8]                ; Stuck at GND due to stuck port data_in          ;
; AUD_main:u1|AUD_inout:u3|addr_e[9,14,17]       ; Merged with AUD_main:u1|AUD_inout:u3|addr_e[11] ;
; AUD_main:u1|AUD_inout:u3|addr_e[7,8,16]        ; Merged with AUD_main:u1|AUD_inout:u3|addr_e[12] ;
; AUD_main:u1|AUD_inout:u3|addr_e[13,15]         ; Merged with AUD_main:u1|AUD_inout:u3|addr_e[10] ;
; AUD_main:u1|AUD_inout:u3|load                  ; Merged with AUD_main:u1|AUD_inout:u3|addr_e[10] ;
; AUD_main:u1|AUD_inout:u3|state~8               ; Lost fanout                                     ;
; AUD_main:u1|AUD_inout:u3|state~9               ; Lost fanout                                     ;
; AUD_main:u1|AUD_inout:u3|state~10              ; Lost fanout                                     ;
; AUD_main:u1|AUD_init:u2|state~9                ; Lost fanout                                     ;
; AUD_main:u1|AUD_init:u2|state~10               ; Lost fanout                                     ;
; AUD_main:u1|AUD_init:u2|state~11               ; Lost fanout                                     ;
; AUD_main:u1|AUD_init:u2|AUD_i2c:u1|state~12    ; Lost fanout                                     ;
; AUD_main:u1|AUD_init:u2|AUD_i2c:u1|state~13    ; Lost fanout                                     ;
; AUD_main:u1|AUD_init:u2|AUD_i2c:u1|state~14    ; Lost fanout                                     ;
; Total Number of Removed Registers = 33         ;                                                 ;
+------------------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+--------------------------------------------+---------------------------+-----------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register        ;
+--------------------------------------------+---------------------------+-----------------------------------------------+
; AUD_main:u1|AUD_init:u2|AUD_i2c:u1|DATA[0] ; Stuck at GND              ; AUD_main:u1|AUD_init:u2|AUD_i2c:u1|DATA[0]~en ;
;                                            ; due to stuck port data_in ;                                               ;
+--------------------------------------------+---------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 200   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 43    ;
; Number of registers using Asynchronous Clear ; 108   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 124   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; AUD_main:u1|AUD_init:u2|AUD_i2c:u1|I2C_SCLK ; 3       ;
; AUD_main:u1|ctrl                            ; 9       ;
; AUD_main:u1|AUD_inout:u3|AUD_DACLRCK~reg0   ; 2       ;
; AUD_main:u1|AUD_init:u2|AUD_i2c:u1|SDIN     ; 2       ;
; AUD_main:u1|volume[6]                       ; 12      ;
; AUD_main:u1|volume[5]                       ; 12      ;
; AUD_main:u1|volume[4]                       ; 5       ;
; AUD_main:u1|volume[3]                       ; 5       ;
; AUD_main:u1|volume[0]                       ; 2       ;
; Total number of inverted registers = 9      ;         ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_inout:u3|addr[6]                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_inout:u3|addr[8]                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_init:u2|AUD_i2c:u1|DATA[15]      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_init:u2|AUD_i2c:u1|DATA[2]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_init:u2|index[3]                 ;
; 16:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_init:u2|data[7]                  ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_init:u2|data[2]                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |HW13_TOP|AUD_main:u1|volume[2]                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_inout:u3|d_count[3]              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_init:u2|AUD_i2c:u1|d_count[0]    ;
; 6:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |HW13_TOP|AUD_main:u1|delay[21]                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_inout:u3|DATL[6]                 ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_inout:u3|DATR[12]                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_init:u2|count[1]                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_init:u2|AUD_i2c:u1|clk_count[10] ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_init:u2|AUD_i2c:u1|clk_count[8]  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |HW13_TOP|AUD_main:u1|AUD_init:u2|AUD_i2c:u1|clk_count[6]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |HW13_TOP|AUD_main:u1|volume[4]                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |HW13_TOP|AUD_main:u1|AUD_inout:u3|state                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |HW13_TOP|AUD_main:u1|AUD_inout:u3|state                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |HW13_TOP|AUD_main:u1|AUD_init:u2|Selector4                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |HW13_TOP|AUD_main:u1|AUD_init:u2|Selector5                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |HW13_TOP|AUD_main:u1|AUD_init:u2|Selector3                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |HW13_TOP|AUD_main:u1|AUD_init:u2|AUD_i2c:u1|Selector52    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUD_main:u1|mem:u5|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------+
; Parameter Name                     ; Value                  ; Type                              ;
+------------------------------------+------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                           ;
; WIDTH_A                            ; 16                     ; Signed Integer                    ;
; WIDTHAD_A                          ; 18                     ; Signed Integer                    ;
; NUMWORDS_A                         ; 192000                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WIDTH_B                            ; 1                      ; Untyped                           ;
; WIDTHAD_B                          ; 1                      ; Untyped                           ;
; NUMWORDS_B                         ; 1                      ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                           ;
; BYTE_SIZE                          ; 8                      ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                           ;
; INIT_FILE                          ; ../music.mif           ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_vmi1        ; Untyped                           ;
+------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; AUD_main:u1|mem:u5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 192000                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "AUD_main:u1|AUD_inout:u3" ;
+-----------------+-------+----------+-----------------+
; Port            ; Type  ; Severity ; Details         ;
+-----------------+-------+----------+-----------------+
; AUD_ADDR1[6..0] ; Input ; Info     ; Stuck at GND    ;
; AUD_ADDR1[17]   ; Input ; Info     ; Stuck at GND    ;
; AUD_ADDR1[14]   ; Input ; Info     ; Stuck at GND    ;
; AUD_ADDR1[11]   ; Input ; Info     ; Stuck at GND    ;
; AUD_ADDR1[9]    ; Input ; Info     ; Stuck at GND    ;
; AUD_ADDR2[6..0] ; Input ; Info     ; Stuck at GND    ;
; AUD_ADDR2[15]   ; Input ; Info     ; Stuck at VCC    ;
; AUD_ADDR2[13]   ; Input ; Info     ; Stuck at VCC    ;
; AUD_ADDR2[10]   ; Input ; Info     ; Stuck at VCC    ;
+-----------------+-------+----------+-----------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "AUD_main:u1|AUD_init:u2|AUD_i2c:u1" ;
+-----------------+-------+----------+---------------------------+
; Port            ; Type  ; Severity ; Details                   ;
+-----------------+-------+----------+---------------------------+
; I2C_ADDR1[5..4] ; Input ; Info     ; Stuck at VCC              ;
; I2C_ADDR1[7..6] ; Input ; Info     ; Stuck at GND              ;
; I2C_ADDR1[1..0] ; Input ; Info     ; Stuck at GND              ;
; I2C_ADDR1[3]    ; Input ; Info     ; Stuck at GND              ;
; I2C_ADDR1[2]    ; Input ; Info     ; Stuck at VCC              ;
+-----------------+-------+----------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUD_main:u1"                                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; AUDINF_MODE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 20 15:42:38 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HW13_TOP -c HW13_TOP
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file hw13_top.v
    Info (12023): Found entity 1: HW13_TOP
Info (12021): Found 1 design units, including 1 entities, in source file aud_init.v
    Info (12023): Found entity 1: AUD_init
Info (12021): Found 1 design units, including 1 entities, in source file aud_out.v
    Info (12023): Found entity 1: AUD_out
Info (12021): Found 1 design units, including 1 entities, in source file clk_256fs.v
    Info (12023): Found entity 1: clk_256fs
Warning (12019): Can't analyze file -- file i2c.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file mem.v
    Info (12023): Found entity 1: mem
Warning (12019): Can't analyze file -- file AUD_mian.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file aud_mem.v
    Info (12023): Found entity 1: AUD_mem
Info (12021): Found 1 design units, including 1 entities, in source file aud_in.v
    Info (12023): Found entity 1: AUD_in
Info (12021): Found 1 design units, including 1 entities, in source file aud_inout.v
    Info (12023): Found entity 1: AUD_inout
Info (12127): Elaborating entity "HW13_TOP" for the top level hierarchy
Warning (10858): Verilog HDL warning at HW13_TOP.v(38): object CPU_inst used but never assigned
Warning (10030): Net "CPU_inst.0010000000000000" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "CPU_inst.0010000000000001" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "CPU_inst.0010000000000010" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "CPU_inst.0010000000000011" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "CPU_inst.0010000000000100" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "CPU_inst.0010000000000101" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "CPU_inst.0010000000000110" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "CPU_inst.0010000000000111" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LEDR" at HW13_TOP.v(22) has no driver
Warning (10034): Output port "LEDG[8]" at HW13_TOP.v(23) has no driver
Warning (10034): Output port "LEDG[5..2]" at HW13_TOP.v(23) has no driver
Warning (12125): Using design file aud_main.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: AUD_main
Info (12128): Elaborating entity "AUD_main" for hierarchy "AUD_main:u1"
Warning (10230): Verilog HDL assignment warning at aud_main.v(105): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at aud_main.v(108): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at aud_main.v(111): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at aud_main.v(112): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at aud_main.v(113): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at aud_main.v(117): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at aud_main.v(118): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at aud_main.v(121): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at aud_main.v(123): truncated value with size 32 to match size of target (26)
Info (12128): Elaborating entity "clk_256fs" for hierarchy "AUD_main:u1|clk_256fs:u1"
Info (12128): Elaborating entity "AUD_init" for hierarchy "AUD_main:u1|AUD_init:u2"
Warning (10230): Verilog HDL assignment warning at aud_init.v(41): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at aud_init.v(43): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at aud_init.v(45): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at aud_init.v(48): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at aud_init.v(50): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at aud_init.v(52): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at aud_init.v(53): truncated value with size 32 to match size of target (4)
Warning (10240): Verilog HDL Always Construct warning at aud_init.v(35): inferring latch(es) for variable "addr1", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at aud_init.v(63): truncated value with size 10 to match size of target (9)
Info (10041): Inferred latch for "addr1[0]" at aud_init.v(35)
Info (10041): Inferred latch for "addr1[1]" at aud_init.v(35)
Info (10041): Inferred latch for "addr1[2]" at aud_init.v(35)
Info (10041): Inferred latch for "addr1[3]" at aud_init.v(35)
Info (10041): Inferred latch for "addr1[4]" at aud_init.v(35)
Info (10041): Inferred latch for "addr1[5]" at aud_init.v(35)
Info (10041): Inferred latch for "addr1[6]" at aud_init.v(35)
Info (10041): Inferred latch for "addr1[7]" at aud_init.v(35)
Warning (12125): Using design file aud_i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: AUD_i2c
Info (12128): Elaborating entity "AUD_i2c" for hierarchy "AUD_main:u1|AUD_init:u2|AUD_i2c:u1"
Warning (10230): Verilog HDL assignment warning at aud_i2c.v(43): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at aud_i2c.v(48): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at aud_i2c.v(49): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at aud_i2c.v(53): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at aud_i2c.v(59): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at aud_i2c.v(60): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at aud_i2c.v(64): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at aud_i2c.v(65): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at aud_i2c.v(69): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at aud_i2c.v(70): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at aud_i2c.v(73): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at aud_i2c.v(74): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at aud_i2c.v(77): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "AUD_inout" for hierarchy "AUD_main:u1|AUD_inout:u3"
Warning (10230): Verilog HDL assignment warning at AUD_inout.v(43): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AUD_inout.v(63): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at AUD_inout.v(72): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at AUD_inout.v(74): truncated value with size 32 to match size of target (18)
Info (12128): Elaborating entity "mem" for hierarchy "AUD_main:u1|mem:u5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "AUD_main:u1|mem:u5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "AUD_main:u1|mem:u5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "AUD_main:u1|mem:u5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../music.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "192000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vmi1.tdf
    Info (12023): Found entity 1: altsyncram_vmi1
Info (12128): Elaborating entity "altsyncram_vmi1" for hierarchy "AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bua.tdf
    Info (12023): Found entity 1: decode_bua
Info (12128): Elaborating entity "decode_bua" for hierarchy "AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|decode_bua:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4aa.tdf
    Info (12023): Found entity 1: decode_4aa
Info (12128): Elaborating entity "decode_4aa" for hierarchy "AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|decode_4aa:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aqb.tdf
    Info (12023): Found entity 1: mux_aqb
Info (12128): Elaborating entity "mux_aqb" for hierarchy "AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|mux_aqb:mux2"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_inout:u3|MEM_DATA[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_init:u2|AUD_i2c:u1|DATA[18]~1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_init:u2|AUD_i2c:u1|DATA[9]~2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "AUD_main:u1|AUD_init:u2|AUD_i2c:u1|DATA[0]~0" feeding internal logic into a wire
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_ADCLRCK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_ADCLRCK" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Chanho/Documents/Quartus/HW13_TOP/output_files/HW13_TOP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 1188 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 746 logic cells
    Info (21064): Implemented 384 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 418 megabytes
    Info: Processing ended: Fri Dec 20 15:42:46 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Chanho/Documents/Quartus/HW13_TOP/output_files/HW13_TOP.map.smsg.


