
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: Vsd22113
#     Report Created on:  Tue Dec 20 23:48:32 2022
#     Working Directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_2/build
#     SpyGlass Version : SpyGlass_vQ-2020.03
#     Policy Name      : SpyGlass(SpyGlass_vQ-2020.03)
#                        clock-reset(SpyGlass_vQ-2020.03)
#                        latch(SpyGlass_vQ-2020.03)
#                        morelint(SpyGlass_vQ-2020.03)
#                        openmore(SpyGlass_vQ-2020.03)
#                        power_est(SpyGlass_vQ-2020.03)
#                        starc(SpyGlass_vQ-2020.03)
#                        timing(SpyGlass_vQ-2020.03)
#                        txv(SpyGlass_vL-2016.06-SP2)
#
#     Total Number of Generated Messages :         39
#     Number of Waived Messages          :          1
#     Number of Reported Messages        :         38
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Blackbox Resolution ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule               Alias              Severity    File                            Line    Wt    Message
======================================================================================
[6C1]    InfoAnalyzeBBox    InfoAnalyzeBBox    Info        ../src/SRAM_wrapper.sv          195     10    UnsynthesizedDU: Design Unit 'SRAM' (elaborated name 'SRAM') not synthesizable; Stop applied on design unit using -stop option
[6C2]    InfoAnalyzeBBox    InfoAnalyzeBBox    Info        ../src/data_array_wrapper.sv    11      10    UnsynthesizedDU: Design Unit 'data_array' (elaborated name 'data_array') not synthesizable; Stop applied on design unit using -stop option
[6C3]    InfoAnalyzeBBox    InfoAnalyzeBBox    Info        ../src/tag_array_wrapper.sv     11      10    UnsynthesizedDU: Design Unit 'tag_array' (elaborated name 'tag_array') not synthesizable; Stop applied on design unit using -stop option
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Command-line read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                       Alias           Severity    File    Line    Wt    Message
======================================================================================
[0]      checkCMD_unused_param01    UnusedOption    Warning     N.A.    0       10    Parameter '-fa_atime' has been ignored as none of the dependent rules are enabled
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                     Alias                    Severity    File                                                                           Line    Wt    Message
======================================================================================
[4]      DetectTopDesignUnits     DetectTopDesignUnits     Info        ../src/top.sv                                                                  11      2     Module top is a top level design unit
[1]      ReportDeprecatedRules    ReportDeprecatedRules    Warning     N.A                                                                            0       10    The rule 'Reset_check05' will be deprecated. 'The rule Reset_check05 will be deprecated in the future release starting April 2018.'
[3]      ElabSummary              ElabSummary              Info        ./spyglass-1/cdc/cdc_setup_check/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/cdc/cdc_setup_check/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[1A]     Info_Case_Analysis       showSimVal               Info        ../src/top.sv                                                                  11      10    Information for set_case_analysis value propagation for design 'top' is displayed
[2]      ReportStopSummary        ReportStopSummary        Info        ./spyglass-1/cdc/cdc_setup_check/spyglass_reports/SpyGlass/stop_summary.rpt    0       10    Design option(s) stop/stopfile/stopdir specified. Please see ./spyglass-1/cdc/cdc_setup_check/spyglass_reports/SpyGlass/stop_summary.rpt to know the design units which have been stopped
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=SGDC Checks ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias    Severity    File                       Line    Wt    Message
======================================================================================
[7]      SGDC_abstract_port03             Info        ../script/Spyglass.sgdc    8       10    Constraint 'abstract_port': 'clk' specified with '-clock' field not found on/within module 'data_array'.Considering it as virtual clock
[6]      SGDC_abstract_port03             Info        ../script/Spyglass.sgdc    9       10    Constraint 'abstract_port': 'clk' specified with '-clock' field not found on/within module 'tag_array'.Considering it as virtual clock
[5]      SGDC_abstract_port03             Info        ../script/Spyglass.sgdc    10      10    Constraint 'abstract_port': 'clk' specified with '-clock' field not found on/within module 'SRAM'.Considering it as virtual clock
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=cdc/cdc_setup_check ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                Alias    Severity    File                                                                                     Line    Wt    Message
======================================================================================
[1B]     Clock_info01                 Info        ../src/top.sv                                                                            12      2     Candidate clock: top.clk of type: Primary Clock
[1C]     Clock_info01                 Info        ../src/top.sv                                                                            13      2     Candidate clock: top.clk2 of type: Primary Clock
[23]     Clock_info03b                Info        ../src/Csr.sv                                                                            89      2     Data pin of flop top.CPU_wrapper.CPU.EXE.Csr.mip[6:0], clocked by top.clk , is tied to constant value 0
[24]     Clock_info03b                Info        ../src/Csr.sv                                                                            89      2     Data pin of flop top.CPU_wrapper.CPU.EXE.Csr.mip[10:8], clocked by top.clk , is tied to constant value 0
[25]     Clock_info03b                Info        ../src/Csr.sv                                                                            89      2     Data pin of flop top.CPU_wrapper.CPU.EXE.Csr.mip[31:12], clocked by top.clk , is tied to constant value 0
[21]     Clock_info03b                Info        ../src/DRAM_wrapper.sv                                                                   115     2     Data pin of flop top.DRAM_wrapper.reg_ID[3:0], clocked by top.clk , is tied to constant value 0
[22]     Clock_info03b                Info        ../src/DRAM_wrapper.sv                                                                   115     2     Data pin of flop top.DRAM_wrapper.reg_ID[7:6], clocked by top.clk , is tied to constant value 0
[1F]     Clock_info03b                Info        ../src/DRAM_wrapper.sv                                                                   117     2     Data pin of flop top.DRAM_wrapper.reg_LEN[3:2], clocked by top.clk , is tied to constant value 0
[1D]     Clock_info03b                Info        ../src/DRAM_wrapper.sv                                                                   118     2     Data pin of flop top.DRAM_wrapper.reg_SIZE[0], clocked by top.clk , is tied to constant value 0
[1E]     Clock_info03b                Info        ../src/DRAM_wrapper.sv                                                                   118     2     Data pin of flop top.DRAM_wrapper.reg_SIZE[2], clocked by top.clk , is tied to constant value 0
[20]     Clock_info03b                Info        ../src/DRAM_wrapper.sv                                                                   119     2     Data pin of flop top.DRAM_wrapper.reg_BURST[1], clocked by top.clk , is tied to constant value 0
[6C0]    Clock_info15                 Info        N.A.                                                                                     0       2     Port-Clock information generated for PortClockMatrix report
[9]      Propagate_Clocks             Info        ../src/top.sv                                                                            12      2     For top, clock(s) 'top.clk' of domain 'clk' propagated
[A]      Propagate_Clocks             Info        ../src/top.sv                                                                            13      2     For top, clock(s) 'top.clk2' of domain 'clk2' propagated
[29]     Reset_check12                Info        N.A.                                                                                     0       10    For design unit 'top', no SGDC command found for Asynchronous Reset with active value
[26]     Reset_info01                 Info        ../src/top.sv                                                                            15      2     Candidate synchronous clear: top.rst2 of type Primary synchronous clear
[27]     Reset_info01                 Info        ../src/top.sv                                                                            14      2     Candidate synchronous clear: top.rst of type Primary synchronous clear
[28]     Reset_info01                 Info        ../src/top.sv                                                                            14      2     Candidate synchronous set: top.rst of type Primary synchronous set
[614]    Setup_blackbox01             Info        ../src/SRAM_wrapper.sv                                                                   195     2     Port coverage for black-box 'SRAM' (instance: top.DM1.i_SRAM): '0' (0.00 %) pin(s) not fully constrained
[6BF]    Setup_blackbox01             Info        ../src/SRAM_wrapper.sv                                                                   195     2     Port coverage for black-box 'SRAM' (instance: top.IM1.i_SRAM): '0' (0.00 %) pin(s) not fully constrained
[25C]    Setup_blackbox01             Info        ../src/data_array_wrapper.sv                                                             11      2     Port coverage for black-box 'data_array' (instance: top.CPU_wrapper.L1CI.DA.i_data_array): '0' (0.00 %) pin(s) not fully constrained
[4FC]    Setup_blackbox01             Info        ../src/data_array_wrapper.sv                                                             11      2     Port coverage for black-box 'data_array' (instance: top.CPU_wrapper.L1CD.DA.i_data_array): '0' (0.00 %) pin(s) not fully constrained
[2C9]    Setup_blackbox01             Info        ../src/tag_array_wrapper.sv                                                              11      2     Port coverage for black-box 'tag_array' (instance: top.CPU_wrapper.L1CI.TA.i_tag_array): '0' (0.00 %) pin(s) not fully constrained
[569]    Setup_blackbox01             Info        ../src/tag_array_wrapper.sv                                                              11      2     Port coverage for black-box 'tag_array' (instance: top.CPU_wrapper.L1CD.TA.i_tag_array): '0' (0.00 %) pin(s) not fully constrained
[19]     Setup_port01                 Info        ../src/top.sv                                                                            11      2     Port coverage for top design unit 'top' is: '0' (0.00 %) port(s) not fully constrained
[17]     Setup_port01                 Info        ./spyglass-1/cdc/cdc_setup_check/spyglass_reports/clock-reset/top_input_abstract.sgdc    0       2     Abstracted sgdc file for input ports of block 'top' is generated
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
