# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../serialSendTest.srcs/sources_1/imports/Downloads/gcode_sender.v" \
"../../../../serialSendTest.srcs/sources_1/imports/Downloads/sending_tx.v" \
"../../../../serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v" \
"../../../../serialSendTest.srcs/sim_1/imports/Downloads/send_tx_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
