{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655658878603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655658878604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 19 14:14:38 2022 " "Processing started: Sun Jun 19 14:14:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655658878604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655658878604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R2 -c R2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off R2 -c R2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655658878604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655658878806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655658878806 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PrioEncoder.vhd " "Can't analyze file -- file PrioEncoder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1655658886339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-behv " "Found design unit 1: Decoder-behv" {  } { { "Decoder.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/Decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886780 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655658886780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder-behv " "Found design unit 1: Encoder-behv" {  } { { "Encoder.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/Encoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886781 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "Encoder.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/Encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655658886781 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bit_xor.vhd " "Can't analyze file -- file bit_xor.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1655658886781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reduced_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reduced_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reduced_xor-behv " "Found design unit 1: reduced_xor-behv" {  } { { "reduced_xor.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/reduced_xor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886782 ""} { "Info" "ISGN_ENTITY_NAME" "1 reduced_xor " "Found entity 1: reduced_xor" {  } { { "reduced_xor.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/reduced_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655658886782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerN-behv " "Found design unit 1: registerN-behv" {  } { { "registerN.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/registerN.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886782 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerN " "Found entity 1: registerN" {  } { { "registerN.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/registerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655658886782 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ModuleCounter.vhd " "Can't analyze file -- file ModuleCounter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1655658886783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GateControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GateControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GateControl-behv " "Found design unit 1: GateControl-behv" {  } { { "GateControl.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/GateControl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886783 ""} { "Info" "ISGN_ENTITY_NAME" "1 GateControl " "Found entity 1: GateControl" {  } { { "GateControl.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/GateControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655658886783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegBits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegBits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegBits-behv " "Found design unit 1: RegBits-behv" {  } { { "RegBits.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/RegBits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886783 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegBits " "Found entity 1: RegBits" {  } { { "RegBits.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/RegBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655658886783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegBitsDecor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegBitsDecor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegBitsDecor-behv " "Found design unit 1: RegBitsDecor-behv" {  } { { "RegBitsDecor.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/RegBitsDecor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886784 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegBitsDecor " "Found entity 1: RegBitsDecor" {  } { { "RegBitsDecor.vhd" "" { Text "/home/driox/Documents/VSCODE/digital-systems/R2/RegBitsDecor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655658886784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655658886784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegBitsDecor " "Elaborating entity \"RegBitsDecor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655658886825 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655658887322 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655658887557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655658887557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655658887576 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655658887576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655658887576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655658887576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655658887582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 19 14:14:47 2022 " "Processing ended: Sun Jun 19 14:14:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655658887582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655658887582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655658887582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655658887582 ""}
