,,
addr_2v_reg,locid,
addr_3v_reg,locid,
ok_to_wr,std_logic_vector(GATE_NUM -1 downto 0),
isand,std_logic,
isxor,std_logic,
addr_1v_xor_reg,locid,
addr_2v_xor_reg,locid,
addr_3v_xor_reg,locid,
gc_xor_en_reg,STD_LOGIC_VECTOR(GATE_NUM -1 downto 0),
gc_xor_en_reg1,STD_LOGIC_VECTOR(GATE_NUM -1 downto 0),
and_gt_id_reg,arr_and_gt_id,ARRAY (2*GATE_NUM -1 DOWNTO 0) OF std_logic_vector(31 downto 0)
gc_rst_done,std_logic,
comp_done_reg,std_logic,
addr_new,std_logic,
reg_cnt,arr_num_1x0,ARRAY (GATE_NUM - 1 DOWNTO 0) OF STD_LOGIC_VECTOR(1 downto 0)
gc_done,std_logic_vector(GATE_NUM - 1 downto 0),
gc_done_and,std_logic,
gc_res,twodim,ARRAY (GATE_NUM - 1 DOWNTO 0) OF std_logic_vector(79 downto 0)
read_in,std_logic_vector(GATE_NUM - 1 downto 0),
data1_rd,twodim,
data2_rd,twodim,
r_input,std_logic_vector(79 downto 0),
and_id_input,andid,ARRAY (GATE_NUM - 1 DOWNTO 0) OF std_logic_vector(63 downto 0)
cyp_and0_2,twodim,
cyp_and0_3,twodim,
cyp_and0_4,twodim,
ready_comp,std_logic_vector(GATE_NUM - 1 downto 0),
gc_clrn,std_logic_vector(GATE_NUM - 1 downto 0),
new_sig_vld,std_logic_vector(GATE_NUM - 1 downto 0),
new_sig_vld_xor, std_logic_vector(GATE_NUM -1 downto 0),
gc_and_en_reg,std_logic_vector(GATE_NUM -1 downto 0),
gc_and_en_reg1,std_logic_vector(GATE_NUM -1 downto 0),
reg_clr,std_logic,
layer_cnt,std_logic_vector(31 downto 0),
layer_num_reg,std_logic_vector(31 downto 0),
xor_gt_id_reg,locid_xor,ARRAY (GATE_NUM - 1 DOWNTO 0) OF std_logic_vector(31 downto 0)
state, state_type,
cache_reg,  std_array,array (0 to 255) of std_logic_vector(79 downto 0);  -- last 8 bit as location
address_sig,STD_LOGIC_VECTOR (15 DOWNTO 0),
data_sig,STD_LOGIC_VECTOR (107 DOWNTO 0),
wren_sig,STD_LOGIC,
q_sig,STD_LOGIC_VECTOR (107 DOWNTO 0),
