

================================================================
== Vivado HLS Report for 'sha256d'
================================================================
* Date:           Wed Jul 31 15:24:12 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fir_demo_stream
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5eg-fbvb900-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.629 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      441|      441| 4.410 us | 4.410 us |  441|  441|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      160|      160|         2|          -|          -|    80|    no    |
        |- Transfrom  |      198|      198|        99|          -|          -|     2|    no    |
        | + Updates   |       65|       65|         2|          1|          1|    64|    yes   |
        |- Updates_2  |       65|       65|         2|          1|          1|    64|    yes   |
        |- Loop 4     |        8|        8|         1|          -|          -|     8|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 36 37 }
  Pipeline-1 : II = 1, D = 2, States = { 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 39 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 36 
38 --> 4 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 43 
45 --> 46 
46 --> 47 46 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_0_0 = alloca i8"   --->   Operation 48 'alloca' 'data_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_0_1 = alloca i8"   --->   Operation 49 'alloca' 'data_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_0_2 = alloca i8"   --->   Operation 50 'alloca' 'data_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_0_3 = alloca i8"   --->   Operation 51 'alloca' 'data_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_0_4 = alloca i8"   --->   Operation 52 'alloca' 'data_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_0_5 = alloca i8"   --->   Operation 53 'alloca' 'data_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_0_6 = alloca i8"   --->   Operation 54 'alloca' 'data_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_0_7 = alloca i8"   --->   Operation 55 'alloca' 'data_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_0_8 = alloca i8"   --->   Operation 56 'alloca' 'data_0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_0_9 = alloca i8"   --->   Operation 57 'alloca' 'data_0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_0_10 = alloca i8"   --->   Operation 58 'alloca' 'data_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_0_11 = alloca i8"   --->   Operation 59 'alloca' 'data_0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_0_12 = alloca i8"   --->   Operation 60 'alloca' 'data_0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_0_13 = alloca i8"   --->   Operation 61 'alloca' 'data_0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_0_14 = alloca i8"   --->   Operation 62 'alloca' 'data_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_0_15 = alloca i8"   --->   Operation 63 'alloca' 'data_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_0_16 = alloca i8"   --->   Operation 64 'alloca' 'data_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data_0_17 = alloca i8"   --->   Operation 65 'alloca' 'data_0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_0_18 = alloca i8"   --->   Operation 66 'alloca' 'data_0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_0_19 = alloca i8"   --->   Operation 67 'alloca' 'data_0_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data_0_20 = alloca i8"   --->   Operation 68 'alloca' 'data_0_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_0_21 = alloca i8"   --->   Operation 69 'alloca' 'data_0_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_0_22 = alloca i8"   --->   Operation 70 'alloca' 'data_0_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data_0_23 = alloca i8"   --->   Operation 71 'alloca' 'data_0_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_0_24 = alloca i8"   --->   Operation 72 'alloca' 'data_0_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data_0_25 = alloca i8"   --->   Operation 73 'alloca' 'data_0_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_0_26 = alloca i8"   --->   Operation 74 'alloca' 'data_0_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_0_27 = alloca i8"   --->   Operation 75 'alloca' 'data_0_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_0_28 = alloca i8"   --->   Operation 76 'alloca' 'data_0_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%data_0_29 = alloca i8"   --->   Operation 77 'alloca' 'data_0_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_0_30 = alloca i8"   --->   Operation 78 'alloca' 'data_0_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_0_31 = alloca i8"   --->   Operation 79 'alloca' 'data_0_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%data_0_32 = alloca i8"   --->   Operation 80 'alloca' 'data_0_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_0_33 = alloca i8"   --->   Operation 81 'alloca' 'data_0_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_0_34 = alloca i8"   --->   Operation 82 'alloca' 'data_0_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_0_35 = alloca i8"   --->   Operation 83 'alloca' 'data_0_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%data_0_36 = alloca i8"   --->   Operation 84 'alloca' 'data_0_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_0_37 = alloca i8"   --->   Operation 85 'alloca' 'data_0_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%data_0_38 = alloca i8"   --->   Operation 86 'alloca' 'data_0_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%data_0_39 = alloca i8"   --->   Operation 87 'alloca' 'data_0_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%data_0_40 = alloca i8"   --->   Operation 88 'alloca' 'data_0_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%data_0_41 = alloca i8"   --->   Operation 89 'alloca' 'data_0_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%data_0_42 = alloca i8"   --->   Operation 90 'alloca' 'data_0_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_0_43 = alloca i8"   --->   Operation 91 'alloca' 'data_0_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%data_0_44 = alloca i8"   --->   Operation 92 'alloca' 'data_0_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%data_0_45 = alloca i8"   --->   Operation 93 'alloca' 'data_0_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%data_0_46 = alloca i8"   --->   Operation 94 'alloca' 'data_0_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%data_0_47 = alloca i8"   --->   Operation 95 'alloca' 'data_0_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%data_0_48 = alloca i8"   --->   Operation 96 'alloca' 'data_0_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%data_0_49 = alloca i8"   --->   Operation 97 'alloca' 'data_0_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%data_0_50 = alloca i8"   --->   Operation 98 'alloca' 'data_0_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%data_0_51 = alloca i8"   --->   Operation 99 'alloca' 'data_0_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%data_0_52 = alloca i8"   --->   Operation 100 'alloca' 'data_0_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%data_0_53 = alloca i8"   --->   Operation 101 'alloca' 'data_0_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%data_0_54 = alloca i8"   --->   Operation 102 'alloca' 'data_0_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%data_0_55 = alloca i8"   --->   Operation 103 'alloca' 'data_0_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%data_0_56 = alloca i8"   --->   Operation 104 'alloca' 'data_0_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%data_0_57 = alloca i8"   --->   Operation 105 'alloca' 'data_0_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%data_0_58 = alloca i8"   --->   Operation 106 'alloca' 'data_0_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%data_0_59 = alloca i8"   --->   Operation 107 'alloca' 'data_0_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%data_0_60 = alloca i8"   --->   Operation 108 'alloca' 'data_0_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%data_0_61 = alloca i8"   --->   Operation 109 'alloca' 'data_0_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%data_0_62 = alloca i8"   --->   Operation 110 'alloca' 'data_0_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%data_0_63 = alloca i8"   --->   Operation 111 'alloca' 'data_0_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%data_1_0 = alloca i8"   --->   Operation 112 'alloca' 'data_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%data_1_1 = alloca i8"   --->   Operation 113 'alloca' 'data_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%data_1_2 = alloca i8"   --->   Operation 114 'alloca' 'data_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%data_1_3 = alloca i8"   --->   Operation 115 'alloca' 'data_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%data_1_4 = alloca i8"   --->   Operation 116 'alloca' 'data_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%data_1_5 = alloca i8"   --->   Operation 117 'alloca' 'data_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%data_1_6 = alloca i8"   --->   Operation 118 'alloca' 'data_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%data_1_7 = alloca i8"   --->   Operation 119 'alloca' 'data_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%data_1_8 = alloca i8"   --->   Operation 120 'alloca' 'data_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%data_1_9 = alloca i8"   --->   Operation 121 'alloca' 'data_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%data_1_10 = alloca i8"   --->   Operation 122 'alloca' 'data_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%data_1_11 = alloca i8"   --->   Operation 123 'alloca' 'data_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%data_1_12 = alloca i8"   --->   Operation 124 'alloca' 'data_1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%data_1_13 = alloca i8"   --->   Operation 125 'alloca' 'data_1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%data_1_14 = alloca i8"   --->   Operation 126 'alloca' 'data_1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%data_1_15 = alloca i8"   --->   Operation 127 'alloca' 'data_1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i640* %input_V_data_V), !map !44"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i80* %input_V_keep_V), !map !48"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i80* %input_V_strb_V), !map !52"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_last_V), !map !56"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i256* %output_V_data_V), !map !60"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_keep_V), !map !64"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_strb_V), !map !68"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_last_V), !map !72"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @sha256d_str) nounwind"   --->   Operation 136 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%m = alloca [64 x i32], align 16" [fir_demo_stream/sources/fir.cpp:79]   --->   Operation 137 'alloca' 'm' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i640* %input_V_data_V, i80* %input_V_keep_V, i80* %input_V_strb_V, i1* %input_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fir_demo_stream/sources/fir.cpp:35]   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %output_V_data_V, i32* %output_V_keep_V, i32* %output_V_strb_V, i1* %output_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fir_demo_stream/sources/fir.cpp:35]   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%empty = call { i640, i80, i80, i1 } @_ssdm_op_Read.axis.volatile.i640P.i80P.i80P.i1P(i640* %input_V_data_V, i80* %input_V_keep_V, i80* %input_V_strb_V, i1* %input_V_last_V)" [fir_demo_stream/sources/fir.cpp:37]   --->   Operation 140 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i640, i80, i80, i1 } %empty, 0" [fir_demo_stream/sources/fir.cpp:37]   --->   Operation 141 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i640, i80, i80, i1 } %empty, 3" [fir_demo_stream/sources/fir.cpp:37]   --->   Operation 142 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.75ns)   --->   "br label %branch0" [fir_demo_stream/sources/fir.cpp:39]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %branch0.backedge ]"   --->   Operation 144 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.86ns)   --->   "%icmp_ln39 = icmp eq i7 %i_0, -48" [fir_demo_stream/sources/fir.cpp:39]   --->   Operation 145 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)"   --->   Operation 146 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.89ns)   --->   "%i = add i7 %i_0, 1" [fir_demo_stream/sources/fir.cpp:39]   --->   Operation 147 'add' 'i' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.preheader47.preheader, label %1" [fir_demo_stream/sources/fir.cpp:39]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%Lo_assign = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i_0, i3 0)" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 149 'bitconcatenate' 'Lo_assign' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln40 = or i10 %Lo_assign, 7" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 150 'or' 'or_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.85ns)   --->   "%icmp_ln681 = icmp ugt i10 %Lo_assign, %or_ln40" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 151 'icmp' 'icmp_ln681' <Predicate = (!icmp_ln39)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%tmp = call i640 @llvm.part.select.i640(i640 %tmp_data_V, i32 639, i32 0)" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 152 'partselect' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.93ns)   --->   "%sub_ln681 = sub i10 %Lo_assign, %or_ln40" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 153 'sub' 'sub_ln681' <Predicate = (!icmp_ln39)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.93ns)   --->   "%sub_ln681_1 = sub i10 -385, %Lo_assign" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 154 'sub' 'sub_ln681_1' <Predicate = (!icmp_ln39)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.93ns)   --->   "%sub_ln681_2 = sub i10 %or_ln40, %Lo_assign" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 155 'sub' 'sub_ln681_2' <Predicate = (!icmp_ln39)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node sub_ln681_3)   --->   "%select_ln681 = select i1 %icmp_ln681, i10 %sub_ln681, i10 %sub_ln681_2" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 156 'select' 'select_ln681' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%select_ln681_1 = select i1 %icmp_ln681, i640 %tmp, i640 %tmp_data_V" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 157 'select' 'select_ln681_1' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%select_ln681_2 = select i1 %icmp_ln681, i10 %sub_ln681_1, i10 %Lo_assign" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 158 'select' 'select_ln681_2' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.93ns) (out node of the LUT)   --->   "%sub_ln681_3 = sub i10 -385, %select_ln681" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 159 'sub' 'sub_ln681_3' <Predicate = (!icmp_ln39)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%zext_ln681 = zext i10 %select_ln681_2 to i640" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 160 'zext' 'zext_ln681' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln681_1 = zext i10 %sub_ln681_3 to i640" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 161 'zext' 'zext_ln681_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (2.13ns) (out node of the LUT)   --->   "%lshr_ln681 = lshr i640 %select_ln681_1, %zext_ln681" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 162 'lshr' 'lshr_ln681' <Predicate = (!icmp_ln39)> <Delay = 2.13> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln681_1 = lshr i640 -1, %zext_ln681_1" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 163 'lshr' 'lshr_ln681_1' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (1.04ns) (out node of the LUT)   --->   "%p_Result_s = and i640 %lshr_ln681, %lshr_ln681_1" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 164 'and' 'p_Result_s' <Predicate = (!icmp_ln39)> <Delay = 1.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%input_data_0 = trunc i640 %p_Result_s to i8" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 165 'trunc' 'input_data_0' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.85ns)   --->   "switch i7 %i_0, label %branch79 [
    i7 0, label %.branch0.backedge_crit_edge
    i7 1, label %branch1
    i7 2, label %branch2
    i7 3, label %branch3
    i7 4, label %branch4
    i7 5, label %branch5
    i7 6, label %branch6
    i7 7, label %branch7
    i7 8, label %branch8
    i7 9, label %branch9
    i7 10, label %branch10
    i7 11, label %branch11
    i7 12, label %branch12
    i7 13, label %branch13
    i7 14, label %branch14
    i7 15, label %branch15
    i7 16, label %branch16
    i7 17, label %branch17
    i7 18, label %branch18
    i7 19, label %branch19
    i7 20, label %branch20
    i7 21, label %branch21
    i7 22, label %branch22
    i7 23, label %branch23
    i7 24, label %branch24
    i7 25, label %branch25
    i7 26, label %branch26
    i7 27, label %branch27
    i7 28, label %branch28
    i7 29, label %branch29
    i7 30, label %branch30
    i7 31, label %branch31
    i7 32, label %branch32
    i7 33, label %branch33
    i7 34, label %branch34
    i7 35, label %branch35
    i7 36, label %branch36
    i7 37, label %branch37
    i7 38, label %branch38
    i7 39, label %branch39
    i7 40, label %branch40
    i7 41, label %branch41
    i7 42, label %branch42
    i7 43, label %branch43
    i7 44, label %branch44
    i7 45, label %branch45
    i7 46, label %branch46
    i7 47, label %branch47
    i7 48, label %branch48
    i7 49, label %branch49
    i7 50, label %branch50
    i7 51, label %branch51
    i7 52, label %branch52
    i7 53, label %branch53
    i7 54, label %branch54
    i7 55, label %branch55
    i7 56, label %branch56
    i7 57, label %branch57
    i7 58, label %branch58
    i7 59, label %branch59
    i7 60, label %branch60
    i7 61, label %branch61
    i7 62, label %branch62
    i7 63, label %branch63
    i7 -64, label %branch64
    i7 -63, label %branch65
    i7 -62, label %branch66
    i7 -61, label %branch67
    i7 -60, label %branch68
    i7 -59, label %branch69
    i7 -58, label %branch70
    i7 -57, label %branch71
    i7 -56, label %branch72
    i7 -55, label %branch73
    i7 -54, label %branch74
    i7 -53, label %branch75
    i7 -52, label %branch76
    i7 -51, label %branch77
    i7 -50, label %branch78
  ]" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 166 'switch' <Predicate = (!icmp_ln39)> <Delay = 0.85>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_14" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 167 'store' <Predicate = (!icmp_ln39 & i_0 == 78)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 168 'br' <Predicate = (!icmp_ln39 & i_0 == 78)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_13" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 169 'store' <Predicate = (!icmp_ln39 & i_0 == 77)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 170 'br' <Predicate = (!icmp_ln39 & i_0 == 77)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_12" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 171 'store' <Predicate = (!icmp_ln39 & i_0 == 76)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 172 'br' <Predicate = (!icmp_ln39 & i_0 == 76)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_11" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 173 'store' <Predicate = (!icmp_ln39 & i_0 == 75)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 174 'br' <Predicate = (!icmp_ln39 & i_0 == 75)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_10" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 175 'store' <Predicate = (!icmp_ln39 & i_0 == 74)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 176 'br' <Predicate = (!icmp_ln39 & i_0 == 74)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_9" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 177 'store' <Predicate = (!icmp_ln39 & i_0 == 73)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 178 'br' <Predicate = (!icmp_ln39 & i_0 == 73)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_8" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 179 'store' <Predicate = (!icmp_ln39 & i_0 == 72)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 180 'br' <Predicate = (!icmp_ln39 & i_0 == 72)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_7" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 181 'store' <Predicate = (!icmp_ln39 & i_0 == 71)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 182 'br' <Predicate = (!icmp_ln39 & i_0 == 71)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_6" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 183 'store' <Predicate = (!icmp_ln39 & i_0 == 70)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 184 'br' <Predicate = (!icmp_ln39 & i_0 == 70)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_5" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 185 'store' <Predicate = (!icmp_ln39 & i_0 == 69)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 186 'br' <Predicate = (!icmp_ln39 & i_0 == 69)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_4" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 187 'store' <Predicate = (!icmp_ln39 & i_0 == 68)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 188 'br' <Predicate = (!icmp_ln39 & i_0 == 68)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_3" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 189 'store' <Predicate = (!icmp_ln39 & i_0 == 67)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 190 'br' <Predicate = (!icmp_ln39 & i_0 == 67)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_2" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 191 'store' <Predicate = (!icmp_ln39 & i_0 == 66)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 192 'br' <Predicate = (!icmp_ln39 & i_0 == 66)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_1" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 193 'store' <Predicate = (!icmp_ln39 & i_0 == 65)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 194 'br' <Predicate = (!icmp_ln39 & i_0 == 65)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_0" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 195 'store' <Predicate = (!icmp_ln39 & i_0 == 64)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 196 'br' <Predicate = (!icmp_ln39 & i_0 == 64)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_63" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 197 'store' <Predicate = (!icmp_ln39 & i_0 == 63)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 198 'br' <Predicate = (!icmp_ln39 & i_0 == 63)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_62" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 199 'store' <Predicate = (!icmp_ln39 & i_0 == 62)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 200 'br' <Predicate = (!icmp_ln39 & i_0 == 62)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_61" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 201 'store' <Predicate = (!icmp_ln39 & i_0 == 61)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 202 'br' <Predicate = (!icmp_ln39 & i_0 == 61)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_60" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 203 'store' <Predicate = (!icmp_ln39 & i_0 == 60)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 204 'br' <Predicate = (!icmp_ln39 & i_0 == 60)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_59" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 205 'store' <Predicate = (!icmp_ln39 & i_0 == 59)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 206 'br' <Predicate = (!icmp_ln39 & i_0 == 59)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_58" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 207 'store' <Predicate = (!icmp_ln39 & i_0 == 58)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 208 'br' <Predicate = (!icmp_ln39 & i_0 == 58)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_57" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 209 'store' <Predicate = (!icmp_ln39 & i_0 == 57)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 210 'br' <Predicate = (!icmp_ln39 & i_0 == 57)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_56" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 211 'store' <Predicate = (!icmp_ln39 & i_0 == 56)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 212 'br' <Predicate = (!icmp_ln39 & i_0 == 56)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_55" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 213 'store' <Predicate = (!icmp_ln39 & i_0 == 55)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 214 'br' <Predicate = (!icmp_ln39 & i_0 == 55)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_54" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 215 'store' <Predicate = (!icmp_ln39 & i_0 == 54)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 216 'br' <Predicate = (!icmp_ln39 & i_0 == 54)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_53" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 217 'store' <Predicate = (!icmp_ln39 & i_0 == 53)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 218 'br' <Predicate = (!icmp_ln39 & i_0 == 53)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_52" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 219 'store' <Predicate = (!icmp_ln39 & i_0 == 52)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 220 'br' <Predicate = (!icmp_ln39 & i_0 == 52)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_51" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 221 'store' <Predicate = (!icmp_ln39 & i_0 == 51)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 222 'br' <Predicate = (!icmp_ln39 & i_0 == 51)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_50" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 223 'store' <Predicate = (!icmp_ln39 & i_0 == 50)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 224 'br' <Predicate = (!icmp_ln39 & i_0 == 50)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_49" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 225 'store' <Predicate = (!icmp_ln39 & i_0 == 49)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 226 'br' <Predicate = (!icmp_ln39 & i_0 == 49)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_48" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 227 'store' <Predicate = (!icmp_ln39 & i_0 == 48)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 228 'br' <Predicate = (!icmp_ln39 & i_0 == 48)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_47" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 229 'store' <Predicate = (!icmp_ln39 & i_0 == 47)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 230 'br' <Predicate = (!icmp_ln39 & i_0 == 47)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_46" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 231 'store' <Predicate = (!icmp_ln39 & i_0 == 46)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 232 'br' <Predicate = (!icmp_ln39 & i_0 == 46)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_45" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 233 'store' <Predicate = (!icmp_ln39 & i_0 == 45)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 234 'br' <Predicate = (!icmp_ln39 & i_0 == 45)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_44" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 235 'store' <Predicate = (!icmp_ln39 & i_0 == 44)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 236 'br' <Predicate = (!icmp_ln39 & i_0 == 44)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_43" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 237 'store' <Predicate = (!icmp_ln39 & i_0 == 43)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 238 'br' <Predicate = (!icmp_ln39 & i_0 == 43)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_42" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 239 'store' <Predicate = (!icmp_ln39 & i_0 == 42)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 240 'br' <Predicate = (!icmp_ln39 & i_0 == 42)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_41" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 241 'store' <Predicate = (!icmp_ln39 & i_0 == 41)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 242 'br' <Predicate = (!icmp_ln39 & i_0 == 41)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_40" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 243 'store' <Predicate = (!icmp_ln39 & i_0 == 40)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 244 'br' <Predicate = (!icmp_ln39 & i_0 == 40)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_39" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 245 'store' <Predicate = (!icmp_ln39 & i_0 == 39)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 246 'br' <Predicate = (!icmp_ln39 & i_0 == 39)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_38" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 247 'store' <Predicate = (!icmp_ln39 & i_0 == 38)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 248 'br' <Predicate = (!icmp_ln39 & i_0 == 38)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_37" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 249 'store' <Predicate = (!icmp_ln39 & i_0 == 37)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 250 'br' <Predicate = (!icmp_ln39 & i_0 == 37)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_36" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 251 'store' <Predicate = (!icmp_ln39 & i_0 == 36)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 252 'br' <Predicate = (!icmp_ln39 & i_0 == 36)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_35" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 253 'store' <Predicate = (!icmp_ln39 & i_0 == 35)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 254 'br' <Predicate = (!icmp_ln39 & i_0 == 35)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_34" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 255 'store' <Predicate = (!icmp_ln39 & i_0 == 34)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 256 'br' <Predicate = (!icmp_ln39 & i_0 == 34)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_33" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 257 'store' <Predicate = (!icmp_ln39 & i_0 == 33)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 258 'br' <Predicate = (!icmp_ln39 & i_0 == 33)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_32" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 259 'store' <Predicate = (!icmp_ln39 & i_0 == 32)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 260 'br' <Predicate = (!icmp_ln39 & i_0 == 32)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_31" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 261 'store' <Predicate = (!icmp_ln39 & i_0 == 31)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 262 'br' <Predicate = (!icmp_ln39 & i_0 == 31)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_30" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 263 'store' <Predicate = (!icmp_ln39 & i_0 == 30)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 264 'br' <Predicate = (!icmp_ln39 & i_0 == 30)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_29" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 265 'store' <Predicate = (!icmp_ln39 & i_0 == 29)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 266 'br' <Predicate = (!icmp_ln39 & i_0 == 29)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_28" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 267 'store' <Predicate = (!icmp_ln39 & i_0 == 28)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 268 'br' <Predicate = (!icmp_ln39 & i_0 == 28)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_27" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 269 'store' <Predicate = (!icmp_ln39 & i_0 == 27)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 270 'br' <Predicate = (!icmp_ln39 & i_0 == 27)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_26" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 271 'store' <Predicate = (!icmp_ln39 & i_0 == 26)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 272 'br' <Predicate = (!icmp_ln39 & i_0 == 26)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_25" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 273 'store' <Predicate = (!icmp_ln39 & i_0 == 25)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 274 'br' <Predicate = (!icmp_ln39 & i_0 == 25)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_24" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 275 'store' <Predicate = (!icmp_ln39 & i_0 == 24)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 276 'br' <Predicate = (!icmp_ln39 & i_0 == 24)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_23" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 277 'store' <Predicate = (!icmp_ln39 & i_0 == 23)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 278 'br' <Predicate = (!icmp_ln39 & i_0 == 23)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_22" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 279 'store' <Predicate = (!icmp_ln39 & i_0 == 22)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 280 'br' <Predicate = (!icmp_ln39 & i_0 == 22)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_21" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 281 'store' <Predicate = (!icmp_ln39 & i_0 == 21)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 282 'br' <Predicate = (!icmp_ln39 & i_0 == 21)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_20" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 283 'store' <Predicate = (!icmp_ln39 & i_0 == 20)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 284 'br' <Predicate = (!icmp_ln39 & i_0 == 20)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_19" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 285 'store' <Predicate = (!icmp_ln39 & i_0 == 19)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 286 'br' <Predicate = (!icmp_ln39 & i_0 == 19)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_18" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 287 'store' <Predicate = (!icmp_ln39 & i_0 == 18)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 288 'br' <Predicate = (!icmp_ln39 & i_0 == 18)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_17" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 289 'store' <Predicate = (!icmp_ln39 & i_0 == 17)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 290 'br' <Predicate = (!icmp_ln39 & i_0 == 17)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_16" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 291 'store' <Predicate = (!icmp_ln39 & i_0 == 16)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 292 'br' <Predicate = (!icmp_ln39 & i_0 == 16)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_15" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 293 'store' <Predicate = (!icmp_ln39 & i_0 == 15)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 294 'br' <Predicate = (!icmp_ln39 & i_0 == 15)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_14" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 295 'store' <Predicate = (!icmp_ln39 & i_0 == 14)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 296 'br' <Predicate = (!icmp_ln39 & i_0 == 14)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_13" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 297 'store' <Predicate = (!icmp_ln39 & i_0 == 13)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 298 'br' <Predicate = (!icmp_ln39 & i_0 == 13)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_12" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 299 'store' <Predicate = (!icmp_ln39 & i_0 == 12)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 300 'br' <Predicate = (!icmp_ln39 & i_0 == 12)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_11" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 301 'store' <Predicate = (!icmp_ln39 & i_0 == 11)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 302 'br' <Predicate = (!icmp_ln39 & i_0 == 11)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_10" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 303 'store' <Predicate = (!icmp_ln39 & i_0 == 10)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 304 'br' <Predicate = (!icmp_ln39 & i_0 == 10)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_9" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 305 'store' <Predicate = (!icmp_ln39 & i_0 == 9)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 306 'br' <Predicate = (!icmp_ln39 & i_0 == 9)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_8" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 307 'store' <Predicate = (!icmp_ln39 & i_0 == 8)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 308 'br' <Predicate = (!icmp_ln39 & i_0 == 8)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_7" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 309 'store' <Predicate = (!icmp_ln39 & i_0 == 7)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 310 'br' <Predicate = (!icmp_ln39 & i_0 == 7)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_6" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 311 'store' <Predicate = (!icmp_ln39 & i_0 == 6)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 312 'br' <Predicate = (!icmp_ln39 & i_0 == 6)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_5" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 313 'store' <Predicate = (!icmp_ln39 & i_0 == 5)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 314 'br' <Predicate = (!icmp_ln39 & i_0 == 5)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_4" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 315 'store' <Predicate = (!icmp_ln39 & i_0 == 4)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 316 'br' <Predicate = (!icmp_ln39 & i_0 == 4)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_3" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 317 'store' <Predicate = (!icmp_ln39 & i_0 == 3)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 318 'br' <Predicate = (!icmp_ln39 & i_0 == 3)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_2" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 319 'store' <Predicate = (!icmp_ln39 & i_0 == 2)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 320 'br' <Predicate = (!icmp_ln39 & i_0 == 2)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_1" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 321 'store' <Predicate = (!icmp_ln39 & i_0 == 1)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 322 'br' <Predicate = (!icmp_ln39 & i_0 == 1)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_0_0" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 323 'store' <Predicate = (!icmp_ln39 & i_0 == 0)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 324 'br' <Predicate = (!icmp_ln39 & i_0 == 0)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "store i8 %input_data_0, i8* %data_1_15" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 325 'store' <Predicate = (!icmp_ln39 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8 & i_0 != 9 & i_0 != 10 & i_0 != 11 & i_0 != 12 & i_0 != 13 & i_0 != 14 & i_0 != 15 & i_0 != 16 & i_0 != 17 & i_0 != 18 & i_0 != 19 & i_0 != 20 & i_0 != 21 & i_0 != 22 & i_0 != 23 & i_0 != 24 & i_0 != 25 & i_0 != 26 & i_0 != 27 & i_0 != 28 & i_0 != 29 & i_0 != 30 & i_0 != 31 & i_0 != 32 & i_0 != 33 & i_0 != 34 & i_0 != 35 & i_0 != 36 & i_0 != 37 & i_0 != 38 & i_0 != 39 & i_0 != 40 & i_0 != 41 & i_0 != 42 & i_0 != 43 & i_0 != 44 & i_0 != 45 & i_0 != 46 & i_0 != 47 & i_0 != 48 & i_0 != 49 & i_0 != 50 & i_0 != 51 & i_0 != 52 & i_0 != 53 & i_0 != 54 & i_0 != 55 & i_0 != 56 & i_0 != 57 & i_0 != 58 & i_0 != 59 & i_0 != 60 & i_0 != 61 & i_0 != 62 & i_0 != 63 & i_0 != 64 & i_0 != 65 & i_0 != 66 & i_0 != 67 & i_0 != 68 & i_0 != 69 & i_0 != 70 & i_0 != 71 & i_0 != 72 & i_0 != 73 & i_0 != 74 & i_0 != 75 & i_0 != 76 & i_0 != 77 & i_0 != 78)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [fir_demo_stream/sources/fir.cpp:40]   --->   Operation 326 'br' <Predicate = (!icmp_ln39 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8 & i_0 != 9 & i_0 != 10 & i_0 != 11 & i_0 != 12 & i_0 != 13 & i_0 != 14 & i_0 != 15 & i_0 != 16 & i_0 != 17 & i_0 != 18 & i_0 != 19 & i_0 != 20 & i_0 != 21 & i_0 != 22 & i_0 != 23 & i_0 != 24 & i_0 != 25 & i_0 != 26 & i_0 != 27 & i_0 != 28 & i_0 != 29 & i_0 != 30 & i_0 != 31 & i_0 != 32 & i_0 != 33 & i_0 != 34 & i_0 != 35 & i_0 != 36 & i_0 != 37 & i_0 != 38 & i_0 != 39 & i_0 != 40 & i_0 != 41 & i_0 != 42 & i_0 != 43 & i_0 != 44 & i_0 != 45 & i_0 != 46 & i_0 != 47 & i_0 != 48 & i_0 != 49 & i_0 != 50 & i_0 != 51 & i_0 != 52 & i_0 != 53 & i_0 != 54 & i_0 != 55 & i_0 != 56 & i_0 != 57 & i_0 != 58 & i_0 != 59 & i_0 != 60 & i_0 != 61 & i_0 != 62 & i_0 != 63 & i_0 != 64 & i_0 != 65 & i_0 != 66 & i_0 != 67 & i_0 != 68 & i_0 != 69 & i_0 != 70 & i_0 != 71 & i_0 != 72 & i_0 != 73 & i_0 != 74 & i_0 != 75 & i_0 != 76 & i_0 != 77 & i_0 != 78)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%m_addr = getelementptr inbounds [64 x i32]* %m, i64 0, i64 0" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 327 'getelementptr' 'm_addr' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 1" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 328 'getelementptr' 'm_addr_1' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 2" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 329 'getelementptr' 'm_addr_2' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%m_addr_3 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 3" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 330 'getelementptr' 'm_addr_3' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%m_addr_4 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 4" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 331 'getelementptr' 'm_addr_4' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%m_addr_5 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 5" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 332 'getelementptr' 'm_addr_5' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%m_addr_16 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 6" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 333 'getelementptr' 'm_addr_16' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%m_addr_7 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 7" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 334 'getelementptr' 'm_addr_7' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%m_addr_8 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 8" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 335 'getelementptr' 'm_addr_8' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%m_addr_9 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 9" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 336 'getelementptr' 'm_addr_9' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%m_addr_10 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 10" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 337 'getelementptr' 'm_addr_10' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%m_addr_11 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 11" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 338 'getelementptr' 'm_addr_11' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%m_addr_12 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 12" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 339 'getelementptr' 'm_addr_12' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%m_addr_13 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 13" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 340 'getelementptr' 'm_addr_13' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%m_addr_14 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 14" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 341 'getelementptr' 'm_addr_14' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%m_addr_15 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 15" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 342 'getelementptr' 'm_addr_15' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%m_addr_17 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 343 'getelementptr' 'm_addr_17' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%m_addr_18 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 344 'getelementptr' 'm_addr_18' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%m_addr_19 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 345 'getelementptr' 'm_addr_19' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%m_addr_20 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 346 'getelementptr' 'm_addr_20' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%m_addr_21 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 20" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 347 'getelementptr' 'm_addr_21' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%m_addr_22 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 21" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 348 'getelementptr' 'm_addr_22' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%m_addr_23 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 22" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 349 'getelementptr' 'm_addr_23' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%m_addr_24 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 23" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 350 'getelementptr' 'm_addr_24' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%m_addr_25 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 24" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 351 'getelementptr' 'm_addr_25' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%m_addr_26 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 25" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 352 'getelementptr' 'm_addr_26' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%m_addr_27 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 26" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 353 'getelementptr' 'm_addr_27' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%m_addr_28 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 27" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 354 'getelementptr' 'm_addr_28' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%m_addr_29 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 28" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 355 'getelementptr' 'm_addr_29' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%m_addr_30 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 29" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 356 'getelementptr' 'm_addr_30' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%m_addr_31 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 30" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 357 'getelementptr' 'm_addr_31' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%m_addr_32 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 31" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 358 'getelementptr' 'm_addr_32' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%m_addr_33 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 359 'getelementptr' 'm_addr_33' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%m_addr_34 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 33" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 360 'getelementptr' 'm_addr_34' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%m_addr_35 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 34" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 361 'getelementptr' 'm_addr_35' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%m_addr_36 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 35" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 362 'getelementptr' 'm_addr_36' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%m_addr_37 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 36" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 363 'getelementptr' 'm_addr_37' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%m_addr_38 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 37" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 364 'getelementptr' 'm_addr_38' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%m_addr_39 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 38" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 365 'getelementptr' 'm_addr_39' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%m_addr_40 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 39" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 366 'getelementptr' 'm_addr_40' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%m_addr_41 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 40" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 367 'getelementptr' 'm_addr_41' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%m_addr_42 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 41" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 368 'getelementptr' 'm_addr_42' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%m_addr_43 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 42" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 369 'getelementptr' 'm_addr_43' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%m_addr_44 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 43" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 370 'getelementptr' 'm_addr_44' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%m_addr_45 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 44" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 371 'getelementptr' 'm_addr_45' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%m_addr_46 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 45" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 372 'getelementptr' 'm_addr_46' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%m_addr_47 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 46" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 373 'getelementptr' 'm_addr_47' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%m_addr_48 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 47" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 374 'getelementptr' 'm_addr_48' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%m_addr_49 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 48" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 375 'getelementptr' 'm_addr_49' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%m_addr_50 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 49" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 376 'getelementptr' 'm_addr_50' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%m_addr_51 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 50" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 377 'getelementptr' 'm_addr_51' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%m_addr_52 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 51" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 378 'getelementptr' 'm_addr_52' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%m_addr_53 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 52" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 379 'getelementptr' 'm_addr_53' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%m_addr_54 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 53" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 380 'getelementptr' 'm_addr_54' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%m_addr_55 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 54" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 381 'getelementptr' 'm_addr_55' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%m_addr_56 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 55" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 382 'getelementptr' 'm_addr_56' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%m_addr_57 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 56" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 383 'getelementptr' 'm_addr_57' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%m_addr_58 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 57" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 384 'getelementptr' 'm_addr_58' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%m_addr_59 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 58" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 385 'getelementptr' 'm_addr_59' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%m_addr_60 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 59" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 386 'getelementptr' 'm_addr_60' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%m_addr_61 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 60" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 387 'getelementptr' 'm_addr_61' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%m_addr_62 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 61" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 388 'getelementptr' 'm_addr_62' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%m_addr_63 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 62" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 389 'getelementptr' 'm_addr_63' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%m_addr_64 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 63" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 390 'getelementptr' 'm_addr_64' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.75ns)   --->   "br label %.preheader45" [fir_demo_stream/sources/fir.cpp:78]   --->   Operation 391 'br' <Predicate = (icmp_ln39)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 392 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.79>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%h = phi i32 [ 1541459225, %.preheader47.preheader ], [ %state_7_1, %Transfrom_end ]"   --->   Operation 393 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%g = phi i32 [ 528734635, %.preheader47.preheader ], [ %state_6_1, %Transfrom_end ]"   --->   Operation 394 'phi' 'g' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%f = phi i32 [ -1694144372, %.preheader47.preheader ], [ %state_5_1, %Transfrom_end ]"   --->   Operation 395 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%e = phi i32 [ 1359893119, %.preheader47.preheader ], [ %state_4_1, %Transfrom_end ]"   --->   Operation 396 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%d = phi i32 [ -1521486534, %.preheader47.preheader ], [ %state_3_1, %Transfrom_end ]"   --->   Operation 397 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%c = phi i32 [ 1013904242, %.preheader47.preheader ], [ %state_2_1, %Transfrom_end ]"   --->   Operation 398 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%b = phi i32 [ -1150833019, %.preheader47.preheader ], [ %state_1_1, %Transfrom_end ]"   --->   Operation 399 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%a = phi i32 [ 1779033703, %.preheader47.preheader ], [ %state_0_1, %Transfrom_end ]"   --->   Operation 400 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%t_0 = phi i2 [ 0, %.preheader47.preheader ], [ %t, %Transfrom_end ]"   --->   Operation 401 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.51ns)   --->   "%icmp_ln78 = icmp eq i2 %t_0, -2" [fir_demo_stream/sources/fir.cpp:78]   --->   Operation 402 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 403 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.62ns)   --->   "%t = add i2 %t_0, 1" [fir_demo_stream/sources/fir.cpp:78]   --->   Operation 404 'add' 't' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %.preheader43.preheader, label %Transfrom_begin" [fir_demo_stream/sources/fir.cpp:78]   --->   Operation 405 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%data_0_0_load = load i8* %data_0_0" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 406 'load' 'data_0_0_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%data_0_1_load = load i8* %data_0_1" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 407 'load' 'data_0_1_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%data_0_2_load = load i8* %data_0_2" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 408 'load' 'data_0_2_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%data_0_3_load = load i8* %data_0_3" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 409 'load' 'data_0_3_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%data_0_4_load = load i8* %data_0_4" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 410 'load' 'data_0_4_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%data_0_5_load = load i8* %data_0_5" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 411 'load' 'data_0_5_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%data_0_6_load = load i8* %data_0_6" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 412 'load' 'data_0_6_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%data_0_7_load = load i8* %data_0_7" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 413 'load' 'data_0_7_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%data_1_0_load = load i8* %data_1_0" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 414 'load' 'data_1_0_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%data_1_1_load = load i8* %data_1_1" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 415 'load' 'data_1_1_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%data_1_2_load = load i8* %data_1_2" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 416 'load' 'data_1_2_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%data_1_3_load = load i8* %data_1_3" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 417 'load' 'data_1_3_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%data_1_4_load = load i8* %data_1_4" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 418 'load' 'data_1_4_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%data_1_5_load = load i8* %data_1_5" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 419 'load' 'data_1_5_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%data_1_6_load = load i8* %data_1_6" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 420 'load' 'data_1_6_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%data_1_7_load = load i8* %data_1_7" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 421 'load' 'data_1_7_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str9)" [fir_demo_stream/sources/fir.cpp:78]   --->   Operation 422 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i2 %t_0 to i1" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 423 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.44ns)   --->   "%select_ln82 = select i1 %trunc_ln82, i8 %data_1_0_load, i8 %data_0_0_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 424 'select' 'select_ln82' <Predicate = (!icmp_ln78)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.44ns)   --->   "%select_ln82_1 = select i1 %trunc_ln82, i8 %data_1_1_load, i8 %data_0_1_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 425 'select' 'select_ln82_1' <Predicate = (!icmp_ln78)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.44ns)   --->   "%select_ln82_2 = select i1 %trunc_ln82, i8 %data_1_2_load, i8 %data_0_2_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 426 'select' 'select_ln82_2' <Predicate = (!icmp_ln78)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 427 [1/1] (0.44ns)   --->   "%select_ln82_3 = select i1 %trunc_ln82, i8 %data_1_3_load, i8 %data_0_3_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 427 'select' 'select_ln82_3' <Predicate = (!icmp_ln78)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%or_ln82_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82, i8 %select_ln82_1, i8 %select_ln82_2, i8 %select_ln82_3)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 428 'bitconcatenate' 'or_ln82_5' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5, i32* %m_addr, align 16" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 429 'store' <Predicate = (!icmp_ln78)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 430 [1/1] (0.44ns)   --->   "%select_ln82_4 = select i1 %trunc_ln82, i8 %data_1_4_load, i8 %data_0_4_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 430 'select' 'select_ln82_4' <Predicate = (!icmp_ln78)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.44ns)   --->   "%select_ln82_5 = select i1 %trunc_ln82, i8 %data_1_5_load, i8 %data_0_5_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 431 'select' 'select_ln82_5' <Predicate = (!icmp_ln78)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.44ns)   --->   "%select_ln82_6 = select i1 %trunc_ln82, i8 %data_1_6_load, i8 %data_0_6_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 432 'select' 'select_ln82_6' <Predicate = (!icmp_ln78)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 433 [1/1] (0.44ns)   --->   "%select_ln82_7 = select i1 %trunc_ln82, i8 %data_1_7_load, i8 %data_0_7_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 433 'select' 'select_ln82_7' <Predicate = (!icmp_ln78)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%or_ln82_5_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_4, i8 %select_ln82_5, i8 %select_ln82_6, i8 %select_ln82_7)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 434 'bitconcatenate' 'or_ln82_5_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_1, i32* %m_addr_1, align 4" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 435 'store' <Predicate = (!icmp_ln78)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_3)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_7, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 436 'bitselect' 'tmp_19' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_3)   --->   "%trunc_ln84_2 = trunc i8 %select_ln82_7 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 437 'trunc' 'trunc_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_3)   --->   "%or_ln84_2 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_2, i8 %select_ln82_4, i8 %select_ln82_5, i8 %select_ln82_6, i1 %tmp_19)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 438 'bitconcatenate' 'or_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_3)   --->   "%tmp_20 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_5, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 439 'partselect' 'tmp_20' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_3)   --->   "%trunc_ln84_3 = trunc i8 %select_ln82_5 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 440 'trunc' 'trunc_ln84_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_3)   --->   "%or_ln84_3 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_3, i8 %select_ln82_6, i8 %select_ln82_7, i8 %select_ln82_4, i6 %tmp_20)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 441 'bitconcatenate' 'or_ln84_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_3)   --->   "%tmp_21 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_7, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 442 'partselect' 'tmp_21' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_3)   --->   "%lshr_ln84_5 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_4, i8 %select_ln82_5, i8 %select_ln82_6, i5 %tmp_21)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 443 'bitconcatenate' 'lshr_ln84_5' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_3)   --->   "%zext_ln84_1 = zext i29 %lshr_ln84_5 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 444 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_3)   --->   "%xor_ln84_2 = xor i32 %zext_ln84_1, %or_ln84_3" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 445 'xor' 'xor_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_3 = xor i32 %xor_ln84_2, %or_ln84_2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 446 'xor' 'xor_ln84_3' <Predicate = (!icmp_ln78)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_3)   --->   "%trunc_ln150_2 = trunc i32 %c to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 447 'trunc' 'trunc_ln150_2' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_3)   --->   "%tmp_5 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %c, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 448 'partselect' 'tmp_5' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_3)   --->   "%or_ln150_2 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_2, i25 %tmp_5)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 449 'bitconcatenate' 'or_ln150_2' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_3)   --->   "%trunc_ln150_3 = trunc i32 %c to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 450 'trunc' 'trunc_ln150_3' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_3)   --->   "%tmp_7 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %c, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 451 'partselect' 'tmp_7' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_3)   --->   "%or_ln150_3 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_3, i14 %tmp_7)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 452 'bitconcatenate' 'or_ln150_3' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_3)   --->   "%lshr_ln150_5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %c, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 453 'partselect' 'lshr_ln150_5' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_3)   --->   "%zext_ln150_1 = zext i29 %lshr_ln150_5 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 454 'zext' 'zext_ln150_1' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_3)   --->   "%xor_ln150_2 = xor i32 %zext_ln150_1, %or_ln150_3" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 455 'xor' 'xor_ln150_2' <Predicate = (icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_3 = xor i32 %xor_ln150_2, %or_ln150_2" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 456 'xor' 'xor_ln150_3' <Predicate = (icmp_ln78)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150 = add i32 10485760, %b" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 457 'add' 'add_ln150' <Predicate = (icmp_ln78)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 458 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_17 = add i32 %add_ln150, %xor_ln150_3" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 458 'add' 'm_17' <Predicate = (icmp_ln78)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_9)   --->   "%lshr_ln150_48 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_17, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 459 'partselect' 'lshr_ln150_48' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_9)   --->   "%trunc_ln150_8 = trunc i32 %m_17 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 460 'trunc' 'trunc_ln150_8' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_9)   --->   "%or_ln150_51 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_8, i15 %lshr_ln150_48)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 461 'bitconcatenate' 'or_ln150_51' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_9)   --->   "%lshr_ln150_49 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_17, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 462 'partselect' 'lshr_ln150_49' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_9)   --->   "%trunc_ln150_9 = trunc i32 %m_17 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 463 'trunc' 'trunc_ln150_9' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_9)   --->   "%or_ln150_52 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_9, i13 %lshr_ln150_49)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 464 'bitconcatenate' 'or_ln150_52' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_9)   --->   "%lshr_ln150_50 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_17, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 465 'partselect' 'lshr_ln150_50' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_9)   --->   "%zext_ln150_4 = zext i22 %lshr_ln150_50 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 466 'zext' 'zext_ln150_4' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_9)   --->   "%xor_ln150_8 = xor i32 %zext_ln150_4, %or_ln150_52" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 467 'xor' 'xor_ln150_8' <Predicate = (icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_9 = xor i32 %xor_ln150_8, %or_ln150_51" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 468 'xor' 'xor_ln150_9' <Predicate = (icmp_ln78)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_48)   --->   "%lshr_ln150_86 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_17, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 469 'partselect' 'lshr_ln150_86' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_48)   --->   "%trunc_ln150_46 = trunc i32 %m_17 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 470 'trunc' 'trunc_ln150_46' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_48)   --->   "%or_ln150_76 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_46, i25 %lshr_ln150_86)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 471 'bitconcatenate' 'or_ln150_76' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_48)   --->   "%lshr_ln150_87 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_17, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 472 'partselect' 'lshr_ln150_87' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_48)   --->   "%trunc_ln150_47 = trunc i32 %m_17 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 473 'trunc' 'trunc_ln150_47' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_48)   --->   "%or_ln150_77 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_47, i14 %lshr_ln150_87)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 474 'bitconcatenate' 'or_ln150_77' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_48)   --->   "%lshr_ln150_88 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_17, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 475 'partselect' 'lshr_ln150_88' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_48)   --->   "%zext_ln150_23 = zext i29 %lshr_ln150_88 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 476 'zext' 'zext_ln150_23' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_48)   --->   "%xor_ln150_47 = xor i32 %zext_ln150_23, %or_ln150_77" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 477 'xor' 'xor_ln150_47' <Predicate = (icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_48 = xor i32 %xor_ln150_47, %or_ln150_76" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 478 'xor' 'xor_ln150_48' <Predicate = (icmp_ln78)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 3> <Delay = 1.79>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%data_0_8_load = load i8* %data_0_8" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 479 'load' 'data_0_8_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%data_0_9_load = load i8* %data_0_9" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 480 'load' 'data_0_9_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%data_0_10_load = load i8* %data_0_10" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 481 'load' 'data_0_10_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%data_0_11_load = load i8* %data_0_11" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 482 'load' 'data_0_11_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%data_0_12_load = load i8* %data_0_12" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 483 'load' 'data_0_12_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%data_0_13_load = load i8* %data_0_13" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 484 'load' 'data_0_13_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%data_0_14_load = load i8* %data_0_14" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 485 'load' 'data_0_14_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%data_0_15_load = load i8* %data_0_15" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 486 'load' 'data_0_15_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 487 [1/1] (0.00ns)   --->   "%data_1_8_load = load i8* %data_1_8" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 487 'load' 'data_1_8_load' <Predicate = (trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 488 [1/1] (0.00ns)   --->   "%data_1_9_load = load i8* %data_1_9" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 488 'load' 'data_1_9_load' <Predicate = (trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%data_1_10_load = load i8* %data_1_10" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 489 'load' 'data_1_10_load' <Predicate = (trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (0.00ns)   --->   "%data_1_11_load = load i8* %data_1_11" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 490 'load' 'data_1_11_load' <Predicate = (trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "%data_1_12_load = load i8* %data_1_12" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 491 'load' 'data_1_12_load' <Predicate = (trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%data_1_13_load = load i8* %data_1_13" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 492 'load' 'data_1_13_load' <Predicate = (trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%data_1_14_load = load i8* %data_1_14" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 493 'load' 'data_1_14_load' <Predicate = (trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%data_1_15_load = load i8* %data_1_15" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 494 'load' 'data_1_15_load' <Predicate = (trunc_ln82)> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (0.44ns)   --->   "%select_ln82_8 = select i1 %trunc_ln82, i8 %data_1_8_load, i8 %data_0_8_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 495 'select' 'select_ln82_8' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 496 [1/1] (0.44ns)   --->   "%select_ln82_9 = select i1 %trunc_ln82, i8 %data_1_9_load, i8 %data_0_9_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 496 'select' 'select_ln82_9' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 497 [1/1] (0.44ns)   --->   "%select_ln82_10 = select i1 %trunc_ln82, i8 %data_1_10_load, i8 %data_0_10_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 497 'select' 'select_ln82_10' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 498 [1/1] (0.44ns)   --->   "%select_ln82_11 = select i1 %trunc_ln82, i8 %data_1_11_load, i8 %data_0_11_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 498 'select' 'select_ln82_11' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 499 [1/1] (0.00ns)   --->   "%or_ln82_5_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_8, i8 %select_ln82_9, i8 %select_ln82_10, i8 %select_ln82_11)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 499 'bitconcatenate' 'or_ln82_5_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 500 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_2, i32* %m_addr_2, align 8" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 500 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 501 [1/1] (0.44ns)   --->   "%select_ln82_12 = select i1 %trunc_ln82, i8 %data_1_12_load, i8 %data_0_12_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 501 'select' 'select_ln82_12' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 502 [1/1] (0.44ns)   --->   "%select_ln82_13 = select i1 %trunc_ln82, i8 %data_1_13_load, i8 %data_0_13_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 502 'select' 'select_ln82_13' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 503 [1/1] (0.44ns)   --->   "%select_ln82_14 = select i1 %trunc_ln82, i8 %data_1_14_load, i8 %data_0_14_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 503 'select' 'select_ln82_14' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 504 [1/1] (0.44ns)   --->   "%select_ln82_15 = select i1 %trunc_ln82, i8 %data_1_15_load, i8 %data_0_15_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 504 'select' 'select_ln82_15' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln82_5_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_12, i8 %select_ln82_13, i8 %select_ln82_14, i8 %select_ln82_15)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 505 'bitconcatenate' 'or_ln82_5_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 506 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_3, i32* %m_addr_3, align 4" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 506 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_7)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_11, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 507 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_7)   --->   "%trunc_ln84_6 = trunc i8 %select_ln82_11 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 508 'trunc' 'trunc_ln84_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_7)   --->   "%or_ln84_49 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_6, i8 %select_ln82_8, i8 %select_ln82_9, i8 %select_ln82_10, i1 %tmp_26)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 509 'bitconcatenate' 'or_ln84_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_7)   --->   "%tmp_27 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_9, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 510 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_7)   --->   "%trunc_ln84_7 = trunc i8 %select_ln82_9 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 511 'trunc' 'trunc_ln84_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_7)   --->   "%or_ln84_50 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_7, i8 %select_ln82_10, i8 %select_ln82_11, i8 %select_ln82_8, i6 %tmp_27)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 512 'bitconcatenate' 'or_ln84_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_7)   --->   "%tmp_28 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_11, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 513 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_7)   --->   "%lshr_ln84_1 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_8, i8 %select_ln82_9, i8 %select_ln82_10, i5 %tmp_28)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 514 'bitconcatenate' 'lshr_ln84_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_7)   --->   "%zext_ln84_3 = zext i29 %lshr_ln84_1 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 515 'zext' 'zext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_7)   --->   "%xor_ln84_6 = xor i32 %zext_ln84_3, %or_ln84_50" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 516 'xor' 'xor_ln84_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 517 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_7 = xor i32 %xor_ln84_6, %or_ln84_49" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 517 'xor' 'xor_ln84_7' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_11)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_15, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 518 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_11)   --->   "%trunc_ln84_10 = trunc i8 %select_ln82_15 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 519 'trunc' 'trunc_ln84_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_11)   --->   "%or_ln84_53 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_10, i8 %select_ln82_12, i8 %select_ln82_13, i8 %select_ln82_14, i1 %tmp_29)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 520 'bitconcatenate' 'or_ln84_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_11)   --->   "%tmp_30 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_13, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 521 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_11)   --->   "%trunc_ln84_11 = trunc i8 %select_ln82_13 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 522 'trunc' 'trunc_ln84_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_11)   --->   "%or_ln84_54 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_11, i8 %select_ln82_14, i8 %select_ln82_15, i8 %select_ln82_12, i6 %tmp_30)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 523 'bitconcatenate' 'or_ln84_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_11)   --->   "%tmp_31 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_15, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 524 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_11)   --->   "%lshr_ln84_49 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_12, i8 %select_ln82_13, i8 %select_ln82_14, i5 %tmp_31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 525 'bitconcatenate' 'lshr_ln84_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_11)   --->   "%zext_ln84_5 = zext i29 %lshr_ln84_49 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 526 'zext' 'zext_ln84_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_11)   --->   "%xor_ln84_10 = xor i32 %zext_ln84_5, %or_ln84_54" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 527 'xor' 'xor_ln84_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 528 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_11 = xor i32 %xor_ln84_10, %or_ln84_53" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 528 'xor' 'xor_ln84_11' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 1.79>
ST_6 : Operation 529 [1/1] (0.00ns)   --->   "%data_0_16_load = load i8* %data_0_16" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 529 'load' 'data_0_16_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_6 : Operation 530 [1/1] (0.00ns)   --->   "%data_0_17_load = load i8* %data_0_17" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 530 'load' 'data_0_17_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_6 : Operation 531 [1/1] (0.00ns)   --->   "%data_0_18_load = load i8* %data_0_18" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 531 'load' 'data_0_18_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_6 : Operation 532 [1/1] (0.00ns)   --->   "%data_0_19_load = load i8* %data_0_19" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 532 'load' 'data_0_19_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_6 : Operation 533 [1/1] (0.00ns)   --->   "%data_0_20_load = load i8* %data_0_20" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 533 'load' 'data_0_20_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_6 : Operation 534 [1/1] (0.00ns)   --->   "%data_0_21_load = load i8* %data_0_21" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 534 'load' 'data_0_21_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_6 : Operation 535 [1/1] (0.00ns)   --->   "%data_0_22_load = load i8* %data_0_22" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 535 'load' 'data_0_22_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_6 : Operation 536 [1/1] (0.00ns)   --->   "%data_0_23_load = load i8* %data_0_23" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 536 'load' 'data_0_23_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_6 : Operation 537 [1/1] (0.44ns)   --->   "%select_ln82_16 = select i1 %trunc_ln82, i8 -128, i8 %data_0_16_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 537 'select' 'select_ln82_16' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 538 [1/1] (0.44ns)   --->   "%select_ln82_17 = select i1 %trunc_ln82, i8 0, i8 %data_0_17_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 538 'select' 'select_ln82_17' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 539 [1/1] (0.44ns)   --->   "%select_ln82_18 = select i1 %trunc_ln82, i8 0, i8 %data_0_18_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 539 'select' 'select_ln82_18' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 540 [1/1] (0.44ns)   --->   "%select_ln82_19 = select i1 %trunc_ln82, i8 0, i8 %data_0_19_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 540 'select' 'select_ln82_19' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 541 [1/1] (0.00ns)   --->   "%or_ln82_5_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_16, i8 %select_ln82_17, i8 %select_ln82_18, i8 %select_ln82_19)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 541 'bitconcatenate' 'or_ln82_5_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 542 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_4, i32* %m_addr_4, align 16" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 542 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 543 [1/1] (0.44ns)   --->   "%select_ln82_20 = select i1 %trunc_ln82, i8 0, i8 %data_0_20_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 543 'select' 'select_ln82_20' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 544 [1/1] (0.44ns)   --->   "%select_ln82_21 = select i1 %trunc_ln82, i8 0, i8 %data_0_21_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 544 'select' 'select_ln82_21' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 545 [1/1] (0.44ns)   --->   "%select_ln82_22 = select i1 %trunc_ln82, i8 0, i8 %data_0_22_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 545 'select' 'select_ln82_22' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 546 [1/1] (0.44ns)   --->   "%select_ln82_23 = select i1 %trunc_ln82, i8 0, i8 %data_0_23_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 546 'select' 'select_ln82_23' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 547 [1/1] (0.00ns)   --->   "%or_ln82_5_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_20, i8 %select_ln82_21, i8 %select_ln82_22, i8 %select_ln82_23)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 547 'bitconcatenate' 'or_ln82_5_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 548 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_5, i32* %m_addr_5, align 4" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 548 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_15)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_19, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 549 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_15)   --->   "%trunc_ln84_14 = trunc i8 %select_ln82_19 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 550 'trunc' 'trunc_ln84_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_15)   --->   "%or_ln84_57 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_14, i8 %select_ln82_16, i8 %select_ln82_17, i8 %select_ln82_18, i1 %tmp_32)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 551 'bitconcatenate' 'or_ln84_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_15)   --->   "%tmp_33 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_17, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 552 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_15)   --->   "%trunc_ln84_15 = trunc i8 %select_ln82_17 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 553 'trunc' 'trunc_ln84_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_15)   --->   "%or_ln84_58 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_15, i8 %select_ln82_18, i8 %select_ln82_19, i8 %select_ln82_16, i6 %tmp_33)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 554 'bitconcatenate' 'or_ln84_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_15)   --->   "%tmp_34 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_19, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 555 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_15)   --->   "%lshr_ln84_53 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_16, i8 %select_ln82_17, i8 %select_ln82_18, i5 %tmp_34)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 556 'bitconcatenate' 'lshr_ln84_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_15)   --->   "%zext_ln84_7 = zext i29 %lshr_ln84_53 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 557 'zext' 'zext_ln84_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_15)   --->   "%xor_ln84_14 = xor i32 %zext_ln84_7, %or_ln84_58" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 558 'xor' 'xor_ln84_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 559 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_15 = xor i32 %xor_ln84_14, %or_ln84_57" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 559 'xor' 'xor_ln84_15' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_19)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_23, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 560 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_19)   --->   "%trunc_ln84_18 = trunc i8 %select_ln82_23 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 561 'trunc' 'trunc_ln84_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_19)   --->   "%or_ln84_60 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_18, i8 %select_ln82_20, i8 %select_ln82_21, i8 %select_ln82_22, i1 %tmp_35)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 562 'bitconcatenate' 'or_ln84_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_19)   --->   "%tmp_36 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_21, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 563 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_19)   --->   "%trunc_ln84_19 = trunc i8 %select_ln82_21 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 564 'trunc' 'trunc_ln84_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_19)   --->   "%or_ln84_61 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_19, i8 %select_ln82_22, i8 %select_ln82_23, i8 %select_ln82_20, i6 %tmp_36)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 565 'bitconcatenate' 'or_ln84_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_19)   --->   "%tmp_37 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_23, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 566 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_19)   --->   "%lshr_ln84_57 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_20, i8 %select_ln82_21, i8 %select_ln82_22, i5 %tmp_37)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 567 'bitconcatenate' 'lshr_ln84_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_19)   --->   "%zext_ln84_9 = zext i29 %lshr_ln84_57 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 568 'zext' 'zext_ln84_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_19)   --->   "%xor_ln84_18 = xor i32 %zext_ln84_9, %or_ln84_61" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 569 'xor' 'xor_ln84_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 570 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_19 = xor i32 %xor_ln84_18, %or_ln84_60" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 570 'xor' 'xor_ln84_19' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 1.79>
ST_7 : Operation 571 [1/1] (0.00ns)   --->   "%data_0_24_load = load i8* %data_0_24" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 571 'load' 'data_0_24_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_7 : Operation 572 [1/1] (0.00ns)   --->   "%data_0_25_load = load i8* %data_0_25" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 572 'load' 'data_0_25_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_7 : Operation 573 [1/1] (0.00ns)   --->   "%data_0_26_load = load i8* %data_0_26" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 573 'load' 'data_0_26_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "%data_0_27_load = load i8* %data_0_27" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 574 'load' 'data_0_27_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_7 : Operation 575 [1/1] (0.00ns)   --->   "%data_0_28_load = load i8* %data_0_28" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 575 'load' 'data_0_28_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_7 : Operation 576 [1/1] (0.00ns)   --->   "%data_0_29_load = load i8* %data_0_29" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 576 'load' 'data_0_29_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_7 : Operation 577 [1/1] (0.00ns)   --->   "%data_0_30_load = load i8* %data_0_30" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 577 'load' 'data_0_30_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_7 : Operation 578 [1/1] (0.00ns)   --->   "%data_0_31_load = load i8* %data_0_31" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 578 'load' 'data_0_31_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_7 : Operation 579 [1/1] (0.44ns)   --->   "%select_ln82_24 = select i1 %trunc_ln82, i8 0, i8 %data_0_24_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 579 'select' 'select_ln82_24' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 580 [1/1] (0.44ns)   --->   "%select_ln82_25 = select i1 %trunc_ln82, i8 0, i8 %data_0_25_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 580 'select' 'select_ln82_25' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 581 [1/1] (0.44ns)   --->   "%select_ln82_26 = select i1 %trunc_ln82, i8 0, i8 %data_0_26_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 581 'select' 'select_ln82_26' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 582 [1/1] (0.44ns)   --->   "%select_ln82_27 = select i1 %trunc_ln82, i8 0, i8 %data_0_27_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 582 'select' 'select_ln82_27' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 583 [1/1] (0.00ns)   --->   "%or_ln82_5_6 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_24, i8 %select_ln82_25, i8 %select_ln82_26, i8 %select_ln82_27)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 583 'bitconcatenate' 'or_ln82_5_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 584 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_6, i32* %m_addr_16, align 8" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 584 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 585 [1/1] (0.44ns)   --->   "%select_ln82_28 = select i1 %trunc_ln82, i8 0, i8 %data_0_28_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 585 'select' 'select_ln82_28' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 586 [1/1] (0.44ns)   --->   "%select_ln82_29 = select i1 %trunc_ln82, i8 0, i8 %data_0_29_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 586 'select' 'select_ln82_29' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 587 [1/1] (0.44ns)   --->   "%select_ln82_30 = select i1 %trunc_ln82, i8 0, i8 %data_0_30_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 587 'select' 'select_ln82_30' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 588 [1/1] (0.44ns)   --->   "%select_ln82_31 = select i1 %trunc_ln82, i8 0, i8 %data_0_31_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 588 'select' 'select_ln82_31' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 589 [1/1] (0.00ns)   --->   "%or_ln82_5_7 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_28, i8 %select_ln82_29, i8 %select_ln82_30, i8 %select_ln82_31)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 589 'bitconcatenate' 'or_ln82_5_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 590 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_7, i32* %m_addr_7, align 4" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 590 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_23)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_27, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 591 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_23)   --->   "%trunc_ln84_22 = trunc i8 %select_ln82_27 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 592 'trunc' 'trunc_ln84_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_23)   --->   "%or_ln84_63 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_22, i8 %select_ln82_24, i8 %select_ln82_25, i8 %select_ln82_26, i1 %tmp_38)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 593 'bitconcatenate' 'or_ln84_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_23)   --->   "%tmp_39 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_25, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 594 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_23)   --->   "%trunc_ln84_23 = trunc i8 %select_ln82_25 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 595 'trunc' 'trunc_ln84_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_23)   --->   "%or_ln84_64 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_23, i8 %select_ln82_26, i8 %select_ln82_27, i8 %select_ln82_24, i6 %tmp_39)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 596 'bitconcatenate' 'or_ln84_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_23)   --->   "%tmp_40 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_27, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 597 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_23)   --->   "%lshr_ln84_61 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_24, i8 %select_ln82_25, i8 %select_ln82_26, i5 %tmp_40)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 598 'bitconcatenate' 'lshr_ln84_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_23)   --->   "%zext_ln84_11 = zext i29 %lshr_ln84_61 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 599 'zext' 'zext_ln84_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_23)   --->   "%xor_ln84_22 = xor i32 %zext_ln84_11, %or_ln84_64" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 600 'xor' 'xor_ln84_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 601 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_23 = xor i32 %xor_ln84_22, %or_ln84_63" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 601 'xor' 'xor_ln84_23' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_27)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_31, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 602 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_27)   --->   "%trunc_ln84_26 = trunc i8 %select_ln82_31 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 603 'trunc' 'trunc_ln84_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_27)   --->   "%or_ln84_66 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_26, i8 %select_ln82_28, i8 %select_ln82_29, i8 %select_ln82_30, i1 %tmp_41)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 604 'bitconcatenate' 'or_ln84_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_27)   --->   "%tmp_42 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_29, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 605 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_27)   --->   "%trunc_ln84_27 = trunc i8 %select_ln82_29 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 606 'trunc' 'trunc_ln84_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_27)   --->   "%or_ln84_67 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_27, i8 %select_ln82_30, i8 %select_ln82_31, i8 %select_ln82_28, i6 %tmp_42)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 607 'bitconcatenate' 'or_ln84_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_27)   --->   "%tmp_43 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_31, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 608 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_27)   --->   "%lshr_ln84_64 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_28, i8 %select_ln82_29, i8 %select_ln82_30, i5 %tmp_43)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 609 'bitconcatenate' 'lshr_ln84_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_27)   --->   "%zext_ln84_13 = zext i29 %lshr_ln84_64 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 610 'zext' 'zext_ln84_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_27)   --->   "%xor_ln84_26 = xor i32 %zext_ln84_13, %or_ln84_67" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 611 'xor' 'xor_ln84_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 612 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_27 = xor i32 %xor_ln84_26, %or_ln84_66" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 612 'xor' 'xor_ln84_27' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 1.79>
ST_8 : Operation 613 [1/1] (0.00ns)   --->   "%data_0_32_load = load i8* %data_0_32" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 613 'load' 'data_0_32_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_8 : Operation 614 [1/1] (0.00ns)   --->   "%data_0_33_load = load i8* %data_0_33" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 614 'load' 'data_0_33_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_8 : Operation 615 [1/1] (0.00ns)   --->   "%data_0_34_load = load i8* %data_0_34" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 615 'load' 'data_0_34_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_8 : Operation 616 [1/1] (0.00ns)   --->   "%data_0_35_load = load i8* %data_0_35" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 616 'load' 'data_0_35_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_8 : Operation 617 [1/1] (0.00ns)   --->   "%data_0_36_load = load i8* %data_0_36" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 617 'load' 'data_0_36_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_8 : Operation 618 [1/1] (0.00ns)   --->   "%data_0_37_load = load i8* %data_0_37" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 618 'load' 'data_0_37_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_8 : Operation 619 [1/1] (0.00ns)   --->   "%data_0_38_load = load i8* %data_0_38" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 619 'load' 'data_0_38_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_8 : Operation 620 [1/1] (0.00ns)   --->   "%data_0_39_load = load i8* %data_0_39" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 620 'load' 'data_0_39_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_8 : Operation 621 [1/1] (0.44ns)   --->   "%select_ln82_32 = select i1 %trunc_ln82, i8 0, i8 %data_0_32_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 621 'select' 'select_ln82_32' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 622 [1/1] (0.44ns)   --->   "%select_ln82_33 = select i1 %trunc_ln82, i8 0, i8 %data_0_33_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 622 'select' 'select_ln82_33' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 623 [1/1] (0.44ns)   --->   "%select_ln82_34 = select i1 %trunc_ln82, i8 0, i8 %data_0_34_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 623 'select' 'select_ln82_34' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 624 [1/1] (0.44ns)   --->   "%select_ln82_35 = select i1 %trunc_ln82, i8 0, i8 %data_0_35_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 624 'select' 'select_ln82_35' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 625 [1/1] (0.00ns)   --->   "%or_ln82_5_8 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_32, i8 %select_ln82_33, i8 %select_ln82_34, i8 %select_ln82_35)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 625 'bitconcatenate' 'or_ln82_5_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 626 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_8, i32* %m_addr_8, align 16" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 626 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 627 [1/1] (0.44ns)   --->   "%select_ln82_36 = select i1 %trunc_ln82, i8 0, i8 %data_0_36_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 627 'select' 'select_ln82_36' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 628 [1/1] (0.44ns)   --->   "%select_ln82_37 = select i1 %trunc_ln82, i8 0, i8 %data_0_37_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 628 'select' 'select_ln82_37' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 629 [1/1] (0.44ns)   --->   "%select_ln82_38 = select i1 %trunc_ln82, i8 0, i8 %data_0_38_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 629 'select' 'select_ln82_38' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 630 [1/1] (0.44ns)   --->   "%select_ln82_39 = select i1 %trunc_ln82, i8 0, i8 %data_0_39_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 630 'select' 'select_ln82_39' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 631 [1/1] (0.00ns)   --->   "%or_ln82_5_9 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_36, i8 %select_ln82_37, i8 %select_ln82_38, i8 %select_ln82_39)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 631 'bitconcatenate' 'or_ln82_5_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 632 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_9, i32* %m_addr_9, align 4" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 632 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_31)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_35, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 633 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_31)   --->   "%trunc_ln84_30 = trunc i8 %select_ln82_35 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 634 'trunc' 'trunc_ln84_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_31)   --->   "%or_ln84_69 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_30, i8 %select_ln82_32, i8 %select_ln82_33, i8 %select_ln82_34, i1 %tmp_44)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 635 'bitconcatenate' 'or_ln84_69' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_31)   --->   "%tmp_45 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_33, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 636 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_31)   --->   "%trunc_ln84_31 = trunc i8 %select_ln82_33 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 637 'trunc' 'trunc_ln84_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_31)   --->   "%or_ln84_70 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_31, i8 %select_ln82_34, i8 %select_ln82_35, i8 %select_ln82_32, i6 %tmp_45)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 638 'bitconcatenate' 'or_ln84_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_31)   --->   "%tmp_46 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_35, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 639 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_31)   --->   "%lshr_ln84_67 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_32, i8 %select_ln82_33, i8 %select_ln82_34, i5 %tmp_46)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 640 'bitconcatenate' 'lshr_ln84_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_31)   --->   "%zext_ln84_15 = zext i29 %lshr_ln84_67 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 641 'zext' 'zext_ln84_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_31)   --->   "%xor_ln84_30 = xor i32 %zext_ln84_15, %or_ln84_70" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 642 'xor' 'xor_ln84_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 643 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_31 = xor i32 %xor_ln84_30, %or_ln84_69" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 643 'xor' 'xor_ln84_31' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_35)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_39, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 644 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_35)   --->   "%trunc_ln84_34 = trunc i8 %select_ln82_39 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 645 'trunc' 'trunc_ln84_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_35)   --->   "%or_ln84_72 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_34, i8 %select_ln82_36, i8 %select_ln82_37, i8 %select_ln82_38, i1 %tmp_47)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 646 'bitconcatenate' 'or_ln84_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_35)   --->   "%tmp_48 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_37, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 647 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_35)   --->   "%trunc_ln84_35 = trunc i8 %select_ln82_37 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 648 'trunc' 'trunc_ln84_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_35)   --->   "%or_ln84_73 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_35, i8 %select_ln82_38, i8 %select_ln82_39, i8 %select_ln82_36, i6 %tmp_48)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 649 'bitconcatenate' 'or_ln84_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_35)   --->   "%tmp_49 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_39, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 650 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_35)   --->   "%lshr_ln84_70 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_36, i8 %select_ln82_37, i8 %select_ln82_38, i5 %tmp_49)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 651 'bitconcatenate' 'lshr_ln84_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_35)   --->   "%zext_ln84_17 = zext i29 %lshr_ln84_70 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 652 'zext' 'zext_ln84_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_35)   --->   "%xor_ln84_34 = xor i32 %zext_ln84_17, %or_ln84_73" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 653 'xor' 'xor_ln84_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 654 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_35 = xor i32 %xor_ln84_34, %or_ln84_72" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 654 'xor' 'xor_ln84_35' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 1.79>
ST_9 : Operation 655 [1/1] (0.00ns)   --->   "%data_0_40_load = load i8* %data_0_40" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 655 'load' 'data_0_40_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_9 : Operation 656 [1/1] (0.00ns)   --->   "%data_0_41_load = load i8* %data_0_41" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 656 'load' 'data_0_41_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_9 : Operation 657 [1/1] (0.00ns)   --->   "%data_0_42_load = load i8* %data_0_42" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 657 'load' 'data_0_42_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_9 : Operation 658 [1/1] (0.00ns)   --->   "%data_0_43_load = load i8* %data_0_43" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 658 'load' 'data_0_43_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_9 : Operation 659 [1/1] (0.00ns)   --->   "%data_0_44_load = load i8* %data_0_44" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 659 'load' 'data_0_44_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_9 : Operation 660 [1/1] (0.00ns)   --->   "%data_0_45_load = load i8* %data_0_45" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 660 'load' 'data_0_45_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_9 : Operation 661 [1/1] (0.00ns)   --->   "%data_0_46_load = load i8* %data_0_46" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 661 'load' 'data_0_46_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_9 : Operation 662 [1/1] (0.00ns)   --->   "%data_0_47_load = load i8* %data_0_47" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 662 'load' 'data_0_47_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_9 : Operation 663 [1/1] (0.44ns)   --->   "%select_ln82_40 = select i1 %trunc_ln82, i8 0, i8 %data_0_40_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 663 'select' 'select_ln82_40' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 664 [1/1] (0.44ns)   --->   "%select_ln82_41 = select i1 %trunc_ln82, i8 0, i8 %data_0_41_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 664 'select' 'select_ln82_41' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 665 [1/1] (0.44ns)   --->   "%select_ln82_42 = select i1 %trunc_ln82, i8 0, i8 %data_0_42_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 665 'select' 'select_ln82_42' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 666 [1/1] (0.44ns)   --->   "%select_ln82_43 = select i1 %trunc_ln82, i8 0, i8 %data_0_43_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 666 'select' 'select_ln82_43' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 667 [1/1] (0.00ns)   --->   "%or_ln82_5_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_40, i8 %select_ln82_41, i8 %select_ln82_42, i8 %select_ln82_43)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 667 'bitconcatenate' 'or_ln82_5_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 668 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_s, i32* %m_addr_10, align 8" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 668 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 669 [1/1] (0.44ns)   --->   "%select_ln82_44 = select i1 %trunc_ln82, i8 0, i8 %data_0_44_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 669 'select' 'select_ln82_44' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 670 [1/1] (0.44ns)   --->   "%select_ln82_45 = select i1 %trunc_ln82, i8 0, i8 %data_0_45_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 670 'select' 'select_ln82_45' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 671 [1/1] (0.44ns)   --->   "%select_ln82_46 = select i1 %trunc_ln82, i8 0, i8 %data_0_46_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 671 'select' 'select_ln82_46' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 672 [1/1] (0.44ns)   --->   "%select_ln82_47 = select i1 %trunc_ln82, i8 0, i8 %data_0_47_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 672 'select' 'select_ln82_47' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 673 [1/1] (0.00ns)   --->   "%or_ln82_5_10 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_44, i8 %select_ln82_45, i8 %select_ln82_46, i8 %select_ln82_47)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 673 'bitconcatenate' 'or_ln82_5_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 674 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_10, i32* %m_addr_11, align 4" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 674 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_39)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_43, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 675 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_39)   --->   "%trunc_ln84_38 = trunc i8 %select_ln82_43 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 676 'trunc' 'trunc_ln84_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_39)   --->   "%or_ln84_75 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_38, i8 %select_ln82_40, i8 %select_ln82_41, i8 %select_ln82_42, i1 %tmp_50)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 677 'bitconcatenate' 'or_ln84_75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_39)   --->   "%tmp_52 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_41, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 678 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_39)   --->   "%trunc_ln84_39 = trunc i8 %select_ln82_41 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 679 'trunc' 'trunc_ln84_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_39)   --->   "%or_ln84_76 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_39, i8 %select_ln82_42, i8 %select_ln82_43, i8 %select_ln82_40, i6 %tmp_52)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 680 'bitconcatenate' 'or_ln84_76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_39)   --->   "%tmp_53 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_43, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 681 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_39)   --->   "%lshr_ln84_73 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_40, i8 %select_ln82_41, i8 %select_ln82_42, i5 %tmp_53)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 682 'bitconcatenate' 'lshr_ln84_73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_39)   --->   "%zext_ln84_19 = zext i29 %lshr_ln84_73 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 683 'zext' 'zext_ln84_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_39)   --->   "%xor_ln84_38 = xor i32 %zext_ln84_19, %or_ln84_76" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 684 'xor' 'xor_ln84_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 685 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_39 = xor i32 %xor_ln84_38, %or_ln84_75" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 685 'xor' 'xor_ln84_39' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_43)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_47, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 686 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_43)   --->   "%trunc_ln84_42 = trunc i8 %select_ln82_47 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 687 'trunc' 'trunc_ln84_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_43)   --->   "%or_ln84_78 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_42, i8 %select_ln82_44, i8 %select_ln82_45, i8 %select_ln82_46, i1 %tmp_54)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 688 'bitconcatenate' 'or_ln84_78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_43)   --->   "%tmp_55 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_45, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 689 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_43)   --->   "%trunc_ln84_43 = trunc i8 %select_ln82_45 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 690 'trunc' 'trunc_ln84_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_43)   --->   "%or_ln84_79 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_43, i8 %select_ln82_46, i8 %select_ln82_47, i8 %select_ln82_44, i6 %tmp_55)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 691 'bitconcatenate' 'or_ln84_79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_43)   --->   "%tmp_56 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_47, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 692 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_43)   --->   "%lshr_ln84_76 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_44, i8 %select_ln82_45, i8 %select_ln82_46, i5 %tmp_56)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 693 'bitconcatenate' 'lshr_ln84_76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_43)   --->   "%zext_ln84_21 = zext i29 %lshr_ln84_76 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 694 'zext' 'zext_ln84_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_43)   --->   "%xor_ln84_42 = xor i32 %zext_ln84_21, %or_ln84_79" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 695 'xor' 'xor_ln84_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 696 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_43 = xor i32 %xor_ln84_42, %or_ln84_78" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 696 'xor' 'xor_ln84_43' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 1.79>
ST_10 : Operation 697 [1/1] (0.00ns)   --->   "%data_0_48_load = load i8* %data_0_48" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 697 'load' 'data_0_48_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_10 : Operation 698 [1/1] (0.00ns)   --->   "%data_0_49_load = load i8* %data_0_49" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 698 'load' 'data_0_49_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_10 : Operation 699 [1/1] (0.00ns)   --->   "%data_0_50_load = load i8* %data_0_50" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 699 'load' 'data_0_50_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_10 : Operation 700 [1/1] (0.00ns)   --->   "%data_0_51_load = load i8* %data_0_51" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 700 'load' 'data_0_51_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_10 : Operation 701 [1/1] (0.00ns)   --->   "%data_0_52_load = load i8* %data_0_52" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 701 'load' 'data_0_52_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_10 : Operation 702 [1/1] (0.00ns)   --->   "%data_0_53_load = load i8* %data_0_53" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 702 'load' 'data_0_53_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_10 : Operation 703 [1/1] (0.00ns)   --->   "%data_0_54_load = load i8* %data_0_54" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 703 'load' 'data_0_54_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_10 : Operation 704 [1/1] (0.00ns)   --->   "%data_0_55_load = load i8* %data_0_55" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 704 'load' 'data_0_55_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_10 : Operation 705 [1/1] (0.44ns)   --->   "%select_ln82_48 = select i1 %trunc_ln82, i8 0, i8 %data_0_48_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 705 'select' 'select_ln82_48' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 706 [1/1] (0.44ns)   --->   "%select_ln82_49 = select i1 %trunc_ln82, i8 0, i8 %data_0_49_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 706 'select' 'select_ln82_49' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 707 [1/1] (0.44ns)   --->   "%select_ln82_50 = select i1 %trunc_ln82, i8 0, i8 %data_0_50_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 707 'select' 'select_ln82_50' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 708 [1/1] (0.44ns)   --->   "%select_ln82_51 = select i1 %trunc_ln82, i8 0, i8 %data_0_51_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 708 'select' 'select_ln82_51' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 709 [1/1] (0.00ns)   --->   "%or_ln82_5_11 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_48, i8 %select_ln82_49, i8 %select_ln82_50, i8 %select_ln82_51)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 709 'bitconcatenate' 'or_ln82_5_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 710 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_11, i32* %m_addr_12, align 16" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 710 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 711 [1/1] (0.44ns)   --->   "%select_ln82_52 = select i1 %trunc_ln82, i8 0, i8 %data_0_52_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 711 'select' 'select_ln82_52' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 712 [1/1] (0.44ns)   --->   "%select_ln82_53 = select i1 %trunc_ln82, i8 0, i8 %data_0_53_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 712 'select' 'select_ln82_53' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 713 [1/1] (0.44ns)   --->   "%select_ln82_54 = select i1 %trunc_ln82, i8 0, i8 %data_0_54_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 713 'select' 'select_ln82_54' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 714 [1/1] (0.44ns)   --->   "%select_ln82_55 = select i1 %trunc_ln82, i8 0, i8 %data_0_55_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 714 'select' 'select_ln82_55' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 715 [1/1] (0.00ns)   --->   "%or_ln82_5_12 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_52, i8 %select_ln82_53, i8 %select_ln82_54, i8 %select_ln82_55)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 715 'bitconcatenate' 'or_ln82_5_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 716 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_12, i32* %m_addr_13, align 4" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 716 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 717 [1/1] (1.20ns)   --->   "%add_ln84_10 = add i32 %or_ln82_5_11, %or_ln82_5_3" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 717 'add' 'add_ln84_10' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_47)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_51, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 718 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_47)   --->   "%trunc_ln84_46 = trunc i8 %select_ln82_51 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 719 'trunc' 'trunc_ln84_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_47)   --->   "%or_ln84_81 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_46, i8 %select_ln82_48, i8 %select_ln82_49, i8 %select_ln82_50, i1 %tmp_57)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 720 'bitconcatenate' 'or_ln84_81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_47)   --->   "%tmp_58 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_49, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 721 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_47)   --->   "%trunc_ln84_47 = trunc i8 %select_ln82_49 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 722 'trunc' 'trunc_ln84_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_47)   --->   "%or_ln84_82 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_47, i8 %select_ln82_50, i8 %select_ln82_51, i8 %select_ln82_48, i6 %tmp_58)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 723 'bitconcatenate' 'or_ln84_82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_47)   --->   "%tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_51, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 724 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_47)   --->   "%lshr_ln84_79 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_48, i8 %select_ln82_49, i8 %select_ln82_50, i5 %tmp_59)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 725 'bitconcatenate' 'lshr_ln84_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_47)   --->   "%zext_ln84_23 = zext i29 %lshr_ln84_79 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 726 'zext' 'zext_ln84_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_47)   --->   "%xor_ln84_46 = xor i32 %zext_ln84_23, %or_ln84_82" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 727 'xor' 'xor_ln84_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 728 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_47 = xor i32 %xor_ln84_46, %or_ln84_81" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 728 'xor' 'xor_ln84_47' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_51)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_55, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 729 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_51)   --->   "%trunc_ln84_50 = trunc i8 %select_ln82_55 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 730 'trunc' 'trunc_ln84_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_51)   --->   "%or_ln84_84 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_50, i8 %select_ln82_52, i8 %select_ln82_53, i8 %select_ln82_54, i1 %tmp_60)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 731 'bitconcatenate' 'or_ln84_84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_51)   --->   "%tmp_61 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_53, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 732 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_51)   --->   "%trunc_ln84_51 = trunc i8 %select_ln82_53 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 733 'trunc' 'trunc_ln84_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_51)   --->   "%or_ln84_85 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_51, i8 %select_ln82_54, i8 %select_ln82_55, i8 %select_ln82_52, i6 %tmp_61)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 734 'bitconcatenate' 'or_ln84_85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_51)   --->   "%tmp_62 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_55, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 735 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_51)   --->   "%lshr_ln84_82 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_52, i8 %select_ln82_53, i8 %select_ln82_54, i5 %tmp_62)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 736 'bitconcatenate' 'lshr_ln84_82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_51)   --->   "%zext_ln84_25 = zext i29 %lshr_ln84_82 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 737 'zext' 'zext_ln84_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_51)   --->   "%xor_ln84_50 = xor i32 %zext_ln84_25, %or_ln84_85" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 738 'xor' 'xor_ln84_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 739 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_51 = xor i32 %xor_ln84_50, %or_ln84_84" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 739 'xor' 'xor_ln84_51' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 1.79>
ST_11 : Operation 740 [1/1] (0.00ns)   --->   "%data_0_56_load = load i8* %data_0_56" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 740 'load' 'data_0_56_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_11 : Operation 741 [1/1] (0.00ns)   --->   "%data_0_57_load = load i8* %data_0_57" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 741 'load' 'data_0_57_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_11 : Operation 742 [1/1] (0.00ns)   --->   "%data_0_58_load = load i8* %data_0_58" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 742 'load' 'data_0_58_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_11 : Operation 743 [1/1] (0.00ns)   --->   "%data_0_59_load = load i8* %data_0_59" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 743 'load' 'data_0_59_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_11 : Operation 744 [1/1] (0.00ns)   --->   "%data_0_60_load = load i8* %data_0_60" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 744 'load' 'data_0_60_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_11 : Operation 745 [1/1] (0.00ns)   --->   "%data_0_61_load = load i8* %data_0_61" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 745 'load' 'data_0_61_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_11 : Operation 746 [1/1] (0.00ns)   --->   "%data_0_62_load = load i8* %data_0_62" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 746 'load' 'data_0_62_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_11 : Operation 747 [1/1] (0.00ns)   --->   "%data_0_63_load = load i8* %data_0_63" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 747 'load' 'data_0_63_load' <Predicate = (!trunc_ln82)> <Delay = 0.00>
ST_11 : Operation 748 [1/1] (0.44ns)   --->   "%select_ln82_56 = select i1 %trunc_ln82, i8 0, i8 %data_0_56_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 748 'select' 'select_ln82_56' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 749 [1/1] (0.44ns)   --->   "%select_ln82_57 = select i1 %trunc_ln82, i8 0, i8 %data_0_57_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 749 'select' 'select_ln82_57' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 750 [1/1] (0.44ns)   --->   "%select_ln82_58 = select i1 %trunc_ln82, i8 0, i8 %data_0_58_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 750 'select' 'select_ln82_58' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 751 [1/1] (0.44ns)   --->   "%select_ln82_59 = select i1 %trunc_ln82, i8 0, i8 %data_0_59_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 751 'select' 'select_ln82_59' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 752 [1/1] (0.00ns)   --->   "%or_ln82_5_13 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_56, i8 %select_ln82_57, i8 %select_ln82_58, i8 %select_ln82_59)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 752 'bitconcatenate' 'or_ln82_5_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 753 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_13, i32* %m_addr_14, align 8" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 753 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 754 [1/1] (0.44ns)   --->   "%select_ln82_60 = select i1 %trunc_ln82, i8 0, i8 %data_0_60_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 754 'select' 'select_ln82_60' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 755 [1/1] (0.44ns)   --->   "%select_ln82_61 = select i1 %trunc_ln82, i8 0, i8 %data_0_61_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 755 'select' 'select_ln82_61' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 756 [1/1] (0.44ns)   --->   "%select_ln82_62 = select i1 %trunc_ln82, i8 2, i8 %data_0_62_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 756 'select' 'select_ln82_62' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 757 [1/1] (0.44ns)   --->   "%select_ln82_63 = select i1 %trunc_ln82, i8 -128, i8 %data_0_63_load" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 757 'select' 'select_ln82_63' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 758 [1/1] (0.00ns)   --->   "%or_ln82_5_14 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %select_ln82_60, i8 %select_ln82_61, i8 %select_ln82_62, i8 %select_ln82_63)" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 758 'bitconcatenate' 'or_ln82_5_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 759 [1/1] (1.35ns)   --->   "store i32 %or_ln82_5_14, i32* %m_addr_15, align 4" [fir_demo_stream/sources/fir.cpp:82]   --->   Operation 759 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_1)   --->   "%tmp_16 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln82_57, i32 1, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 760 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_1)   --->   "%trunc_ln84 = trunc i8 %select_ln82_57 to i1" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 761 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_1)   --->   "%or_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i8.i8.i7(i1 %trunc_ln84, i8 %select_ln82_58, i8 %select_ln82_59, i8 %select_ln82_56, i7 %tmp_16)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 762 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_1)   --->   "%tmp_17 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_57, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 763 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_1)   --->   "%trunc_ln84_1 = trunc i8 %select_ln82_57 to i3" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 764 'trunc' 'trunc_ln84_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_1)   --->   "%or_ln84_1 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i8.i8.i8.i5(i3 %trunc_ln84_1, i8 %select_ln82_58, i8 %select_ln82_59, i8 %select_ln82_56, i5 %tmp_17)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 765 'bitconcatenate' 'or_ln84_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_1)   --->   "%tmp_18 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_58, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 766 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_1)   --->   "%lshr_ln84_2 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i8.i6(i8 %select_ln82_56, i8 %select_ln82_57, i6 %tmp_18)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 767 'bitconcatenate' 'lshr_ln84_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_1)   --->   "%zext_ln84 = zext i22 %lshr_ln84_2 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 768 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_1)   --->   "%xor_ln84 = xor i32 %zext_ln84, %or_ln84_1" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 769 'xor' 'xor_ln84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 770 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_1 = xor i32 %xor_ln84, %or_ln1" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 770 'xor' 'xor_ln84_1' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_5)   --->   "%tmp_22 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln82_61, i32 1, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 771 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_5)   --->   "%trunc_ln84_4 = trunc i8 %select_ln82_61 to i1" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 772 'trunc' 'trunc_ln84_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_5)   --->   "%or_ln84_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i8.i8.i7(i1 %trunc_ln84_4, i8 %select_ln82_62, i8 %select_ln82_63, i8 %select_ln82_60, i7 %tmp_22)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 773 'bitconcatenate' 'or_ln84_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_5)   --->   "%tmp_23 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_61, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 774 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_5)   --->   "%trunc_ln84_5 = trunc i8 %select_ln82_61 to i3" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 775 'trunc' 'trunc_ln84_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_5)   --->   "%or_ln84_48 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i8.i8.i8.i5(i3 %trunc_ln84_5, i8 %select_ln82_62, i8 %select_ln82_63, i8 %select_ln82_60, i5 %tmp_23)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 776 'bitconcatenate' 'or_ln84_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_5)   --->   "%tmp_25 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_62, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 777 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_5)   --->   "%lshr_ln84_s = call i22 @_ssdm_op_BitConcatenate.i22.i8.i8.i6(i8 %select_ln82_60, i8 %select_ln82_61, i6 %tmp_25)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 778 'bitconcatenate' 'lshr_ln84_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_5)   --->   "%zext_ln84_2 = zext i22 %lshr_ln84_s to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 779 'zext' 'zext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_5)   --->   "%xor_ln84_4 = xor i32 %zext_ln84_2, %or_ln84_48" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 780 'xor' 'xor_ln84_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 781 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_5 = xor i32 %xor_ln84_4, %or_ln84_s" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 781 'xor' 'xor_ln84_5' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_55)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_59, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 782 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_55)   --->   "%trunc_ln84_54 = trunc i8 %select_ln82_59 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 783 'trunc' 'trunc_ln84_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_55)   --->   "%or_ln84_87 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_54, i8 %select_ln82_56, i8 %select_ln82_57, i8 %select_ln82_58, i1 %tmp_63)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 784 'bitconcatenate' 'or_ln84_87' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_55)   --->   "%tmp_64 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_57, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 785 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_55)   --->   "%trunc_ln84_55 = trunc i8 %select_ln82_57 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 786 'trunc' 'trunc_ln84_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_55)   --->   "%or_ln84_88 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_55, i8 %select_ln82_58, i8 %select_ln82_59, i8 %select_ln82_56, i6 %tmp_64)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 787 'bitconcatenate' 'or_ln84_88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_55)   --->   "%tmp_65 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_59, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 788 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_55)   --->   "%lshr_ln84_85 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_56, i8 %select_ln82_57, i8 %select_ln82_58, i5 %tmp_65)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 789 'bitconcatenate' 'lshr_ln84_85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_55)   --->   "%zext_ln84_27 = zext i29 %lshr_ln84_85 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 790 'zext' 'zext_ln84_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_55)   --->   "%xor_ln84_54 = xor i32 %zext_ln84_27, %or_ln84_88" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 791 'xor' 'xor_ln84_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 792 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_55 = xor i32 %xor_ln84_54, %or_ln84_87" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 792 'xor' 'xor_ln84_55' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_59)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln82_63, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 793 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_59)   --->   "%trunc_ln84_58 = trunc i8 %select_ln82_63 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 794 'trunc' 'trunc_ln84_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_59)   --->   "%or_ln84_90 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1(i7 %trunc_ln84_58, i8 %select_ln82_60, i8 %select_ln82_61, i8 %select_ln82_62, i1 %tmp_66)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 795 'bitconcatenate' 'or_ln84_90' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_59)   --->   "%tmp_67 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln82_61, i32 2, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 796 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_59)   --->   "%trunc_ln84_59 = trunc i8 %select_ln82_61 to i2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 797 'trunc' 'trunc_ln84_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_59)   --->   "%or_ln84_91 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6(i2 %trunc_ln84_59, i8 %select_ln82_62, i8 %select_ln82_63, i8 %select_ln82_60, i6 %tmp_67)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 798 'bitconcatenate' 'or_ln84_91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_59)   --->   "%tmp_68 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln82_63, i32 3, i32 7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 799 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_59)   --->   "%lshr_ln84_88 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %select_ln82_60, i8 %select_ln82_61, i8 %select_ln82_62, i5 %tmp_68)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 800 'bitconcatenate' 'lshr_ln84_88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_59)   --->   "%zext_ln84_29 = zext i29 %lshr_ln84_88 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 801 'zext' 'zext_ln84_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_59)   --->   "%xor_ln84_58 = xor i32 %zext_ln84_29, %or_ln84_91" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 802 'xor' 'xor_ln84_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 803 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_59 = xor i32 %xor_ln84_58, %or_ln84_90" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 803 'xor' 'xor_ln84_59' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 3.44>
ST_12 : Operation 804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84 = add i32 %xor_ln84_1, %xor_ln84_3" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 804 'add' 'add_ln84' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 805 [1/1] (1.20ns)   --->   "%add_ln84_1 = add i32 %or_ln82_5_9, %or_ln82_5" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 805 'add' 'add_ln84_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 806 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_2 = add i32 %add_ln84_1, %add_ln84" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 806 'add' 'add_ln84_2' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 807 [1/1] (1.35ns)   --->   "store i32 %add_ln84_2, i32* %m_addr_17, align 16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 807 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_3 = add i32 %xor_ln84_5, %xor_ln84_7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 808 'add' 'add_ln84_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 809 [1/1] (1.20ns)   --->   "%add_ln84_4 = add i32 %or_ln82_5_s, %or_ln82_5_1" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 809 'add' 'add_ln84_4' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 810 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_5 = add i32 %add_ln84_4, %add_ln84_3" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 810 'add' 'add_ln84_5' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 811 [1/1] (1.35ns)   --->   "store i32 %add_ln84_5, i32* %m_addr_18, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 811 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_9)   --->   "%lshr_ln84_3 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_2, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 812 'partselect' 'lshr_ln84_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_9)   --->   "%trunc_ln84_8 = trunc i32 %add_ln84_2 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 813 'trunc' 'trunc_ln84_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_9)   --->   "%or_ln84_51 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_8, i15 %lshr_ln84_3)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 814 'bitconcatenate' 'or_ln84_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_9)   --->   "%lshr_ln84_4 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_2, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 815 'partselect' 'lshr_ln84_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_9)   --->   "%trunc_ln84_9 = trunc i32 %add_ln84_2 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 816 'trunc' 'trunc_ln84_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_9)   --->   "%or_ln84_52 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_9, i13 %lshr_ln84_4)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 817 'bitconcatenate' 'or_ln84_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_9)   --->   "%lshr_ln84_48 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_2, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 818 'partselect' 'lshr_ln84_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_9)   --->   "%zext_ln84_4 = zext i22 %lshr_ln84_48 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 819 'zext' 'zext_ln84_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_9)   --->   "%xor_ln84_8 = xor i32 %zext_ln84_4, %or_ln84_52" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 820 'xor' 'xor_ln84_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 821 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_9 = xor i32 %xor_ln84_8, %or_ln84_51" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 821 'xor' 'xor_ln84_9' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_13)   --->   "%lshr_ln84_50 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_5, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 822 'partselect' 'lshr_ln84_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_13)   --->   "%trunc_ln84_12 = trunc i32 %add_ln84_5 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 823 'trunc' 'trunc_ln84_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_13)   --->   "%or_ln84_55 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_12, i15 %lshr_ln84_50)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 824 'bitconcatenate' 'or_ln84_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_13)   --->   "%lshr_ln84_51 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_5, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 825 'partselect' 'lshr_ln84_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_13)   --->   "%trunc_ln84_13 = trunc i32 %add_ln84_5 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 826 'trunc' 'trunc_ln84_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_13)   --->   "%or_ln84_56 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_13, i13 %lshr_ln84_51)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 827 'bitconcatenate' 'or_ln84_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_13)   --->   "%lshr_ln84_52 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_5, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 828 'partselect' 'lshr_ln84_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_13)   --->   "%zext_ln84_6 = zext i22 %lshr_ln84_52 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 829 'zext' 'zext_ln84_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_13)   --->   "%xor_ln84_12 = xor i32 %zext_ln84_6, %or_ln84_56" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 830 'xor' 'xor_ln84_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 831 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_13 = xor i32 %xor_ln84_12, %or_ln84_55" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 831 'xor' 'xor_ln84_13' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_63)   --->   "%lshr_ln84_91 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_2, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 832 'partselect' 'lshr_ln84_91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_63)   --->   "%trunc_ln84_62 = trunc i32 %add_ln84_2 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 833 'trunc' 'trunc_ln84_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_63)   --->   "%or_ln84_93 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_62, i25 %lshr_ln84_91)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 834 'bitconcatenate' 'or_ln84_93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_63)   --->   "%lshr_ln84_92 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_2, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 835 'partselect' 'lshr_ln84_92' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_63)   --->   "%trunc_ln84_63 = trunc i32 %add_ln84_2 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 836 'trunc' 'trunc_ln84_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_63)   --->   "%or_ln84_94 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_63, i14 %lshr_ln84_92)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 837 'bitconcatenate' 'or_ln84_94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_63)   --->   "%lshr_ln84_93 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_2, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 838 'partselect' 'lshr_ln84_93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_63)   --->   "%zext_ln84_31 = zext i29 %lshr_ln84_93 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 839 'zext' 'zext_ln84_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_63)   --->   "%xor_ln84_62 = xor i32 %zext_ln84_31, %or_ln84_94" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 840 'xor' 'xor_ln84_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 841 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_63 = xor i32 %xor_ln84_62, %or_ln84_93" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 841 'xor' 'xor_ln84_63' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_67)   --->   "%lshr_ln84_96 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_5, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 842 'partselect' 'lshr_ln84_96' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_67)   --->   "%trunc_ln84_66 = trunc i32 %add_ln84_5 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 843 'trunc' 'trunc_ln84_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_67)   --->   "%or_ln84_96 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_66, i25 %lshr_ln84_96)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 844 'bitconcatenate' 'or_ln84_96' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_67)   --->   "%lshr_ln84_97 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_5, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 845 'partselect' 'lshr_ln84_97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_67)   --->   "%trunc_ln84_67 = trunc i32 %add_ln84_5 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 846 'trunc' 'trunc_ln84_67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_67)   --->   "%or_ln84_97 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_67, i14 %lshr_ln84_97)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 847 'bitconcatenate' 'or_ln84_97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_67)   --->   "%lshr_ln84_98 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_5, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 848 'partselect' 'lshr_ln84_98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_67)   --->   "%zext_ln84_33 = zext i29 %lshr_ln84_98 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 849 'zext' 'zext_ln84_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_67)   --->   "%xor_ln84_66 = xor i32 %zext_ln84_33, %or_ln84_97" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 850 'xor' 'xor_ln84_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 851 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_67 = xor i32 %xor_ln84_66, %or_ln84_96" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 851 'xor' 'xor_ln84_67' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 3.44>
ST_13 : Operation 852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_6 = add i32 %xor_ln84_9, %xor_ln84_11" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 852 'add' 'add_ln84_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 853 [1/1] (1.20ns)   --->   "%add_ln84_7 = add i32 %or_ln82_5_10, %or_ln82_5_2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 853 'add' 'add_ln84_7' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 854 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_8 = add i32 %add_ln84_7, %add_ln84_6" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 854 'add' 'add_ln84_8' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 855 [1/1] (1.35ns)   --->   "store i32 %add_ln84_8, i32* %m_addr_19, align 8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 855 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_9 = add i32 %xor_ln84_13, %xor_ln84_15" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 856 'add' 'add_ln84_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 857 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_11 = add i32 %add_ln84_10, %add_ln84_9" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 857 'add' 'add_ln84_11' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 858 [1/1] (1.35ns)   --->   "store i32 %add_ln84_11, i32* %m_addr_20, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 858 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_17)   --->   "%lshr_ln84_54 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_8, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 859 'partselect' 'lshr_ln84_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_17)   --->   "%trunc_ln84_16 = trunc i32 %add_ln84_8 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 860 'trunc' 'trunc_ln84_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_17)   --->   "%or_ln84_4 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_16, i15 %lshr_ln84_54)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 861 'bitconcatenate' 'or_ln84_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_17)   --->   "%lshr_ln84_55 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_8, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 862 'partselect' 'lshr_ln84_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_17)   --->   "%trunc_ln84_17 = trunc i32 %add_ln84_8 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 863 'trunc' 'trunc_ln84_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_17)   --->   "%or_ln84_59 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_17, i13 %lshr_ln84_55)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 864 'bitconcatenate' 'or_ln84_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_17)   --->   "%lshr_ln84_56 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_8, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 865 'partselect' 'lshr_ln84_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_17)   --->   "%zext_ln84_8 = zext i22 %lshr_ln84_56 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 866 'zext' 'zext_ln84_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_17)   --->   "%xor_ln84_16 = xor i32 %zext_ln84_8, %or_ln84_59" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 867 'xor' 'xor_ln84_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 868 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_17 = xor i32 %xor_ln84_16, %or_ln84_4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 868 'xor' 'xor_ln84_17' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_21)   --->   "%lshr_ln84_58 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_11, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 869 'partselect' 'lshr_ln84_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_21)   --->   "%trunc_ln84_20 = trunc i32 %add_ln84_11 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 870 'trunc' 'trunc_ln84_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_21)   --->   "%or_ln84_5 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_20, i15 %lshr_ln84_58)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 871 'bitconcatenate' 'or_ln84_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_21)   --->   "%lshr_ln84_59 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_11, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 872 'partselect' 'lshr_ln84_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_21)   --->   "%trunc_ln84_21 = trunc i32 %add_ln84_11 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 873 'trunc' 'trunc_ln84_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_21)   --->   "%or_ln84_62 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_21, i13 %lshr_ln84_59)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 874 'bitconcatenate' 'or_ln84_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_21)   --->   "%lshr_ln84_60 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_11, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 875 'partselect' 'lshr_ln84_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_21)   --->   "%zext_ln84_10 = zext i22 %lshr_ln84_60 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 876 'zext' 'zext_ln84_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_21)   --->   "%xor_ln84_20 = xor i32 %zext_ln84_10, %or_ln84_62" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 877 'xor' 'xor_ln84_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 878 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_21 = xor i32 %xor_ln84_20, %or_ln84_5" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 878 'xor' 'xor_ln84_21' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 879 [1/1] (1.20ns)   --->   "%add_ln84_31 = add i32 %add_ln84_11, %or_ln82_5_s" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 879 'add' 'add_ln84_31' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_71)   --->   "%lshr_ln84_101 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_8, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 880 'partselect' 'lshr_ln84_101' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_71)   --->   "%trunc_ln84_70 = trunc i32 %add_ln84_8 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 881 'trunc' 'trunc_ln84_70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_71)   --->   "%or_ln84_99 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_70, i25 %lshr_ln84_101)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 882 'bitconcatenate' 'or_ln84_99' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_71)   --->   "%lshr_ln84_102 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_8, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 883 'partselect' 'lshr_ln84_102' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_71)   --->   "%trunc_ln84_71 = trunc i32 %add_ln84_8 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 884 'trunc' 'trunc_ln84_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_71)   --->   "%or_ln84_100 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_71, i14 %lshr_ln84_102)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 885 'bitconcatenate' 'or_ln84_100' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_71)   --->   "%lshr_ln84_103 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_8, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 886 'partselect' 'lshr_ln84_103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_71)   --->   "%zext_ln84_35 = zext i29 %lshr_ln84_103 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 887 'zext' 'zext_ln84_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_71)   --->   "%xor_ln84_70 = xor i32 %zext_ln84_35, %or_ln84_100" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 888 'xor' 'xor_ln84_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 889 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_71 = xor i32 %xor_ln84_70, %or_ln84_99" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 889 'xor' 'xor_ln84_71' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_75)   --->   "%lshr_ln84_106 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_11, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 890 'partselect' 'lshr_ln84_106' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_75)   --->   "%trunc_ln84_74 = trunc i32 %add_ln84_11 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 891 'trunc' 'trunc_ln84_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_75)   --->   "%or_ln84_102 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_74, i25 %lshr_ln84_106)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 892 'bitconcatenate' 'or_ln84_102' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_75)   --->   "%lshr_ln84_107 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_11, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 893 'partselect' 'lshr_ln84_107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_75)   --->   "%trunc_ln84_75 = trunc i32 %add_ln84_11 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 894 'trunc' 'trunc_ln84_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_75)   --->   "%or_ln84_103 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_75, i14 %lshr_ln84_107)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 895 'bitconcatenate' 'or_ln84_103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_75)   --->   "%lshr_ln84_108 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_11, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 896 'partselect' 'lshr_ln84_108' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_75)   --->   "%zext_ln84_37 = zext i29 %lshr_ln84_108 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 897 'zext' 'zext_ln84_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_75)   --->   "%xor_ln84_74 = xor i32 %zext_ln84_37, %or_ln84_103" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 898 'xor' 'xor_ln84_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 899 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_75 = xor i32 %xor_ln84_74, %or_ln84_102" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 899 'xor' 'xor_ln84_75' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 3.44>
ST_14 : Operation 900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_12 = add i32 %xor_ln84_17, %xor_ln84_19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 900 'add' 'add_ln84_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 901 [1/1] (1.20ns)   --->   "%add_ln84_13 = add i32 %or_ln82_5_12, %or_ln82_5_4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 901 'add' 'add_ln84_13' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 902 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_14 = add i32 %add_ln84_13, %add_ln84_12" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 902 'add' 'add_ln84_14' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 903 [1/1] (1.35ns)   --->   "store i32 %add_ln84_14, i32* %m_addr_21, align 16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 903 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_15 = add i32 %xor_ln84_21, %xor_ln84_23" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 904 'add' 'add_ln84_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 905 [1/1] (1.20ns)   --->   "%add_ln84_16 = add i32 %or_ln82_5_13, %or_ln82_5_5" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 905 'add' 'add_ln84_16' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 906 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_17 = add i32 %add_ln84_16, %add_ln84_15" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 906 'add' 'add_ln84_17' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 907 [1/1] (1.35ns)   --->   "store i32 %add_ln84_17, i32* %m_addr_22, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 907 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_25)   --->   "%lshr_ln84_6 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_14, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 908 'partselect' 'lshr_ln84_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_25)   --->   "%trunc_ln84_24 = trunc i32 %add_ln84_14 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 909 'trunc' 'trunc_ln84_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_25)   --->   "%or_ln84_6 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_24, i15 %lshr_ln84_6)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 910 'bitconcatenate' 'or_ln84_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_25)   --->   "%lshr_ln84_62 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_14, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 911 'partselect' 'lshr_ln84_62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_25)   --->   "%trunc_ln84_25 = trunc i32 %add_ln84_14 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 912 'trunc' 'trunc_ln84_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_25)   --->   "%or_ln84_65 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_25, i13 %lshr_ln84_62)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 913 'bitconcatenate' 'or_ln84_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_25)   --->   "%lshr_ln84_63 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_14, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 914 'partselect' 'lshr_ln84_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_25)   --->   "%zext_ln84_12 = zext i22 %lshr_ln84_63 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 915 'zext' 'zext_ln84_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_25)   --->   "%xor_ln84_24 = xor i32 %zext_ln84_12, %or_ln84_65" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 916 'xor' 'xor_ln84_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 917 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_25 = xor i32 %xor_ln84_24, %or_ln84_6" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 917 'xor' 'xor_ln84_25' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_29)   --->   "%lshr_ln84_7 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_17, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 918 'partselect' 'lshr_ln84_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_29)   --->   "%trunc_ln84_28 = trunc i32 %add_ln84_17 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 919 'trunc' 'trunc_ln84_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_29)   --->   "%or_ln84_7 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_28, i15 %lshr_ln84_7)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 920 'bitconcatenate' 'or_ln84_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_29)   --->   "%lshr_ln84_65 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_17, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 921 'partselect' 'lshr_ln84_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_29)   --->   "%trunc_ln84_29 = trunc i32 %add_ln84_17 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 922 'trunc' 'trunc_ln84_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_29)   --->   "%or_ln84_68 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_29, i13 %lshr_ln84_65)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 923 'bitconcatenate' 'or_ln84_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_29)   --->   "%lshr_ln84_66 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_17, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 924 'partselect' 'lshr_ln84_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_29)   --->   "%zext_ln84_14 = zext i22 %lshr_ln84_66 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 925 'zext' 'zext_ln84_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_29)   --->   "%xor_ln84_28 = xor i32 %zext_ln84_14, %or_ln84_68" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 926 'xor' 'xor_ln84_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 927 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_29 = xor i32 %xor_ln84_28, %or_ln84_7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 927 'xor' 'xor_ln84_29' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 928 [1/1] (1.20ns)   --->   "%add_ln84_34 = add i32 %add_ln84_14, %or_ln82_5_10" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 928 'add' 'add_ln84_34' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_79)   --->   "%lshr_ln84_111 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_14, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 929 'partselect' 'lshr_ln84_111' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_79)   --->   "%trunc_ln84_78 = trunc i32 %add_ln84_14 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 930 'trunc' 'trunc_ln84_78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_79)   --->   "%or_ln84_105 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_78, i25 %lshr_ln84_111)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 931 'bitconcatenate' 'or_ln84_105' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_79)   --->   "%lshr_ln84_112 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_14, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 932 'partselect' 'lshr_ln84_112' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_79)   --->   "%trunc_ln84_79 = trunc i32 %add_ln84_14 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 933 'trunc' 'trunc_ln84_79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_79)   --->   "%or_ln84_106 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_79, i14 %lshr_ln84_112)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 934 'bitconcatenate' 'or_ln84_106' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_79)   --->   "%lshr_ln84_113 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_14, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 935 'partselect' 'lshr_ln84_113' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_79)   --->   "%zext_ln84_39 = zext i29 %lshr_ln84_113 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 936 'zext' 'zext_ln84_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_79)   --->   "%xor_ln84_78 = xor i32 %zext_ln84_39, %or_ln84_106" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 937 'xor' 'xor_ln84_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 938 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_79 = xor i32 %xor_ln84_78, %or_ln84_105" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 938 'xor' 'xor_ln84_79' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_83)   --->   "%lshr_ln84_116 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_17, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 939 'partselect' 'lshr_ln84_116' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_83)   --->   "%trunc_ln84_82 = trunc i32 %add_ln84_17 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 940 'trunc' 'trunc_ln84_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_83)   --->   "%or_ln84_108 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_82, i25 %lshr_ln84_116)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 941 'bitconcatenate' 'or_ln84_108' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_83)   --->   "%lshr_ln84_117 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_17, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 942 'partselect' 'lshr_ln84_117' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_83)   --->   "%trunc_ln84_83 = trunc i32 %add_ln84_17 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 943 'trunc' 'trunc_ln84_83' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_83)   --->   "%or_ln84_109 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_83, i14 %lshr_ln84_117)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 944 'bitconcatenate' 'or_ln84_109' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_83)   --->   "%lshr_ln84_118 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_17, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 945 'partselect' 'lshr_ln84_118' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_83)   --->   "%zext_ln84_41 = zext i29 %lshr_ln84_118 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 946 'zext' 'zext_ln84_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_83)   --->   "%xor_ln84_82 = xor i32 %zext_ln84_41, %or_ln84_109" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 947 'xor' 'xor_ln84_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 948 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_83 = xor i32 %xor_ln84_82, %or_ln84_108" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 948 'xor' 'xor_ln84_83' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 3.44>
ST_15 : Operation 949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_18 = add i32 %xor_ln84_25, %xor_ln84_27" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 949 'add' 'add_ln84_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 950 [1/1] (1.20ns)   --->   "%add_ln84_19 = add i32 %or_ln82_5_14, %or_ln82_5_6" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 950 'add' 'add_ln84_19' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 951 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_20 = add i32 %add_ln84_19, %add_ln84_18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 951 'add' 'add_ln84_20' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 952 [1/1] (1.35ns)   --->   "store i32 %add_ln84_20, i32* %m_addr_23, align 8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 952 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_21 = add i32 %xor_ln84_29, %xor_ln84_31" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 953 'add' 'add_ln84_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 954 [1/1] (1.20ns)   --->   "%add_ln84_22 = add i32 %add_ln84_2, %or_ln82_5_7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 954 'add' 'add_ln84_22' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 955 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_23 = add i32 %add_ln84_22, %add_ln84_21" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 955 'add' 'add_ln84_23' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 956 [1/1] (1.35ns)   --->   "store i32 %add_ln84_23, i32* %m_addr_24, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 956 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_33)   --->   "%lshr_ln84_8 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_20, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 957 'partselect' 'lshr_ln84_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_33)   --->   "%trunc_ln84_32 = trunc i32 %add_ln84_20 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 958 'trunc' 'trunc_ln84_32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_33)   --->   "%or_ln84_8 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_32, i15 %lshr_ln84_8)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 959 'bitconcatenate' 'or_ln84_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_33)   --->   "%lshr_ln84_68 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_20, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 960 'partselect' 'lshr_ln84_68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_33)   --->   "%trunc_ln84_33 = trunc i32 %add_ln84_20 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 961 'trunc' 'trunc_ln84_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_33)   --->   "%or_ln84_71 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_33, i13 %lshr_ln84_68)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 962 'bitconcatenate' 'or_ln84_71' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_33)   --->   "%lshr_ln84_69 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_20, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 963 'partselect' 'lshr_ln84_69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_33)   --->   "%zext_ln84_16 = zext i22 %lshr_ln84_69 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 964 'zext' 'zext_ln84_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_33)   --->   "%xor_ln84_32 = xor i32 %zext_ln84_16, %or_ln84_71" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 965 'xor' 'xor_ln84_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 966 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_33 = xor i32 %xor_ln84_32, %or_ln84_8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 966 'xor' 'xor_ln84_33' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_37)   --->   "%lshr_ln84_9 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_23, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 967 'partselect' 'lshr_ln84_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_37)   --->   "%trunc_ln84_36 = trunc i32 %add_ln84_23 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 968 'trunc' 'trunc_ln84_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_37)   --->   "%or_ln84_9 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_36, i15 %lshr_ln84_9)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 969 'bitconcatenate' 'or_ln84_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_37)   --->   "%lshr_ln84_71 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_23, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 970 'partselect' 'lshr_ln84_71' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_37)   --->   "%trunc_ln84_37 = trunc i32 %add_ln84_23 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 971 'trunc' 'trunc_ln84_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_37)   --->   "%or_ln84_74 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_37, i13 %lshr_ln84_71)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 972 'bitconcatenate' 'or_ln84_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_37)   --->   "%lshr_ln84_72 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_23, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 973 'partselect' 'lshr_ln84_72' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_37)   --->   "%zext_ln84_18 = zext i22 %lshr_ln84_72 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 974 'zext' 'zext_ln84_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_37)   --->   "%xor_ln84_36 = xor i32 %zext_ln84_18, %or_ln84_74" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 975 'xor' 'xor_ln84_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 976 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_37 = xor i32 %xor_ln84_36, %or_ln84_9" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 976 'xor' 'xor_ln84_37' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_87)   --->   "%lshr_ln84_121 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_20, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 977 'partselect' 'lshr_ln84_121' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_87)   --->   "%trunc_ln84_86 = trunc i32 %add_ln84_20 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 978 'trunc' 'trunc_ln84_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_87)   --->   "%or_ln84_111 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_86, i25 %lshr_ln84_121)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 979 'bitconcatenate' 'or_ln84_111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_87)   --->   "%lshr_ln84_122 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_20, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 980 'partselect' 'lshr_ln84_122' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_87)   --->   "%trunc_ln84_87 = trunc i32 %add_ln84_20 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 981 'trunc' 'trunc_ln84_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_87)   --->   "%or_ln84_112 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_87, i14 %lshr_ln84_122)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 982 'bitconcatenate' 'or_ln84_112' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_87)   --->   "%lshr_ln84_123 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_20, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 983 'partselect' 'lshr_ln84_123' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_87)   --->   "%zext_ln84_43 = zext i29 %lshr_ln84_123 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 984 'zext' 'zext_ln84_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_87)   --->   "%xor_ln84_86 = xor i32 %zext_ln84_43, %or_ln84_112" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 985 'xor' 'xor_ln84_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 986 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_87 = xor i32 %xor_ln84_86, %or_ln84_111" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 986 'xor' 'xor_ln84_87' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_91)   --->   "%lshr_ln84_126 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_23, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 987 'partselect' 'lshr_ln84_126' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_91)   --->   "%trunc_ln84_90 = trunc i32 %add_ln84_23 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 988 'trunc' 'trunc_ln84_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_91)   --->   "%or_ln84_114 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_90, i25 %lshr_ln84_126)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 989 'bitconcatenate' 'or_ln84_114' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_91)   --->   "%lshr_ln84_127 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_23, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 990 'partselect' 'lshr_ln84_127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_91)   --->   "%trunc_ln84_91 = trunc i32 %add_ln84_23 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 991 'trunc' 'trunc_ln84_91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_91)   --->   "%or_ln84_115 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_91, i14 %lshr_ln84_127)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 992 'bitconcatenate' 'or_ln84_115' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_91)   --->   "%lshr_ln84_128 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_23, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 993 'partselect' 'lshr_ln84_128' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_91)   --->   "%zext_ln84_45 = zext i29 %lshr_ln84_128 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 994 'zext' 'zext_ln84_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_91)   --->   "%xor_ln84_90 = xor i32 %zext_ln84_45, %or_ln84_115" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 995 'xor' 'xor_ln84_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 996 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_91 = xor i32 %xor_ln84_90, %or_ln84_114" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 996 'xor' 'xor_ln84_91' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 3.44>
ST_16 : Operation 997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_24 = add i32 %xor_ln84_33, %xor_ln84_35" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 997 'add' 'add_ln84_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 998 [1/1] (1.20ns)   --->   "%add_ln84_25 = add i32 %add_ln84_5, %or_ln82_5_8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 998 'add' 'add_ln84_25' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 999 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_26 = add i32 %add_ln84_25, %add_ln84_24" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 999 'add' 'add_ln84_26' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1000 [1/1] (1.35ns)   --->   "store i32 %add_ln84_26, i32* %m_addr_25, align 16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1000 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 1001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_27 = add i32 %xor_ln84_37, %xor_ln84_39" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1001 'add' 'add_ln84_27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1002 [1/1] (1.20ns)   --->   "%add_ln84_28 = add i32 %add_ln84_8, %or_ln82_5_9" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1002 'add' 'add_ln84_28' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1003 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_29 = add i32 %add_ln84_28, %add_ln84_27" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1003 'add' 'add_ln84_29' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1004 [1/1] (1.35ns)   --->   "store i32 %add_ln84_29, i32* %m_addr_26, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1004 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_41)   --->   "%lshr_ln84_10 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_26, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1005 'partselect' 'lshr_ln84_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_41)   --->   "%trunc_ln84_40 = trunc i32 %add_ln84_26 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1006 'trunc' 'trunc_ln84_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_41)   --->   "%or_ln84_10 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_40, i15 %lshr_ln84_10)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1007 'bitconcatenate' 'or_ln84_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_41)   --->   "%lshr_ln84_74 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_26, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1008 'partselect' 'lshr_ln84_74' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_41)   --->   "%trunc_ln84_41 = trunc i32 %add_ln84_26 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1009 'trunc' 'trunc_ln84_41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_41)   --->   "%or_ln84_77 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_41, i13 %lshr_ln84_74)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1010 'bitconcatenate' 'or_ln84_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_41)   --->   "%lshr_ln84_75 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_26, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1011 'partselect' 'lshr_ln84_75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_41)   --->   "%zext_ln84_20 = zext i22 %lshr_ln84_75 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1012 'zext' 'zext_ln84_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_41)   --->   "%xor_ln84_40 = xor i32 %zext_ln84_20, %or_ln84_77" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1013 'xor' 'xor_ln84_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1014 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_41 = xor i32 %xor_ln84_40, %or_ln84_10" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1014 'xor' 'xor_ln84_41' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_45)   --->   "%lshr_ln84_11 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_29, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1015 'partselect' 'lshr_ln84_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_45)   --->   "%trunc_ln84_44 = trunc i32 %add_ln84_29 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1016 'trunc' 'trunc_ln84_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_45)   --->   "%or_ln84_11 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_44, i15 %lshr_ln84_11)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1017 'bitconcatenate' 'or_ln84_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_45)   --->   "%lshr_ln84_77 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_29, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1018 'partselect' 'lshr_ln84_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_45)   --->   "%trunc_ln84_45 = trunc i32 %add_ln84_29 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1019 'trunc' 'trunc_ln84_45' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_45)   --->   "%or_ln84_80 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_45, i13 %lshr_ln84_77)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1020 'bitconcatenate' 'or_ln84_80' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_45)   --->   "%lshr_ln84_78 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_29, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1021 'partselect' 'lshr_ln84_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_45)   --->   "%zext_ln84_22 = zext i22 %lshr_ln84_78 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1022 'zext' 'zext_ln84_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_45)   --->   "%xor_ln84_44 = xor i32 %zext_ln84_22, %or_ln84_80" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1023 'xor' 'xor_ln84_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1024 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_45 = xor i32 %xor_ln84_44, %or_ln84_11" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1024 'xor' 'xor_ln84_45' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_95)   --->   "%lshr_ln84_131 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_26, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1025 'partselect' 'lshr_ln84_131' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_95)   --->   "%trunc_ln84_94 = trunc i32 %add_ln84_26 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1026 'trunc' 'trunc_ln84_94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_95)   --->   "%or_ln84_117 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_94, i25 %lshr_ln84_131)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1027 'bitconcatenate' 'or_ln84_117' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_95)   --->   "%lshr_ln84_132 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_26, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1028 'partselect' 'lshr_ln84_132' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_95)   --->   "%trunc_ln84_95 = trunc i32 %add_ln84_26 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1029 'trunc' 'trunc_ln84_95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_95)   --->   "%or_ln84_118 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_95, i14 %lshr_ln84_132)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1030 'bitconcatenate' 'or_ln84_118' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_95)   --->   "%lshr_ln84_133 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_26, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1031 'partselect' 'lshr_ln84_133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_95)   --->   "%zext_ln84_47 = zext i29 %lshr_ln84_133 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1032 'zext' 'zext_ln84_47' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_95)   --->   "%xor_ln84_94 = xor i32 %zext_ln84_47, %or_ln84_118" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1033 'xor' 'xor_ln84_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1034 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_95 = xor i32 %xor_ln84_94, %or_ln84_117" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1034 'xor' 'xor_ln84_95' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_99)   --->   "%lshr_ln84_136 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_29, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1035 'partselect' 'lshr_ln84_136' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_99)   --->   "%trunc_ln84_98 = trunc i32 %add_ln84_29 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1036 'trunc' 'trunc_ln84_98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_99)   --->   "%or_ln84_120 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_98, i25 %lshr_ln84_136)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1037 'bitconcatenate' 'or_ln84_120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_99)   --->   "%lshr_ln84_137 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_29, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1038 'partselect' 'lshr_ln84_137' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_99)   --->   "%trunc_ln84_99 = trunc i32 %add_ln84_29 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1039 'trunc' 'trunc_ln84_99' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_99)   --->   "%or_ln84_121 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_99, i14 %lshr_ln84_137)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1040 'bitconcatenate' 'or_ln84_121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_99)   --->   "%lshr_ln84_138 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_29, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1041 'partselect' 'lshr_ln84_138' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_99)   --->   "%zext_ln84_49 = zext i29 %lshr_ln84_138 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1042 'zext' 'zext_ln84_49' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_99)   --->   "%xor_ln84_98 = xor i32 %zext_ln84_49, %or_ln84_121" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1043 'xor' 'xor_ln84_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1044 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_99 = xor i32 %xor_ln84_98, %or_ln84_120" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1044 'xor' 'xor_ln84_99' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 2.24>
ST_17 : Operation 1045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_30 = add i32 %xor_ln84_41, %xor_ln84_43" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1045 'add' 'add_ln84_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1046 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_32 = add i32 %add_ln84_31, %add_ln84_30" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1046 'add' 'add_ln84_32' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1047 [1/1] (1.35ns)   --->   "store i32 %add_ln84_32, i32* %m_addr_27, align 8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1047 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 1048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_33 = add i32 %xor_ln84_45, %xor_ln84_47" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1048 'add' 'add_ln84_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1049 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_35 = add i32 %add_ln84_34, %add_ln84_33" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1049 'add' 'add_ln84_35' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1050 [1/1] (1.35ns)   --->   "store i32 %add_ln84_35, i32* %m_addr_28, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1050 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_49)   --->   "%lshr_ln84_12 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_32, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1051 'partselect' 'lshr_ln84_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_49)   --->   "%trunc_ln84_48 = trunc i32 %add_ln84_32 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1052 'trunc' 'trunc_ln84_48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_49)   --->   "%or_ln84_12 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_48, i15 %lshr_ln84_12)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1053 'bitconcatenate' 'or_ln84_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_49)   --->   "%lshr_ln84_80 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_32, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1054 'partselect' 'lshr_ln84_80' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_49)   --->   "%trunc_ln84_49 = trunc i32 %add_ln84_32 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1055 'trunc' 'trunc_ln84_49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_49)   --->   "%or_ln84_83 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_49, i13 %lshr_ln84_80)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1056 'bitconcatenate' 'or_ln84_83' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_49)   --->   "%lshr_ln84_81 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_32, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1057 'partselect' 'lshr_ln84_81' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_49)   --->   "%zext_ln84_24 = zext i22 %lshr_ln84_81 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1058 'zext' 'zext_ln84_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_49)   --->   "%xor_ln84_48 = xor i32 %zext_ln84_24, %or_ln84_83" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1059 'xor' 'xor_ln84_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1060 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_49 = xor i32 %xor_ln84_48, %or_ln84_12" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1060 'xor' 'xor_ln84_49' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1061 [1/1] (1.20ns)   --->   "%add_ln84_37 = add i32 %add_ln84_17, %or_ln82_5_11" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1061 'add' 'add_ln84_37' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_53)   --->   "%lshr_ln84_13 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_35, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1062 'partselect' 'lshr_ln84_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_53)   --->   "%trunc_ln84_52 = trunc i32 %add_ln84_35 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1063 'trunc' 'trunc_ln84_52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_53)   --->   "%or_ln84_13 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_52, i15 %lshr_ln84_13)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1064 'bitconcatenate' 'or_ln84_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_53)   --->   "%lshr_ln84_83 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_35, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1065 'partselect' 'lshr_ln84_83' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_53)   --->   "%trunc_ln84_53 = trunc i32 %add_ln84_35 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1066 'trunc' 'trunc_ln84_53' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_53)   --->   "%or_ln84_86 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_53, i13 %lshr_ln84_83)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1067 'bitconcatenate' 'or_ln84_86' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_53)   --->   "%lshr_ln84_84 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_35, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1068 'partselect' 'lshr_ln84_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_53)   --->   "%zext_ln84_26 = zext i22 %lshr_ln84_84 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1069 'zext' 'zext_ln84_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_53)   --->   "%xor_ln84_52 = xor i32 %zext_ln84_26, %or_ln84_86" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1070 'xor' 'xor_ln84_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1071 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_53 = xor i32 %xor_ln84_52, %or_ln84_13" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1071 'xor' 'xor_ln84_53' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1072 [1/1] (1.20ns)   --->   "%add_ln84_40 = add i32 %add_ln84_20, %or_ln82_5_12" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1072 'add' 'add_ln84_40' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_103)   --->   "%lshr_ln84_141 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_32, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1073 'partselect' 'lshr_ln84_141' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_103)   --->   "%trunc_ln84_102 = trunc i32 %add_ln84_32 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1074 'trunc' 'trunc_ln84_102' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_103)   --->   "%or_ln84_123 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_102, i25 %lshr_ln84_141)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1075 'bitconcatenate' 'or_ln84_123' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_103)   --->   "%lshr_ln84_142 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_32, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1076 'partselect' 'lshr_ln84_142' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_103)   --->   "%trunc_ln84_103 = trunc i32 %add_ln84_32 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1077 'trunc' 'trunc_ln84_103' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_103)   --->   "%or_ln84_124 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_103, i14 %lshr_ln84_142)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1078 'bitconcatenate' 'or_ln84_124' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_103)   --->   "%lshr_ln84_143 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_32, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1079 'partselect' 'lshr_ln84_143' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_103)   --->   "%zext_ln84_51 = zext i29 %lshr_ln84_143 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1080 'zext' 'zext_ln84_51' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_103)   --->   "%xor_ln84_102 = xor i32 %zext_ln84_51, %or_ln84_124" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1081 'xor' 'xor_ln84_102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1082 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_103 = xor i32 %xor_ln84_102, %or_ln84_123" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1082 'xor' 'xor_ln84_103' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_107)   --->   "%lshr_ln84_146 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_35, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1083 'partselect' 'lshr_ln84_146' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_107)   --->   "%trunc_ln84_106 = trunc i32 %add_ln84_35 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1084 'trunc' 'trunc_ln84_106' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_107)   --->   "%or_ln84_126 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_106, i25 %lshr_ln84_146)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1085 'bitconcatenate' 'or_ln84_126' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_107)   --->   "%lshr_ln84_147 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_35, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1086 'partselect' 'lshr_ln84_147' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_107)   --->   "%trunc_ln84_107 = trunc i32 %add_ln84_35 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1087 'trunc' 'trunc_ln84_107' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_107)   --->   "%or_ln84_127 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_107, i14 %lshr_ln84_147)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1088 'bitconcatenate' 'or_ln84_127' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_107)   --->   "%lshr_ln84_148 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_35, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1089 'partselect' 'lshr_ln84_148' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_107)   --->   "%zext_ln84_53 = zext i29 %lshr_ln84_148 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1090 'zext' 'zext_ln84_53' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_107)   --->   "%xor_ln84_106 = xor i32 %zext_ln84_53, %or_ln84_127" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1091 'xor' 'xor_ln84_106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1092 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_107 = xor i32 %xor_ln84_106, %or_ln84_126" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1092 'xor' 'xor_ln84_107' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.74>
ST_18 : Operation 1093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_36 = add i32 %xor_ln84_49, %xor_ln84_51" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1093 'add' 'add_ln84_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1094 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_38 = add i32 %add_ln84_37, %add_ln84_36" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1094 'add' 'add_ln84_38' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1095 [1/1] (1.35ns)   --->   "store i32 %add_ln84_38, i32* %m_addr_29, align 16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1095 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 1096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_39 = add i32 %xor_ln84_53, %xor_ln84_55" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1096 'add' 'add_ln84_39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1097 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_41 = add i32 %add_ln84_40, %add_ln84_39" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1097 'add' 'add_ln84_41' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1098 [1/1] (1.35ns)   --->   "store i32 %add_ln84_41, i32* %m_addr_30, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1098 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_57)   --->   "%lshr_ln84_14 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_38, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1099 'partselect' 'lshr_ln84_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_57)   --->   "%trunc_ln84_56 = trunc i32 %add_ln84_38 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1100 'trunc' 'trunc_ln84_56' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_57)   --->   "%or_ln84_14 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_56, i15 %lshr_ln84_14)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1101 'bitconcatenate' 'or_ln84_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_57)   --->   "%lshr_ln84_86 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_38, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1102 'partselect' 'lshr_ln84_86' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_57)   --->   "%trunc_ln84_57 = trunc i32 %add_ln84_38 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1103 'trunc' 'trunc_ln84_57' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_57)   --->   "%or_ln84_89 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_57, i13 %lshr_ln84_86)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1104 'bitconcatenate' 'or_ln84_89' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_57)   --->   "%lshr_ln84_87 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_38, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1105 'partselect' 'lshr_ln84_87' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_57)   --->   "%zext_ln84_28 = zext i22 %lshr_ln84_87 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1106 'zext' 'zext_ln84_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_57)   --->   "%xor_ln84_56 = xor i32 %zext_ln84_28, %or_ln84_89" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1107 'xor' 'xor_ln84_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1108 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_57 = xor i32 %xor_ln84_56, %or_ln84_14" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1108 'xor' 'xor_ln84_57' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_42 = add i32 %xor_ln84_57, %xor_ln84_59" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1109 'add' 'add_ln84_42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1110 [1/1] (1.20ns)   --->   "%add_ln84_43 = add i32 %add_ln84_23, %or_ln82_5_13" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1110 'add' 'add_ln84_43' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1111 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_44 = add i32 %add_ln84_43, %add_ln84_42" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1111 'add' 'add_ln84_44' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_61)   --->   "%lshr_ln84_15 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_41, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1112 'partselect' 'lshr_ln84_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_61)   --->   "%trunc_ln84_60 = trunc i32 %add_ln84_41 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1113 'trunc' 'trunc_ln84_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_61)   --->   "%or_ln84_15 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_60, i15 %lshr_ln84_15)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1114 'bitconcatenate' 'or_ln84_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_61)   --->   "%lshr_ln84_89 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_41, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1115 'partselect' 'lshr_ln84_89' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_61)   --->   "%trunc_ln84_61 = trunc i32 %add_ln84_41 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1116 'trunc' 'trunc_ln84_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_61)   --->   "%or_ln84_92 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_61, i13 %lshr_ln84_89)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1117 'bitconcatenate' 'or_ln84_92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_61)   --->   "%lshr_ln84_90 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_41, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1118 'partselect' 'lshr_ln84_90' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_61)   --->   "%zext_ln84_30 = zext i22 %lshr_ln84_90 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1119 'zext' 'zext_ln84_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_61)   --->   "%xor_ln84_60 = xor i32 %zext_ln84_30, %or_ln84_92" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1120 'xor' 'xor_ln84_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1121 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_61 = xor i32 %xor_ln84_60, %or_ln84_15" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1121 'xor' 'xor_ln84_61' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_45 = add i32 %xor_ln84_61, %xor_ln84_63" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1122 'add' 'add_ln84_45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1123 [1/1] (1.20ns)   --->   "%add_ln84_46 = add i32 %add_ln84_26, %or_ln82_5_14" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1123 'add' 'add_ln84_46' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1124 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_47 = add i32 %add_ln84_46, %add_ln84_45" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1124 'add' 'add_ln84_47' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_65)   --->   "%lshr_ln84_16 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_44, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1125 'partselect' 'lshr_ln84_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_65)   --->   "%trunc_ln84_64 = trunc i32 %add_ln84_44 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1126 'trunc' 'trunc_ln84_64' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_65)   --->   "%or_ln84_16 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_64, i15 %lshr_ln84_16)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1127 'bitconcatenate' 'or_ln84_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_65)   --->   "%lshr_ln84_94 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_44, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1128 'partselect' 'lshr_ln84_94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_65)   --->   "%trunc_ln84_65 = trunc i32 %add_ln84_44 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1129 'trunc' 'trunc_ln84_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_65)   --->   "%or_ln84_95 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_65, i13 %lshr_ln84_94)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1130 'bitconcatenate' 'or_ln84_95' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_65)   --->   "%lshr_ln84_95 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_44, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1131 'partselect' 'lshr_ln84_95' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_65)   --->   "%zext_ln84_32 = zext i22 %lshr_ln84_95 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1132 'zext' 'zext_ln84_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_65)   --->   "%xor_ln84_64 = xor i32 %zext_ln84_32, %or_ln84_95" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1133 'xor' 'xor_ln84_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1134 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_65 = xor i32 %xor_ln84_64, %or_ln84_16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1134 'xor' 'xor_ln84_65' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_48 = add i32 %xor_ln84_65, %xor_ln84_67" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1135 'add' 'add_ln84_48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1136 [1/1] (1.20ns)   --->   "%add_ln84_49 = add i32 %add_ln84_29, %add_ln84_2" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1136 'add' 'add_ln84_49' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1137 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_50 = add i32 %add_ln84_49, %add_ln84_48" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1137 'add' 'add_ln84_50' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_69)   --->   "%lshr_ln84_17 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_47, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1138 'partselect' 'lshr_ln84_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_69)   --->   "%trunc_ln84_68 = trunc i32 %add_ln84_47 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1139 'trunc' 'trunc_ln84_68' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_69)   --->   "%or_ln84_17 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_68, i15 %lshr_ln84_17)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1140 'bitconcatenate' 'or_ln84_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_69)   --->   "%lshr_ln84_99 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_47, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1141 'partselect' 'lshr_ln84_99' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_69)   --->   "%trunc_ln84_69 = trunc i32 %add_ln84_47 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1142 'trunc' 'trunc_ln84_69' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_69)   --->   "%or_ln84_98 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_69, i13 %lshr_ln84_99)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1143 'bitconcatenate' 'or_ln84_98' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_69)   --->   "%lshr_ln84_100 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_47, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1144 'partselect' 'lshr_ln84_100' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_69)   --->   "%zext_ln84_34 = zext i22 %lshr_ln84_100 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1145 'zext' 'zext_ln84_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_69)   --->   "%xor_ln84_68 = xor i32 %zext_ln84_34, %or_ln84_98" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1146 'xor' 'xor_ln84_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1147 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_69 = xor i32 %xor_ln84_68, %or_ln84_17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1147 'xor' 'xor_ln84_69' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_51 = add i32 %xor_ln84_69, %xor_ln84_71" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1148 'add' 'add_ln84_51' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1149 [1/1] (1.20ns)   --->   "%add_ln84_52 = add i32 %add_ln84_32, %add_ln84_5" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1149 'add' 'add_ln84_52' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1150 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_53 = add i32 %add_ln84_52, %add_ln84_51" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1150 'add' 'add_ln84_53' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_73)   --->   "%lshr_ln84_18 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_50, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1151 'partselect' 'lshr_ln84_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_73)   --->   "%trunc_ln84_72 = trunc i32 %add_ln84_50 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1152 'trunc' 'trunc_ln84_72' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_73)   --->   "%or_ln84_18 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_72, i15 %lshr_ln84_18)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1153 'bitconcatenate' 'or_ln84_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_73)   --->   "%lshr_ln84_104 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_50, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1154 'partselect' 'lshr_ln84_104' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_73)   --->   "%trunc_ln84_73 = trunc i32 %add_ln84_50 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1155 'trunc' 'trunc_ln84_73' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_73)   --->   "%or_ln84_101 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_73, i13 %lshr_ln84_104)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1156 'bitconcatenate' 'or_ln84_101' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_73)   --->   "%lshr_ln84_105 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_50, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1157 'partselect' 'lshr_ln84_105' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_73)   --->   "%zext_ln84_36 = zext i22 %lshr_ln84_105 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1158 'zext' 'zext_ln84_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_73)   --->   "%xor_ln84_72 = xor i32 %zext_ln84_36, %or_ln84_101" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1159 'xor' 'xor_ln84_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1160 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_73 = xor i32 %xor_ln84_72, %or_ln84_18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1160 'xor' 'xor_ln84_73' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_54 = add i32 %xor_ln84_73, %xor_ln84_75" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1161 'add' 'add_ln84_54' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1162 [1/1] (1.20ns)   --->   "%add_ln84_55 = add i32 %add_ln84_35, %add_ln84_8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1162 'add' 'add_ln84_55' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1163 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_56 = add i32 %add_ln84_55, %add_ln84_54" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1163 'add' 'add_ln84_56' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_77)   --->   "%lshr_ln84_19 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_53, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1164 'partselect' 'lshr_ln84_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_77)   --->   "%trunc_ln84_76 = trunc i32 %add_ln84_53 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1165 'trunc' 'trunc_ln84_76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_77)   --->   "%or_ln84_19 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_76, i15 %lshr_ln84_19)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1166 'bitconcatenate' 'or_ln84_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_77)   --->   "%lshr_ln84_109 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_53, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1167 'partselect' 'lshr_ln84_109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_77)   --->   "%trunc_ln84_77 = trunc i32 %add_ln84_53 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1168 'trunc' 'trunc_ln84_77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_77)   --->   "%or_ln84_104 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_77, i13 %lshr_ln84_109)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1169 'bitconcatenate' 'or_ln84_104' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_77)   --->   "%lshr_ln84_110 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_53, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1170 'partselect' 'lshr_ln84_110' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_77)   --->   "%zext_ln84_38 = zext i22 %lshr_ln84_110 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1171 'zext' 'zext_ln84_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_77)   --->   "%xor_ln84_76 = xor i32 %zext_ln84_38, %or_ln84_104" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1172 'xor' 'xor_ln84_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1173 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_77 = xor i32 %xor_ln84_76, %or_ln84_19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1173 'xor' 'xor_ln84_77' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_57 = add i32 %xor_ln84_77, %xor_ln84_79" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1174 'add' 'add_ln84_57' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1175 [1/1] (1.20ns)   --->   "%add_ln84_58 = add i32 %add_ln84_38, %add_ln84_11" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1175 'add' 'add_ln84_58' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1176 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_59 = add i32 %add_ln84_58, %add_ln84_57" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1176 'add' 'add_ln84_59' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_81)   --->   "%lshr_ln84_20 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_56, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1177 'partselect' 'lshr_ln84_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_81)   --->   "%trunc_ln84_80 = trunc i32 %add_ln84_56 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1178 'trunc' 'trunc_ln84_80' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_81)   --->   "%or_ln84_20 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_80, i15 %lshr_ln84_20)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1179 'bitconcatenate' 'or_ln84_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_81)   --->   "%lshr_ln84_114 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_56, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1180 'partselect' 'lshr_ln84_114' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_81)   --->   "%trunc_ln84_81 = trunc i32 %add_ln84_56 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1181 'trunc' 'trunc_ln84_81' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_81)   --->   "%or_ln84_107 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_81, i13 %lshr_ln84_114)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1182 'bitconcatenate' 'or_ln84_107' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_81)   --->   "%lshr_ln84_115 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_56, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1183 'partselect' 'lshr_ln84_115' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_81)   --->   "%zext_ln84_40 = zext i22 %lshr_ln84_115 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1184 'zext' 'zext_ln84_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_81)   --->   "%xor_ln84_80 = xor i32 %zext_ln84_40, %or_ln84_107" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1185 'xor' 'xor_ln84_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1186 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_81 = xor i32 %xor_ln84_80, %or_ln84_20" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1186 'xor' 'xor_ln84_81' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_60 = add i32 %xor_ln84_81, %xor_ln84_83" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1187 'add' 'add_ln84_60' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1188 [1/1] (1.20ns)   --->   "%add_ln84_61 = add i32 %add_ln84_41, %add_ln84_14" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1188 'add' 'add_ln84_61' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1189 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_62 = add i32 %add_ln84_61, %add_ln84_60" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1189 'add' 'add_ln84_62' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_85)   --->   "%lshr_ln84_21 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_59, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1190 'partselect' 'lshr_ln84_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_85)   --->   "%trunc_ln84_84 = trunc i32 %add_ln84_59 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1191 'trunc' 'trunc_ln84_84' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_85)   --->   "%or_ln84_21 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_84, i15 %lshr_ln84_21)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1192 'bitconcatenate' 'or_ln84_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_85)   --->   "%lshr_ln84_119 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_59, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1193 'partselect' 'lshr_ln84_119' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_85)   --->   "%trunc_ln84_85 = trunc i32 %add_ln84_59 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1194 'trunc' 'trunc_ln84_85' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_85)   --->   "%or_ln84_110 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_85, i13 %lshr_ln84_119)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1195 'bitconcatenate' 'or_ln84_110' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_85)   --->   "%lshr_ln84_120 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_59, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1196 'partselect' 'lshr_ln84_120' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_85)   --->   "%zext_ln84_42 = zext i22 %lshr_ln84_120 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1197 'zext' 'zext_ln84_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_85)   --->   "%xor_ln84_84 = xor i32 %zext_ln84_42, %or_ln84_110" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1198 'xor' 'xor_ln84_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1199 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_85 = xor i32 %xor_ln84_84, %or_ln84_21" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1199 'xor' 'xor_ln84_85' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_63 = add i32 %xor_ln84_85, %xor_ln84_87" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1200 'add' 'add_ln84_63' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1201 [1/1] (1.20ns)   --->   "%add_ln84_64 = add i32 %add_ln84_44, %add_ln84_17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1201 'add' 'add_ln84_64' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1202 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_65 = add i32 %add_ln84_64, %add_ln84_63" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1202 'add' 'add_ln84_65' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_89)   --->   "%lshr_ln84_22 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_62, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1203 'partselect' 'lshr_ln84_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_89)   --->   "%trunc_ln84_88 = trunc i32 %add_ln84_62 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1204 'trunc' 'trunc_ln84_88' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_89)   --->   "%or_ln84_22 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_88, i15 %lshr_ln84_22)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1205 'bitconcatenate' 'or_ln84_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_89)   --->   "%lshr_ln84_124 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_62, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1206 'partselect' 'lshr_ln84_124' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_89)   --->   "%trunc_ln84_89 = trunc i32 %add_ln84_62 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1207 'trunc' 'trunc_ln84_89' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_89)   --->   "%or_ln84_113 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_89, i13 %lshr_ln84_124)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1208 'bitconcatenate' 'or_ln84_113' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_89)   --->   "%lshr_ln84_125 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_62, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1209 'partselect' 'lshr_ln84_125' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_89)   --->   "%zext_ln84_44 = zext i22 %lshr_ln84_125 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1210 'zext' 'zext_ln84_44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_89)   --->   "%xor_ln84_88 = xor i32 %zext_ln84_44, %or_ln84_113" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1211 'xor' 'xor_ln84_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1212 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_89 = xor i32 %xor_ln84_88, %or_ln84_22" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1212 'xor' 'xor_ln84_89' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_66 = add i32 %xor_ln84_89, %xor_ln84_91" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1213 'add' 'add_ln84_66' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1214 [1/1] (1.20ns)   --->   "%add_ln84_67 = add i32 %add_ln84_47, %add_ln84_20" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1214 'add' 'add_ln84_67' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1215 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_68 = add i32 %add_ln84_67, %add_ln84_66" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1215 'add' 'add_ln84_68' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_93)   --->   "%lshr_ln84_23 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_65, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1216 'partselect' 'lshr_ln84_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_93)   --->   "%trunc_ln84_92 = trunc i32 %add_ln84_65 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1217 'trunc' 'trunc_ln84_92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_93)   --->   "%or_ln84_23 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_92, i15 %lshr_ln84_23)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1218 'bitconcatenate' 'or_ln84_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_93)   --->   "%lshr_ln84_129 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_65, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1219 'partselect' 'lshr_ln84_129' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_93)   --->   "%trunc_ln84_93 = trunc i32 %add_ln84_65 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1220 'trunc' 'trunc_ln84_93' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_93)   --->   "%or_ln84_116 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_93, i13 %lshr_ln84_129)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1221 'bitconcatenate' 'or_ln84_116' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_93)   --->   "%lshr_ln84_130 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_65, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1222 'partselect' 'lshr_ln84_130' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_93)   --->   "%zext_ln84_46 = zext i22 %lshr_ln84_130 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1223 'zext' 'zext_ln84_46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_93)   --->   "%xor_ln84_92 = xor i32 %zext_ln84_46, %or_ln84_116" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1224 'xor' 'xor_ln84_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1225 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_93 = xor i32 %xor_ln84_92, %or_ln84_23" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1225 'xor' 'xor_ln84_93' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_69 = add i32 %xor_ln84_93, %xor_ln84_95" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1226 'add' 'add_ln84_69' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1227 [1/1] (1.20ns)   --->   "%add_ln84_70 = add i32 %add_ln84_50, %add_ln84_23" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1227 'add' 'add_ln84_70' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1228 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_71 = add i32 %add_ln84_70, %add_ln84_69" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1228 'add' 'add_ln84_71' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_97)   --->   "%lshr_ln84_24 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_68, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1229 'partselect' 'lshr_ln84_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_97)   --->   "%trunc_ln84_96 = trunc i32 %add_ln84_68 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1230 'trunc' 'trunc_ln84_96' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_97)   --->   "%or_ln84_24 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_96, i15 %lshr_ln84_24)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1231 'bitconcatenate' 'or_ln84_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_97)   --->   "%lshr_ln84_134 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_68, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1232 'partselect' 'lshr_ln84_134' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_97)   --->   "%trunc_ln84_97 = trunc i32 %add_ln84_68 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1233 'trunc' 'trunc_ln84_97' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_97)   --->   "%or_ln84_119 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_97, i13 %lshr_ln84_134)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1234 'bitconcatenate' 'or_ln84_119' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_97)   --->   "%lshr_ln84_135 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_68, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1235 'partselect' 'lshr_ln84_135' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_97)   --->   "%zext_ln84_48 = zext i22 %lshr_ln84_135 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1236 'zext' 'zext_ln84_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_97)   --->   "%xor_ln84_96 = xor i32 %zext_ln84_48, %or_ln84_119" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1237 'xor' 'xor_ln84_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1238 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_97 = xor i32 %xor_ln84_96, %or_ln84_24" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1238 'xor' 'xor_ln84_97' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1239 [1/1] (1.20ns)   --->   "%add_ln84_73 = add i32 %add_ln84_53, %add_ln84_26" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1239 'add' 'add_ln84_73' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_101)   --->   "%lshr_ln84_25 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_71, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1240 'partselect' 'lshr_ln84_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_101)   --->   "%trunc_ln84_100 = trunc i32 %add_ln84_71 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1241 'trunc' 'trunc_ln84_100' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_101)   --->   "%or_ln84_25 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_100, i15 %lshr_ln84_25)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1242 'bitconcatenate' 'or_ln84_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_101)   --->   "%lshr_ln84_139 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_71, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1243 'partselect' 'lshr_ln84_139' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_101)   --->   "%trunc_ln84_101 = trunc i32 %add_ln84_71 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1244 'trunc' 'trunc_ln84_101' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_101)   --->   "%or_ln84_122 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_101, i13 %lshr_ln84_139)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1245 'bitconcatenate' 'or_ln84_122' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_101)   --->   "%lshr_ln84_140 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_71, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1246 'partselect' 'lshr_ln84_140' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_101)   --->   "%zext_ln84_50 = zext i22 %lshr_ln84_140 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1247 'zext' 'zext_ln84_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_101)   --->   "%xor_ln84_100 = xor i32 %zext_ln84_50, %or_ln84_122" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1248 'xor' 'xor_ln84_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1249 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_101 = xor i32 %xor_ln84_100, %or_ln84_25" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1249 'xor' 'xor_ln84_101' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1250 [1/1] (1.20ns)   --->   "%add_ln84_76 = add i32 %add_ln84_56, %add_ln84_29" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1250 'add' 'add_ln84_76' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_111)   --->   "%lshr_ln84_151 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_38, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1251 'partselect' 'lshr_ln84_151' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_111)   --->   "%trunc_ln84_110 = trunc i32 %add_ln84_38 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1252 'trunc' 'trunc_ln84_110' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_111)   --->   "%or_ln84_129 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_110, i25 %lshr_ln84_151)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1253 'bitconcatenate' 'or_ln84_129' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_111)   --->   "%lshr_ln84_152 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_38, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1254 'partselect' 'lshr_ln84_152' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_111)   --->   "%trunc_ln84_111 = trunc i32 %add_ln84_38 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1255 'trunc' 'trunc_ln84_111' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_111)   --->   "%or_ln84_130 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_111, i14 %lshr_ln84_152)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1256 'bitconcatenate' 'or_ln84_130' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_111)   --->   "%lshr_ln84_153 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_38, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1257 'partselect' 'lshr_ln84_153' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_111)   --->   "%zext_ln84_55 = zext i29 %lshr_ln84_153 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1258 'zext' 'zext_ln84_55' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_111)   --->   "%xor_ln84_110 = xor i32 %zext_ln84_55, %or_ln84_130" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1259 'xor' 'xor_ln84_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1260 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_111 = xor i32 %xor_ln84_110, %or_ln84_129" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1260 'xor' 'xor_ln84_111' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_115)   --->   "%lshr_ln84_156 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_41, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1261 'partselect' 'lshr_ln84_156' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_115)   --->   "%trunc_ln84_114 = trunc i32 %add_ln84_41 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1262 'trunc' 'trunc_ln84_114' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_115)   --->   "%or_ln84_132 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_114, i25 %lshr_ln84_156)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1263 'bitconcatenate' 'or_ln84_132' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_115)   --->   "%lshr_ln84_157 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_41, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1264 'partselect' 'lshr_ln84_157' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_115)   --->   "%trunc_ln84_115 = trunc i32 %add_ln84_41 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1265 'trunc' 'trunc_ln84_115' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_115)   --->   "%or_ln84_133 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_115, i14 %lshr_ln84_157)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1266 'bitconcatenate' 'or_ln84_133' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_115)   --->   "%lshr_ln84_158 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_41, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1267 'partselect' 'lshr_ln84_158' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_115)   --->   "%zext_ln84_57 = zext i29 %lshr_ln84_158 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1268 'zext' 'zext_ln84_57' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_115)   --->   "%xor_ln84_114 = xor i32 %zext_ln84_57, %or_ln84_133" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1269 'xor' 'xor_ln84_114' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1270 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_115 = xor i32 %xor_ln84_114, %or_ln84_132" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1270 'xor' 'xor_ln84_115' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_119)   --->   "%lshr_ln84_161 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_44, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1271 'partselect' 'lshr_ln84_161' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_119)   --->   "%trunc_ln84_118 = trunc i32 %add_ln84_44 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1272 'trunc' 'trunc_ln84_118' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_119)   --->   "%or_ln84_135 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_118, i25 %lshr_ln84_161)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1273 'bitconcatenate' 'or_ln84_135' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_119)   --->   "%lshr_ln84_162 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_44, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1274 'partselect' 'lshr_ln84_162' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_119)   --->   "%trunc_ln84_119 = trunc i32 %add_ln84_44 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1275 'trunc' 'trunc_ln84_119' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_119)   --->   "%or_ln84_136 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_119, i14 %lshr_ln84_162)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1276 'bitconcatenate' 'or_ln84_136' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_119)   --->   "%lshr_ln84_163 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_44, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1277 'partselect' 'lshr_ln84_163' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_119)   --->   "%zext_ln84_59 = zext i29 %lshr_ln84_163 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1278 'zext' 'zext_ln84_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_119)   --->   "%xor_ln84_118 = xor i32 %zext_ln84_59, %or_ln84_136" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1279 'xor' 'xor_ln84_118' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1280 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_119 = xor i32 %xor_ln84_118, %or_ln84_135" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1280 'xor' 'xor_ln84_119' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_123)   --->   "%lshr_ln84_166 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_47, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1281 'partselect' 'lshr_ln84_166' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_123)   --->   "%trunc_ln84_122 = trunc i32 %add_ln84_47 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1282 'trunc' 'trunc_ln84_122' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_123)   --->   "%or_ln84_138 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_122, i25 %lshr_ln84_166)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1283 'bitconcatenate' 'or_ln84_138' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_123)   --->   "%lshr_ln84_167 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_47, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1284 'partselect' 'lshr_ln84_167' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_123)   --->   "%trunc_ln84_123 = trunc i32 %add_ln84_47 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1285 'trunc' 'trunc_ln84_123' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_123)   --->   "%or_ln84_139 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_123, i14 %lshr_ln84_167)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1286 'bitconcatenate' 'or_ln84_139' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_123)   --->   "%lshr_ln84_168 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_47, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1287 'partselect' 'lshr_ln84_168' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_123)   --->   "%zext_ln84_61 = zext i29 %lshr_ln84_168 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1288 'zext' 'zext_ln84_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_123)   --->   "%xor_ln84_122 = xor i32 %zext_ln84_61, %or_ln84_139" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1289 'xor' 'xor_ln84_122' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1290 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_123 = xor i32 %xor_ln84_122, %or_ln84_138" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1290 'xor' 'xor_ln84_123' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_127)   --->   "%lshr_ln84_171 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_50, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1291 'partselect' 'lshr_ln84_171' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_127)   --->   "%trunc_ln84_126 = trunc i32 %add_ln84_50 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1292 'trunc' 'trunc_ln84_126' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_127)   --->   "%or_ln84_141 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_126, i25 %lshr_ln84_171)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1293 'bitconcatenate' 'or_ln84_141' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_127)   --->   "%lshr_ln84_172 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_50, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1294 'partselect' 'lshr_ln84_172' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_127)   --->   "%trunc_ln84_127 = trunc i32 %add_ln84_50 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1295 'trunc' 'trunc_ln84_127' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_127)   --->   "%or_ln84_142 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_127, i14 %lshr_ln84_172)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1296 'bitconcatenate' 'or_ln84_142' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_127)   --->   "%lshr_ln84_173 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_50, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1297 'partselect' 'lshr_ln84_173' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_127)   --->   "%zext_ln84_63 = zext i29 %lshr_ln84_173 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1298 'zext' 'zext_ln84_63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_127)   --->   "%xor_ln84_126 = xor i32 %zext_ln84_63, %or_ln84_142" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1299 'xor' 'xor_ln84_126' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1300 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_127 = xor i32 %xor_ln84_126, %or_ln84_141" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1300 'xor' 'xor_ln84_127' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_131)   --->   "%lshr_ln84_176 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_53, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1301 'partselect' 'lshr_ln84_176' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_131)   --->   "%trunc_ln84_130 = trunc i32 %add_ln84_53 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1302 'trunc' 'trunc_ln84_130' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_131)   --->   "%or_ln84_144 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_130, i25 %lshr_ln84_176)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1303 'bitconcatenate' 'or_ln84_144' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_131)   --->   "%lshr_ln84_177 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_53, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1304 'partselect' 'lshr_ln84_177' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_131)   --->   "%trunc_ln84_131 = trunc i32 %add_ln84_53 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1305 'trunc' 'trunc_ln84_131' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_131)   --->   "%or_ln84_145 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_131, i14 %lshr_ln84_177)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1306 'bitconcatenate' 'or_ln84_145' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_131)   --->   "%lshr_ln84_178 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_53, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1307 'partselect' 'lshr_ln84_178' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_131)   --->   "%zext_ln84_65 = zext i29 %lshr_ln84_178 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1308 'zext' 'zext_ln84_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_131)   --->   "%xor_ln84_130 = xor i32 %zext_ln84_65, %or_ln84_145" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1309 'xor' 'xor_ln84_130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1310 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_131 = xor i32 %xor_ln84_130, %or_ln84_144" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1310 'xor' 'xor_ln84_131' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_135)   --->   "%lshr_ln84_181 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_56, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1311 'partselect' 'lshr_ln84_181' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_135)   --->   "%trunc_ln84_134 = trunc i32 %add_ln84_56 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1312 'trunc' 'trunc_ln84_134' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_135)   --->   "%or_ln84_147 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_134, i25 %lshr_ln84_181)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1313 'bitconcatenate' 'or_ln84_147' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_135)   --->   "%lshr_ln84_182 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_56, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1314 'partselect' 'lshr_ln84_182' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_135)   --->   "%trunc_ln84_135 = trunc i32 %add_ln84_56 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1315 'trunc' 'trunc_ln84_135' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_135)   --->   "%or_ln84_148 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_135, i14 %lshr_ln84_182)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1316 'bitconcatenate' 'or_ln84_148' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_135)   --->   "%lshr_ln84_183 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_56, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1317 'partselect' 'lshr_ln84_183' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_135)   --->   "%zext_ln84_67 = zext i29 %lshr_ln84_183 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1318 'zext' 'zext_ln84_67' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_135)   --->   "%xor_ln84_134 = xor i32 %zext_ln84_67, %or_ln84_148" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1319 'xor' 'xor_ln84_134' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1320 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_135 = xor i32 %xor_ln84_134, %or_ln84_147" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1320 'xor' 'xor_ln84_135' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_139)   --->   "%lshr_ln84_186 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_59, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1321 'partselect' 'lshr_ln84_186' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_139)   --->   "%trunc_ln84_138 = trunc i32 %add_ln84_59 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1322 'trunc' 'trunc_ln84_138' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_139)   --->   "%or_ln84_150 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_138, i25 %lshr_ln84_186)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1323 'bitconcatenate' 'or_ln84_150' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_139)   --->   "%lshr_ln84_187 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_59, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1324 'partselect' 'lshr_ln84_187' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_139)   --->   "%trunc_ln84_139 = trunc i32 %add_ln84_59 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1325 'trunc' 'trunc_ln84_139' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_139)   --->   "%or_ln84_151 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_139, i14 %lshr_ln84_187)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1326 'bitconcatenate' 'or_ln84_151' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_139)   --->   "%lshr_ln84_188 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_59, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1327 'partselect' 'lshr_ln84_188' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_139)   --->   "%zext_ln84_69 = zext i29 %lshr_ln84_188 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1328 'zext' 'zext_ln84_69' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_139)   --->   "%xor_ln84_138 = xor i32 %zext_ln84_69, %or_ln84_151" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1329 'xor' 'xor_ln84_138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1330 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_139 = xor i32 %xor_ln84_138, %or_ln84_150" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1330 'xor' 'xor_ln84_139' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_143)   --->   "%lshr_ln84_191 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_62, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1331 'partselect' 'lshr_ln84_191' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_143)   --->   "%trunc_ln84_142 = trunc i32 %add_ln84_62 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1332 'trunc' 'trunc_ln84_142' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_143)   --->   "%or_ln84_153 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_142, i25 %lshr_ln84_191)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1333 'bitconcatenate' 'or_ln84_153' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_143)   --->   "%lshr_ln84_192 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_62, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1334 'partselect' 'lshr_ln84_192' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_143)   --->   "%trunc_ln84_143 = trunc i32 %add_ln84_62 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1335 'trunc' 'trunc_ln84_143' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_143)   --->   "%or_ln84_154 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_143, i14 %lshr_ln84_192)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1336 'bitconcatenate' 'or_ln84_154' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_143)   --->   "%lshr_ln84_193 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_62, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1337 'partselect' 'lshr_ln84_193' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_143)   --->   "%zext_ln84_71 = zext i29 %lshr_ln84_193 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1338 'zext' 'zext_ln84_71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_143)   --->   "%xor_ln84_142 = xor i32 %zext_ln84_71, %or_ln84_154" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1339 'xor' 'xor_ln84_142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1340 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_143 = xor i32 %xor_ln84_142, %or_ln84_153" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1340 'xor' 'xor_ln84_143' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_147)   --->   "%lshr_ln84_196 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_65, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1341 'partselect' 'lshr_ln84_196' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_147)   --->   "%trunc_ln84_146 = trunc i32 %add_ln84_65 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1342 'trunc' 'trunc_ln84_146' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_147)   --->   "%or_ln84_156 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_146, i25 %lshr_ln84_196)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1343 'bitconcatenate' 'or_ln84_156' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_147)   --->   "%lshr_ln84_197 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_65, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1344 'partselect' 'lshr_ln84_197' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_147)   --->   "%trunc_ln84_147 = trunc i32 %add_ln84_65 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1345 'trunc' 'trunc_ln84_147' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_147)   --->   "%or_ln84_157 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_147, i14 %lshr_ln84_197)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1346 'bitconcatenate' 'or_ln84_157' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_147)   --->   "%lshr_ln84_198 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_65, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1347 'partselect' 'lshr_ln84_198' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_147)   --->   "%zext_ln84_73 = zext i29 %lshr_ln84_198 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1348 'zext' 'zext_ln84_73' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_147)   --->   "%xor_ln84_146 = xor i32 %zext_ln84_73, %or_ln84_157" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1349 'xor' 'xor_ln84_146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1350 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_147 = xor i32 %xor_ln84_146, %or_ln84_156" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1350 'xor' 'xor_ln84_147' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_151)   --->   "%lshr_ln84_201 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_68, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1351 'partselect' 'lshr_ln84_201' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_151)   --->   "%trunc_ln84_150 = trunc i32 %add_ln84_68 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1352 'trunc' 'trunc_ln84_150' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_151)   --->   "%or_ln84_159 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_150, i25 %lshr_ln84_201)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1353 'bitconcatenate' 'or_ln84_159' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_151)   --->   "%lshr_ln84_202 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_68, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1354 'partselect' 'lshr_ln84_202' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_151)   --->   "%trunc_ln84_151 = trunc i32 %add_ln84_68 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1355 'trunc' 'trunc_ln84_151' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_151)   --->   "%or_ln84_160 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_151, i14 %lshr_ln84_202)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1356 'bitconcatenate' 'or_ln84_160' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_151)   --->   "%lshr_ln84_203 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_68, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1357 'partselect' 'lshr_ln84_203' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_151)   --->   "%zext_ln84_75 = zext i29 %lshr_ln84_203 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1358 'zext' 'zext_ln84_75' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_151)   --->   "%xor_ln84_150 = xor i32 %zext_ln84_75, %or_ln84_160" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1359 'xor' 'xor_ln84_150' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1360 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_151 = xor i32 %xor_ln84_150, %or_ln84_159" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1360 'xor' 'xor_ln84_151' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_155)   --->   "%lshr_ln84_206 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_71, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1361 'partselect' 'lshr_ln84_206' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_155)   --->   "%trunc_ln84_154 = trunc i32 %add_ln84_71 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1362 'trunc' 'trunc_ln84_154' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_155)   --->   "%or_ln84_162 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_154, i25 %lshr_ln84_206)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1363 'bitconcatenate' 'or_ln84_162' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_155)   --->   "%lshr_ln84_207 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_71, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1364 'partselect' 'lshr_ln84_207' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_155)   --->   "%trunc_ln84_155 = trunc i32 %add_ln84_71 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1365 'trunc' 'trunc_ln84_155' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_155)   --->   "%or_ln84_163 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_155, i14 %lshr_ln84_207)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1366 'bitconcatenate' 'or_ln84_163' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_155)   --->   "%lshr_ln84_208 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_71, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1367 'partselect' 'lshr_ln84_208' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_155)   --->   "%zext_ln84_77 = zext i29 %lshr_ln84_208 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1368 'zext' 'zext_ln84_77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_155)   --->   "%xor_ln84_154 = xor i32 %zext_ln84_77, %or_ln84_163" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1369 'xor' 'xor_ln84_154' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1370 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_155 = xor i32 %xor_ln84_154, %or_ln84_162" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1370 'xor' 'xor_ln84_155' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.74>
ST_19 : Operation 1371 [1/1] (1.35ns)   --->   "store i32 %add_ln84_44, i32* %m_addr_31, align 8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1371 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 1372 [1/1] (1.35ns)   --->   "store i32 %add_ln84_47, i32* %m_addr_32, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1372 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 1373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_72 = add i32 %xor_ln84_97, %xor_ln84_99" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1373 'add' 'add_ln84_72' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1374 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_74 = add i32 %add_ln84_73, %add_ln84_72" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1374 'add' 'add_ln84_74' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_75 = add i32 %xor_ln84_101, %xor_ln84_103" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1375 'add' 'add_ln84_75' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1376 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_77 = add i32 %add_ln84_76, %add_ln84_75" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1376 'add' 'add_ln84_77' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_105)   --->   "%lshr_ln84_26 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_74, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1377 'partselect' 'lshr_ln84_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_105)   --->   "%trunc_ln84_104 = trunc i32 %add_ln84_74 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1378 'trunc' 'trunc_ln84_104' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_105)   --->   "%or_ln84_26 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_104, i15 %lshr_ln84_26)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1379 'bitconcatenate' 'or_ln84_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_105)   --->   "%lshr_ln84_144 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_74, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1380 'partselect' 'lshr_ln84_144' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_105)   --->   "%trunc_ln84_105 = trunc i32 %add_ln84_74 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1381 'trunc' 'trunc_ln84_105' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_105)   --->   "%or_ln84_125 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_105, i13 %lshr_ln84_144)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1382 'bitconcatenate' 'or_ln84_125' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_105)   --->   "%lshr_ln84_145 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_74, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1383 'partselect' 'lshr_ln84_145' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_105)   --->   "%zext_ln84_52 = zext i22 %lshr_ln84_145 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1384 'zext' 'zext_ln84_52' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_105)   --->   "%xor_ln84_104 = xor i32 %zext_ln84_52, %or_ln84_125" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1385 'xor' 'xor_ln84_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1386 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_105 = xor i32 %xor_ln84_104, %or_ln84_26" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1386 'xor' 'xor_ln84_105' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_78 = add i32 %xor_ln84_105, %xor_ln84_107" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1387 'add' 'add_ln84_78' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1388 [1/1] (1.20ns)   --->   "%add_ln84_79 = add i32 %add_ln84_59, %add_ln84_32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1388 'add' 'add_ln84_79' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1389 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_80 = add i32 %add_ln84_79, %add_ln84_78" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1389 'add' 'add_ln84_80' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_109)   --->   "%lshr_ln84_27 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_77, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1390 'partselect' 'lshr_ln84_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_109)   --->   "%trunc_ln84_108 = trunc i32 %add_ln84_77 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1391 'trunc' 'trunc_ln84_108' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_109)   --->   "%or_ln84_27 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_108, i15 %lshr_ln84_27)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1392 'bitconcatenate' 'or_ln84_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_109)   --->   "%lshr_ln84_149 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_77, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1393 'partselect' 'lshr_ln84_149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_109)   --->   "%trunc_ln84_109 = trunc i32 %add_ln84_77 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1394 'trunc' 'trunc_ln84_109' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_109)   --->   "%or_ln84_128 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_109, i13 %lshr_ln84_149)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1395 'bitconcatenate' 'or_ln84_128' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_109)   --->   "%lshr_ln84_150 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_77, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1396 'partselect' 'lshr_ln84_150' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_109)   --->   "%zext_ln84_54 = zext i22 %lshr_ln84_150 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1397 'zext' 'zext_ln84_54' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_109)   --->   "%xor_ln84_108 = xor i32 %zext_ln84_54, %or_ln84_128" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1398 'xor' 'xor_ln84_108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1399 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_109 = xor i32 %xor_ln84_108, %or_ln84_27" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1399 'xor' 'xor_ln84_109' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_81 = add i32 %xor_ln84_109, %xor_ln84_111" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1400 'add' 'add_ln84_81' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1401 [1/1] (1.20ns)   --->   "%add_ln84_82 = add i32 %add_ln84_62, %add_ln84_35" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1401 'add' 'add_ln84_82' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1402 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_83 = add i32 %add_ln84_82, %add_ln84_81" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1402 'add' 'add_ln84_83' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_113)   --->   "%lshr_ln84_28 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_80, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1403 'partselect' 'lshr_ln84_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_113)   --->   "%trunc_ln84_112 = trunc i32 %add_ln84_80 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1404 'trunc' 'trunc_ln84_112' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_113)   --->   "%or_ln84_28 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_112, i15 %lshr_ln84_28)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1405 'bitconcatenate' 'or_ln84_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_113)   --->   "%lshr_ln84_154 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_80, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1406 'partselect' 'lshr_ln84_154' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_113)   --->   "%trunc_ln84_113 = trunc i32 %add_ln84_80 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1407 'trunc' 'trunc_ln84_113' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_113)   --->   "%or_ln84_131 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_113, i13 %lshr_ln84_154)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1408 'bitconcatenate' 'or_ln84_131' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_113)   --->   "%lshr_ln84_155 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_80, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1409 'partselect' 'lshr_ln84_155' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_113)   --->   "%zext_ln84_56 = zext i22 %lshr_ln84_155 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1410 'zext' 'zext_ln84_56' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_113)   --->   "%xor_ln84_112 = xor i32 %zext_ln84_56, %or_ln84_131" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1411 'xor' 'xor_ln84_112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1412 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_113 = xor i32 %xor_ln84_112, %or_ln84_28" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1412 'xor' 'xor_ln84_113' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_84 = add i32 %xor_ln84_113, %xor_ln84_115" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1413 'add' 'add_ln84_84' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1414 [1/1] (1.20ns)   --->   "%add_ln84_85 = add i32 %add_ln84_65, %add_ln84_38" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1414 'add' 'add_ln84_85' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1415 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_86 = add i32 %add_ln84_85, %add_ln84_84" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1415 'add' 'add_ln84_86' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_117)   --->   "%lshr_ln84_29 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_83, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1416 'partselect' 'lshr_ln84_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_117)   --->   "%trunc_ln84_116 = trunc i32 %add_ln84_83 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1417 'trunc' 'trunc_ln84_116' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_117)   --->   "%or_ln84_29 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_116, i15 %lshr_ln84_29)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1418 'bitconcatenate' 'or_ln84_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_117)   --->   "%lshr_ln84_159 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_83, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1419 'partselect' 'lshr_ln84_159' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_117)   --->   "%trunc_ln84_117 = trunc i32 %add_ln84_83 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1420 'trunc' 'trunc_ln84_117' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_117)   --->   "%or_ln84_134 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_117, i13 %lshr_ln84_159)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1421 'bitconcatenate' 'or_ln84_134' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_117)   --->   "%lshr_ln84_160 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_83, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1422 'partselect' 'lshr_ln84_160' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_117)   --->   "%zext_ln84_58 = zext i22 %lshr_ln84_160 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1423 'zext' 'zext_ln84_58' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_117)   --->   "%xor_ln84_116 = xor i32 %zext_ln84_58, %or_ln84_134" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1424 'xor' 'xor_ln84_116' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1425 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_117 = xor i32 %xor_ln84_116, %or_ln84_29" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1425 'xor' 'xor_ln84_117' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_87 = add i32 %xor_ln84_117, %xor_ln84_119" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1426 'add' 'add_ln84_87' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1427 [1/1] (1.20ns)   --->   "%add_ln84_88 = add i32 %add_ln84_68, %add_ln84_41" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1427 'add' 'add_ln84_88' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1428 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_89 = add i32 %add_ln84_88, %add_ln84_87" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1428 'add' 'add_ln84_89' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_121)   --->   "%lshr_ln84_30 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_86, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1429 'partselect' 'lshr_ln84_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_121)   --->   "%trunc_ln84_120 = trunc i32 %add_ln84_86 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1430 'trunc' 'trunc_ln84_120' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_121)   --->   "%or_ln84_30 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_120, i15 %lshr_ln84_30)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1431 'bitconcatenate' 'or_ln84_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_121)   --->   "%lshr_ln84_164 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_86, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1432 'partselect' 'lshr_ln84_164' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_121)   --->   "%trunc_ln84_121 = trunc i32 %add_ln84_86 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1433 'trunc' 'trunc_ln84_121' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_121)   --->   "%or_ln84_137 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_121, i13 %lshr_ln84_164)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1434 'bitconcatenate' 'or_ln84_137' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_121)   --->   "%lshr_ln84_165 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_86, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1435 'partselect' 'lshr_ln84_165' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_121)   --->   "%zext_ln84_60 = zext i22 %lshr_ln84_165 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1436 'zext' 'zext_ln84_60' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_121)   --->   "%xor_ln84_120 = xor i32 %zext_ln84_60, %or_ln84_137" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1437 'xor' 'xor_ln84_120' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1438 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_121 = xor i32 %xor_ln84_120, %or_ln84_30" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1438 'xor' 'xor_ln84_121' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_90 = add i32 %xor_ln84_121, %xor_ln84_123" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1439 'add' 'add_ln84_90' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1440 [1/1] (1.20ns)   --->   "%add_ln84_91 = add i32 %add_ln84_71, %add_ln84_44" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1440 'add' 'add_ln84_91' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1441 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_92 = add i32 %add_ln84_91, %add_ln84_90" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1441 'add' 'add_ln84_92' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_125)   --->   "%lshr_ln84_31 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_89, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1442 'partselect' 'lshr_ln84_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_125)   --->   "%trunc_ln84_124 = trunc i32 %add_ln84_89 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1443 'trunc' 'trunc_ln84_124' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_125)   --->   "%or_ln84_31 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_124, i15 %lshr_ln84_31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1444 'bitconcatenate' 'or_ln84_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_125)   --->   "%lshr_ln84_169 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_89, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1445 'partselect' 'lshr_ln84_169' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_125)   --->   "%trunc_ln84_125 = trunc i32 %add_ln84_89 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1446 'trunc' 'trunc_ln84_125' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_125)   --->   "%or_ln84_140 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_125, i13 %lshr_ln84_169)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1447 'bitconcatenate' 'or_ln84_140' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_125)   --->   "%lshr_ln84_170 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_89, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1448 'partselect' 'lshr_ln84_170' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_125)   --->   "%zext_ln84_62 = zext i22 %lshr_ln84_170 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1449 'zext' 'zext_ln84_62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_125)   --->   "%xor_ln84_124 = xor i32 %zext_ln84_62, %or_ln84_140" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1450 'xor' 'xor_ln84_124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1451 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_125 = xor i32 %xor_ln84_124, %or_ln84_31" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1451 'xor' 'xor_ln84_125' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_93 = add i32 %xor_ln84_125, %xor_ln84_127" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1452 'add' 'add_ln84_93' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1453 [1/1] (1.20ns)   --->   "%add_ln84_94 = add i32 %add_ln84_74, %add_ln84_47" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1453 'add' 'add_ln84_94' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1454 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_95 = add i32 %add_ln84_94, %add_ln84_93" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1454 'add' 'add_ln84_95' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_129)   --->   "%lshr_ln84_32 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_92, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1455 'partselect' 'lshr_ln84_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_129)   --->   "%trunc_ln84_128 = trunc i32 %add_ln84_92 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1456 'trunc' 'trunc_ln84_128' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_129)   --->   "%or_ln84_32 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_128, i15 %lshr_ln84_32)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1457 'bitconcatenate' 'or_ln84_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_129)   --->   "%lshr_ln84_174 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_92, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1458 'partselect' 'lshr_ln84_174' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_129)   --->   "%trunc_ln84_129 = trunc i32 %add_ln84_92 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1459 'trunc' 'trunc_ln84_129' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_129)   --->   "%or_ln84_143 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_129, i13 %lshr_ln84_174)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1460 'bitconcatenate' 'or_ln84_143' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_129)   --->   "%lshr_ln84_175 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_92, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1461 'partselect' 'lshr_ln84_175' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_129)   --->   "%zext_ln84_64 = zext i22 %lshr_ln84_175 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1462 'zext' 'zext_ln84_64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_129)   --->   "%xor_ln84_128 = xor i32 %zext_ln84_64, %or_ln84_143" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1463 'xor' 'xor_ln84_128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1464 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_129 = xor i32 %xor_ln84_128, %or_ln84_32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1464 'xor' 'xor_ln84_129' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_96 = add i32 %xor_ln84_129, %xor_ln84_131" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1465 'add' 'add_ln84_96' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1466 [1/1] (1.20ns)   --->   "%add_ln84_97 = add i32 %add_ln84_77, %add_ln84_50" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1466 'add' 'add_ln84_97' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1467 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_98 = add i32 %add_ln84_97, %add_ln84_96" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1467 'add' 'add_ln84_98' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_133)   --->   "%lshr_ln84_33 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_95, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1468 'partselect' 'lshr_ln84_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_133)   --->   "%trunc_ln84_132 = trunc i32 %add_ln84_95 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1469 'trunc' 'trunc_ln84_132' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_133)   --->   "%or_ln84_33 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_132, i15 %lshr_ln84_33)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1470 'bitconcatenate' 'or_ln84_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_133)   --->   "%lshr_ln84_179 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_95, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1471 'partselect' 'lshr_ln84_179' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_133)   --->   "%trunc_ln84_133 = trunc i32 %add_ln84_95 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1472 'trunc' 'trunc_ln84_133' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_133)   --->   "%or_ln84_146 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_133, i13 %lshr_ln84_179)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1473 'bitconcatenate' 'or_ln84_146' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_133)   --->   "%lshr_ln84_180 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_95, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1474 'partselect' 'lshr_ln84_180' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_133)   --->   "%zext_ln84_66 = zext i22 %lshr_ln84_180 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1475 'zext' 'zext_ln84_66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_133)   --->   "%xor_ln84_132 = xor i32 %zext_ln84_66, %or_ln84_146" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1476 'xor' 'xor_ln84_132' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1477 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_133 = xor i32 %xor_ln84_132, %or_ln84_33" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1477 'xor' 'xor_ln84_133' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_99 = add i32 %xor_ln84_133, %xor_ln84_135" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1478 'add' 'add_ln84_99' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1479 [1/1] (1.20ns)   --->   "%add_ln84_100 = add i32 %add_ln84_80, %add_ln84_53" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1479 'add' 'add_ln84_100' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1480 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_101 = add i32 %add_ln84_100, %add_ln84_99" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1480 'add' 'add_ln84_101' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_137)   --->   "%lshr_ln84_34 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_98, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1481 'partselect' 'lshr_ln84_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_137)   --->   "%trunc_ln84_136 = trunc i32 %add_ln84_98 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1482 'trunc' 'trunc_ln84_136' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_137)   --->   "%or_ln84_34 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_136, i15 %lshr_ln84_34)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1483 'bitconcatenate' 'or_ln84_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_137)   --->   "%lshr_ln84_184 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_98, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1484 'partselect' 'lshr_ln84_184' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_137)   --->   "%trunc_ln84_137 = trunc i32 %add_ln84_98 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1485 'trunc' 'trunc_ln84_137' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_137)   --->   "%or_ln84_149 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_137, i13 %lshr_ln84_184)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1486 'bitconcatenate' 'or_ln84_149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_137)   --->   "%lshr_ln84_185 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_98, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1487 'partselect' 'lshr_ln84_185' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_137)   --->   "%zext_ln84_68 = zext i22 %lshr_ln84_185 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1488 'zext' 'zext_ln84_68' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_137)   --->   "%xor_ln84_136 = xor i32 %zext_ln84_68, %or_ln84_149" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1489 'xor' 'xor_ln84_136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1490 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_137 = xor i32 %xor_ln84_136, %or_ln84_34" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1490 'xor' 'xor_ln84_137' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_102 = add i32 %xor_ln84_137, %xor_ln84_139" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1491 'add' 'add_ln84_102' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1492 [1/1] (1.20ns)   --->   "%add_ln84_103 = add i32 %add_ln84_83, %add_ln84_56" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1492 'add' 'add_ln84_103' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1493 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_104 = add i32 %add_ln84_103, %add_ln84_102" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1493 'add' 'add_ln84_104' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_141)   --->   "%lshr_ln84_35 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_101, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1494 'partselect' 'lshr_ln84_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_141)   --->   "%trunc_ln84_140 = trunc i32 %add_ln84_101 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1495 'trunc' 'trunc_ln84_140' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_141)   --->   "%or_ln84_35 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_140, i15 %lshr_ln84_35)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1496 'bitconcatenate' 'or_ln84_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_141)   --->   "%lshr_ln84_189 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_101, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1497 'partselect' 'lshr_ln84_189' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_141)   --->   "%trunc_ln84_141 = trunc i32 %add_ln84_101 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1498 'trunc' 'trunc_ln84_141' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_141)   --->   "%or_ln84_152 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_141, i13 %lshr_ln84_189)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1499 'bitconcatenate' 'or_ln84_152' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_141)   --->   "%lshr_ln84_190 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_101, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1500 'partselect' 'lshr_ln84_190' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_141)   --->   "%zext_ln84_70 = zext i22 %lshr_ln84_190 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1501 'zext' 'zext_ln84_70' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_141)   --->   "%xor_ln84_140 = xor i32 %zext_ln84_70, %or_ln84_152" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1502 'xor' 'xor_ln84_140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1503 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_141 = xor i32 %xor_ln84_140, %or_ln84_35" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1503 'xor' 'xor_ln84_141' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_105 = add i32 %xor_ln84_141, %xor_ln84_143" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1504 'add' 'add_ln84_105' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1505 [1/1] (1.20ns)   --->   "%add_ln84_106 = add i32 %add_ln84_86, %add_ln84_59" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1505 'add' 'add_ln84_106' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1506 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_107 = add i32 %add_ln84_106, %add_ln84_105" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1506 'add' 'add_ln84_107' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_145)   --->   "%lshr_ln84_36 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_104, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1507 'partselect' 'lshr_ln84_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_145)   --->   "%trunc_ln84_144 = trunc i32 %add_ln84_104 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1508 'trunc' 'trunc_ln84_144' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_145)   --->   "%or_ln84_36 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_144, i15 %lshr_ln84_36)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1509 'bitconcatenate' 'or_ln84_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_145)   --->   "%lshr_ln84_194 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_104, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1510 'partselect' 'lshr_ln84_194' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_145)   --->   "%trunc_ln84_145 = trunc i32 %add_ln84_104 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1511 'trunc' 'trunc_ln84_145' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_145)   --->   "%or_ln84_155 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_145, i13 %lshr_ln84_194)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1512 'bitconcatenate' 'or_ln84_155' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_145)   --->   "%lshr_ln84_195 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_104, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1513 'partselect' 'lshr_ln84_195' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_145)   --->   "%zext_ln84_72 = zext i22 %lshr_ln84_195 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1514 'zext' 'zext_ln84_72' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_145)   --->   "%xor_ln84_144 = xor i32 %zext_ln84_72, %or_ln84_155" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1515 'xor' 'xor_ln84_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1516 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_145 = xor i32 %xor_ln84_144, %or_ln84_36" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1516 'xor' 'xor_ln84_145' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_149)   --->   "%lshr_ln84_37 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_107, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1517 'partselect' 'lshr_ln84_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_149)   --->   "%trunc_ln84_148 = trunc i32 %add_ln84_107 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1518 'trunc' 'trunc_ln84_148' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_149)   --->   "%or_ln84_37 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_148, i15 %lshr_ln84_37)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1519 'bitconcatenate' 'or_ln84_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_149)   --->   "%lshr_ln84_199 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_107, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1520 'partselect' 'lshr_ln84_199' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_149)   --->   "%trunc_ln84_149 = trunc i32 %add_ln84_107 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1521 'trunc' 'trunc_ln84_149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_149)   --->   "%or_ln84_158 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_149, i13 %lshr_ln84_199)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1522 'bitconcatenate' 'or_ln84_158' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_149)   --->   "%lshr_ln84_200 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_107, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1523 'partselect' 'lshr_ln84_200' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_149)   --->   "%zext_ln84_74 = zext i22 %lshr_ln84_200 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1524 'zext' 'zext_ln84_74' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_149)   --->   "%xor_ln84_148 = xor i32 %zext_ln84_74, %or_ln84_158" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1525 'xor' 'xor_ln84_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1526 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_149 = xor i32 %xor_ln84_148, %or_ln84_37" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1526 'xor' 'xor_ln84_149' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_159)   --->   "%lshr_ln84_211 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_74, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1527 'partselect' 'lshr_ln84_211' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_159)   --->   "%trunc_ln84_158 = trunc i32 %add_ln84_74 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1528 'trunc' 'trunc_ln84_158' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_159)   --->   "%or_ln84_165 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_158, i25 %lshr_ln84_211)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1529 'bitconcatenate' 'or_ln84_165' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_159)   --->   "%lshr_ln84_212 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_74, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1530 'partselect' 'lshr_ln84_212' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_159)   --->   "%trunc_ln84_159 = trunc i32 %add_ln84_74 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1531 'trunc' 'trunc_ln84_159' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_159)   --->   "%or_ln84_166 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_159, i14 %lshr_ln84_212)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1532 'bitconcatenate' 'or_ln84_166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_159)   --->   "%lshr_ln84_213 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_74, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1533 'partselect' 'lshr_ln84_213' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_159)   --->   "%zext_ln84_79 = zext i29 %lshr_ln84_213 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1534 'zext' 'zext_ln84_79' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_159)   --->   "%xor_ln84_158 = xor i32 %zext_ln84_79, %or_ln84_166" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1535 'xor' 'xor_ln84_158' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1536 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_159 = xor i32 %xor_ln84_158, %or_ln84_165" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1536 'xor' 'xor_ln84_159' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_163)   --->   "%lshr_ln84_216 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_77, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1537 'partselect' 'lshr_ln84_216' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_163)   --->   "%trunc_ln84_162 = trunc i32 %add_ln84_77 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1538 'trunc' 'trunc_ln84_162' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_163)   --->   "%or_ln84_168 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_162, i25 %lshr_ln84_216)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1539 'bitconcatenate' 'or_ln84_168' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_163)   --->   "%lshr_ln84_217 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_77, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1540 'partselect' 'lshr_ln84_217' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_163)   --->   "%trunc_ln84_163 = trunc i32 %add_ln84_77 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1541 'trunc' 'trunc_ln84_163' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_163)   --->   "%or_ln84_169 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_163, i14 %lshr_ln84_217)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1542 'bitconcatenate' 'or_ln84_169' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_163)   --->   "%lshr_ln84_218 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_77, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1543 'partselect' 'lshr_ln84_218' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_163)   --->   "%zext_ln84_81 = zext i29 %lshr_ln84_218 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1544 'zext' 'zext_ln84_81' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_163)   --->   "%xor_ln84_162 = xor i32 %zext_ln84_81, %or_ln84_169" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1545 'xor' 'xor_ln84_162' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1546 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_163 = xor i32 %xor_ln84_162, %or_ln84_168" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1546 'xor' 'xor_ln84_163' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_167)   --->   "%lshr_ln84_221 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_80, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1547 'partselect' 'lshr_ln84_221' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_167)   --->   "%trunc_ln84_166 = trunc i32 %add_ln84_80 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1548 'trunc' 'trunc_ln84_166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_167)   --->   "%or_ln84_171 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_166, i25 %lshr_ln84_221)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1549 'bitconcatenate' 'or_ln84_171' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_167)   --->   "%lshr_ln84_222 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_80, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1550 'partselect' 'lshr_ln84_222' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_167)   --->   "%trunc_ln84_167 = trunc i32 %add_ln84_80 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1551 'trunc' 'trunc_ln84_167' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_167)   --->   "%or_ln84_172 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_167, i14 %lshr_ln84_222)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1552 'bitconcatenate' 'or_ln84_172' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_167)   --->   "%lshr_ln84_223 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_80, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1553 'partselect' 'lshr_ln84_223' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_167)   --->   "%zext_ln84_83 = zext i29 %lshr_ln84_223 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1554 'zext' 'zext_ln84_83' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_167)   --->   "%xor_ln84_166 = xor i32 %zext_ln84_83, %or_ln84_172" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1555 'xor' 'xor_ln84_166' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1556 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_167 = xor i32 %xor_ln84_166, %or_ln84_171" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1556 'xor' 'xor_ln84_167' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_171)   --->   "%lshr_ln84_226 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_83, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1557 'partselect' 'lshr_ln84_226' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_171)   --->   "%trunc_ln84_170 = trunc i32 %add_ln84_83 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1558 'trunc' 'trunc_ln84_170' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_171)   --->   "%or_ln84_174 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_170, i25 %lshr_ln84_226)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1559 'bitconcatenate' 'or_ln84_174' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_171)   --->   "%lshr_ln84_227 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_83, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1560 'partselect' 'lshr_ln84_227' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_171)   --->   "%trunc_ln84_171 = trunc i32 %add_ln84_83 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1561 'trunc' 'trunc_ln84_171' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_171)   --->   "%or_ln84_175 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_171, i14 %lshr_ln84_227)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1562 'bitconcatenate' 'or_ln84_175' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_171)   --->   "%lshr_ln84_228 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_83, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1563 'partselect' 'lshr_ln84_228' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_171)   --->   "%zext_ln84_85 = zext i29 %lshr_ln84_228 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1564 'zext' 'zext_ln84_85' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_171)   --->   "%xor_ln84_170 = xor i32 %zext_ln84_85, %or_ln84_175" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1565 'xor' 'xor_ln84_170' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1566 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_171 = xor i32 %xor_ln84_170, %or_ln84_174" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1566 'xor' 'xor_ln84_171' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_175)   --->   "%lshr_ln84_231 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_86, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1567 'partselect' 'lshr_ln84_231' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_175)   --->   "%trunc_ln84_174 = trunc i32 %add_ln84_86 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1568 'trunc' 'trunc_ln84_174' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_175)   --->   "%or_ln84_177 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_174, i25 %lshr_ln84_231)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1569 'bitconcatenate' 'or_ln84_177' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_175)   --->   "%lshr_ln84_232 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_86, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1570 'partselect' 'lshr_ln84_232' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_175)   --->   "%trunc_ln84_175 = trunc i32 %add_ln84_86 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1571 'trunc' 'trunc_ln84_175' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_175)   --->   "%or_ln84_178 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_175, i14 %lshr_ln84_232)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1572 'bitconcatenate' 'or_ln84_178' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_175)   --->   "%lshr_ln84_233 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_86, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1573 'partselect' 'lshr_ln84_233' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_175)   --->   "%zext_ln84_87 = zext i29 %lshr_ln84_233 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1574 'zext' 'zext_ln84_87' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_175)   --->   "%xor_ln84_174 = xor i32 %zext_ln84_87, %or_ln84_178" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1575 'xor' 'xor_ln84_174' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1576 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_175 = xor i32 %xor_ln84_174, %or_ln84_177" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1576 'xor' 'xor_ln84_175' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_179)   --->   "%lshr_ln84_236 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_89, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1577 'partselect' 'lshr_ln84_236' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_179)   --->   "%trunc_ln84_178 = trunc i32 %add_ln84_89 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1578 'trunc' 'trunc_ln84_178' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_179)   --->   "%or_ln84_180 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_178, i25 %lshr_ln84_236)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1579 'bitconcatenate' 'or_ln84_180' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_179)   --->   "%lshr_ln84_237 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_89, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1580 'partselect' 'lshr_ln84_237' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_179)   --->   "%trunc_ln84_179 = trunc i32 %add_ln84_89 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1581 'trunc' 'trunc_ln84_179' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_179)   --->   "%or_ln84_181 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_179, i14 %lshr_ln84_237)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1582 'bitconcatenate' 'or_ln84_181' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_179)   --->   "%lshr_ln84_238 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_89, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1583 'partselect' 'lshr_ln84_238' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_179)   --->   "%zext_ln84_89 = zext i29 %lshr_ln84_238 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1584 'zext' 'zext_ln84_89' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_179)   --->   "%xor_ln84_178 = xor i32 %zext_ln84_89, %or_ln84_181" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1585 'xor' 'xor_ln84_178' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1586 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_179 = xor i32 %xor_ln84_178, %or_ln84_180" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1586 'xor' 'xor_ln84_179' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_183)   --->   "%lshr_ln84_241 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_92, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1587 'partselect' 'lshr_ln84_241' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_183)   --->   "%trunc_ln84_182 = trunc i32 %add_ln84_92 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1588 'trunc' 'trunc_ln84_182' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_183)   --->   "%or_ln84_183 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_182, i25 %lshr_ln84_241)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1589 'bitconcatenate' 'or_ln84_183' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_183)   --->   "%lshr_ln84_242 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_92, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1590 'partselect' 'lshr_ln84_242' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_183)   --->   "%trunc_ln84_183 = trunc i32 %add_ln84_92 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1591 'trunc' 'trunc_ln84_183' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_183)   --->   "%or_ln84_184 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_183, i14 %lshr_ln84_242)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1592 'bitconcatenate' 'or_ln84_184' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_183)   --->   "%lshr_ln84_243 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_92, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1593 'partselect' 'lshr_ln84_243' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_183)   --->   "%zext_ln84_91 = zext i29 %lshr_ln84_243 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1594 'zext' 'zext_ln84_91' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_183)   --->   "%xor_ln84_182 = xor i32 %zext_ln84_91, %or_ln84_184" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1595 'xor' 'xor_ln84_182' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1596 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_183 = xor i32 %xor_ln84_182, %or_ln84_183" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1596 'xor' 'xor_ln84_183' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_139)   --->   "%lshr_ln84_246 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_95, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1597 'partselect' 'lshr_ln84_246' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_139)   --->   "%trunc_ln84_186 = trunc i32 %add_ln84_95 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1598 'trunc' 'trunc_ln84_186' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_139)   --->   "%or_ln84_186 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_186, i25 %lshr_ln84_246)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1599 'bitconcatenate' 'or_ln84_186' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_139)   --->   "%lshr_ln84_247 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_95, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1600 'partselect' 'lshr_ln84_247' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_139)   --->   "%trunc_ln84_187 = trunc i32 %add_ln84_95 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1601 'trunc' 'trunc_ln84_187' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_139)   --->   "%or_ln84_187 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_187, i14 %lshr_ln84_247)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1602 'bitconcatenate' 'or_ln84_187' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_139)   --->   "%lshr_ln84_248 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_95, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1603 'partselect' 'lshr_ln84_248' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_139)   --->   "%zext_ln84_93 = zext i29 %lshr_ln84_248 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1604 'zext' 'zext_ln84_93' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_139)   --->   "%xor_ln84_186 = xor i32 %zext_ln84_93, %or_ln84_187" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1605 'xor' 'xor_ln84_186' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_139)   --->   "%xor_ln84_187 = xor i32 %xor_ln84_186, %or_ln84_186" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1606 'xor' 'xor_ln84_187' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1607 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln84_139 = add i32 %xor_ln84_187, %add_ln84_92" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1607 'add' 'add_ln84_139' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_142)   --->   "%lshr_ln84_251 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln84_98, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1608 'partselect' 'lshr_ln84_251' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_142)   --->   "%trunc_ln84_190 = trunc i32 %add_ln84_98 to i7" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1609 'trunc' 'trunc_ln84_190' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_142)   --->   "%or_ln84_189 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln84_190, i25 %lshr_ln84_251)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1610 'bitconcatenate' 'or_ln84_189' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_142)   --->   "%lshr_ln84_252 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %add_ln84_98, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1611 'partselect' 'lshr_ln84_252' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_142)   --->   "%trunc_ln84_191 = trunc i32 %add_ln84_98 to i18" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1612 'trunc' 'trunc_ln84_191' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_142)   --->   "%or_ln84_190 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln84_191, i14 %lshr_ln84_252)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1613 'bitconcatenate' 'or_ln84_190' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_142)   --->   "%lshr_ln84_253 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln84_98, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1614 'partselect' 'lshr_ln84_253' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_142)   --->   "%zext_ln84_95 = zext i29 %lshr_ln84_253 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1615 'zext' 'zext_ln84_95' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_142)   --->   "%xor_ln84_190 = xor i32 %zext_ln84_95, %or_ln84_190" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1616 'xor' 'xor_ln84_190' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_142)   --->   "%xor_ln84_191 = xor i32 %xor_ln84_190, %or_ln84_189" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1617 'xor' 'xor_ln84_191' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1618 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln84_142 = add i32 %xor_ln84_191, %add_ln84_95" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1618 'add' 'add_ln84_142' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 8.54>
ST_20 : Operation 1619 [1/1] (1.35ns)   --->   "store i32 %add_ln84_50, i32* %m_addr_33, align 16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1619 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 1620 [1/1] (1.35ns)   --->   "store i32 %add_ln84_53, i32* %m_addr_34, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1620 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 1621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_108 = add i32 %xor_ln84_145, %xor_ln84_147" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1621 'add' 'add_ln84_108' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1622 [1/1] (1.20ns)   --->   "%add_ln84_109 = add i32 %add_ln84_89, %add_ln84_62" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1622 'add' 'add_ln84_109' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1623 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_110 = add i32 %add_ln84_109, %add_ln84_108" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1623 'add' 'add_ln84_110' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_111 = add i32 %xor_ln84_149, %xor_ln84_151" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1624 'add' 'add_ln84_111' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1625 [1/1] (1.20ns)   --->   "%add_ln84_112 = add i32 %add_ln84_92, %add_ln84_65" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1625 'add' 'add_ln84_112' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1626 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_113 = add i32 %add_ln84_112, %add_ln84_111" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1626 'add' 'add_ln84_113' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_153)   --->   "%lshr_ln84_38 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_110, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1627 'partselect' 'lshr_ln84_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_153)   --->   "%trunc_ln84_152 = trunc i32 %add_ln84_110 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1628 'trunc' 'trunc_ln84_152' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_153)   --->   "%or_ln84_38 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_152, i15 %lshr_ln84_38)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1629 'bitconcatenate' 'or_ln84_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_153)   --->   "%lshr_ln84_204 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_110, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1630 'partselect' 'lshr_ln84_204' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_153)   --->   "%trunc_ln84_153 = trunc i32 %add_ln84_110 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1631 'trunc' 'trunc_ln84_153' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_153)   --->   "%or_ln84_161 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_153, i13 %lshr_ln84_204)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1632 'bitconcatenate' 'or_ln84_161' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_153)   --->   "%lshr_ln84_205 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_110, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1633 'partselect' 'lshr_ln84_205' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_153)   --->   "%zext_ln84_76 = zext i22 %lshr_ln84_205 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1634 'zext' 'zext_ln84_76' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_153)   --->   "%xor_ln84_152 = xor i32 %zext_ln84_76, %or_ln84_161" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1635 'xor' 'xor_ln84_152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1636 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_153 = xor i32 %xor_ln84_152, %or_ln84_38" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1636 'xor' 'xor_ln84_153' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_114 = add i32 %xor_ln84_153, %xor_ln84_155" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1637 'add' 'add_ln84_114' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1638 [1/1] (1.20ns)   --->   "%add_ln84_115 = add i32 %add_ln84_95, %add_ln84_68" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1638 'add' 'add_ln84_115' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1639 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_116 = add i32 %add_ln84_115, %add_ln84_114" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1639 'add' 'add_ln84_116' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_157)   --->   "%lshr_ln84_39 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_113, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1640 'partselect' 'lshr_ln84_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_157)   --->   "%trunc_ln84_156 = trunc i32 %add_ln84_113 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1641 'trunc' 'trunc_ln84_156' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_157)   --->   "%or_ln84_39 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_156, i15 %lshr_ln84_39)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1642 'bitconcatenate' 'or_ln84_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_157)   --->   "%lshr_ln84_209 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_113, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1643 'partselect' 'lshr_ln84_209' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_157)   --->   "%trunc_ln84_157 = trunc i32 %add_ln84_113 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1644 'trunc' 'trunc_ln84_157' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_157)   --->   "%or_ln84_164 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_157, i13 %lshr_ln84_209)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1645 'bitconcatenate' 'or_ln84_164' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_157)   --->   "%lshr_ln84_210 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_113, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1646 'partselect' 'lshr_ln84_210' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_157)   --->   "%zext_ln84_78 = zext i22 %lshr_ln84_210 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1647 'zext' 'zext_ln84_78' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_157)   --->   "%xor_ln84_156 = xor i32 %zext_ln84_78, %or_ln84_164" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1648 'xor' 'xor_ln84_156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1649 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_157 = xor i32 %xor_ln84_156, %or_ln84_39" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1649 'xor' 'xor_ln84_157' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_117 = add i32 %xor_ln84_157, %xor_ln84_159" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1650 'add' 'add_ln84_117' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1651 [1/1] (1.20ns)   --->   "%add_ln84_118 = add i32 %add_ln84_98, %add_ln84_71" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1651 'add' 'add_ln84_118' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1652 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_119 = add i32 %add_ln84_118, %add_ln84_117" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1652 'add' 'add_ln84_119' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_161)   --->   "%lshr_ln84_40 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_116, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1653 'partselect' 'lshr_ln84_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_161)   --->   "%trunc_ln84_160 = trunc i32 %add_ln84_116 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1654 'trunc' 'trunc_ln84_160' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_161)   --->   "%or_ln84_40 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_160, i15 %lshr_ln84_40)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1655 'bitconcatenate' 'or_ln84_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_161)   --->   "%lshr_ln84_214 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_116, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1656 'partselect' 'lshr_ln84_214' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_161)   --->   "%trunc_ln84_161 = trunc i32 %add_ln84_116 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1657 'trunc' 'trunc_ln84_161' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_161)   --->   "%or_ln84_167 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_161, i13 %lshr_ln84_214)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1658 'bitconcatenate' 'or_ln84_167' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_161)   --->   "%lshr_ln84_215 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_116, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1659 'partselect' 'lshr_ln84_215' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_161)   --->   "%zext_ln84_80 = zext i22 %lshr_ln84_215 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1660 'zext' 'zext_ln84_80' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_161)   --->   "%xor_ln84_160 = xor i32 %zext_ln84_80, %or_ln84_167" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1661 'xor' 'xor_ln84_160' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1662 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_161 = xor i32 %xor_ln84_160, %or_ln84_40" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1662 'xor' 'xor_ln84_161' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_120 = add i32 %xor_ln84_161, %xor_ln84_163" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1663 'add' 'add_ln84_120' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1664 [1/1] (1.20ns)   --->   "%add_ln84_121 = add i32 %add_ln84_101, %add_ln84_74" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1664 'add' 'add_ln84_121' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1665 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_122 = add i32 %add_ln84_121, %add_ln84_120" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1665 'add' 'add_ln84_122' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_165)   --->   "%lshr_ln84_41 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_119, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1666 'partselect' 'lshr_ln84_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_165)   --->   "%trunc_ln84_164 = trunc i32 %add_ln84_119 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1667 'trunc' 'trunc_ln84_164' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_165)   --->   "%or_ln84_41 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_164, i15 %lshr_ln84_41)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1668 'bitconcatenate' 'or_ln84_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_165)   --->   "%lshr_ln84_219 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_119, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1669 'partselect' 'lshr_ln84_219' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_165)   --->   "%trunc_ln84_165 = trunc i32 %add_ln84_119 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1670 'trunc' 'trunc_ln84_165' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_165)   --->   "%or_ln84_170 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_165, i13 %lshr_ln84_219)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1671 'bitconcatenate' 'or_ln84_170' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_165)   --->   "%lshr_ln84_220 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_119, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1672 'partselect' 'lshr_ln84_220' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_165)   --->   "%zext_ln84_82 = zext i22 %lshr_ln84_220 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1673 'zext' 'zext_ln84_82' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_165)   --->   "%xor_ln84_164 = xor i32 %zext_ln84_82, %or_ln84_170" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1674 'xor' 'xor_ln84_164' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1675 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_165 = xor i32 %xor_ln84_164, %or_ln84_41" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1675 'xor' 'xor_ln84_165' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_123 = add i32 %xor_ln84_165, %xor_ln84_167" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1676 'add' 'add_ln84_123' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1677 [1/1] (1.20ns)   --->   "%add_ln84_124 = add i32 %add_ln84_104, %add_ln84_77" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1677 'add' 'add_ln84_124' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1678 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_125 = add i32 %add_ln84_124, %add_ln84_123" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1678 'add' 'add_ln84_125' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_169)   --->   "%lshr_ln84_42 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_122, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1679 'partselect' 'lshr_ln84_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_169)   --->   "%trunc_ln84_168 = trunc i32 %add_ln84_122 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1680 'trunc' 'trunc_ln84_168' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_169)   --->   "%or_ln84_42 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_168, i15 %lshr_ln84_42)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1681 'bitconcatenate' 'or_ln84_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_169)   --->   "%lshr_ln84_224 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_122, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1682 'partselect' 'lshr_ln84_224' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_169)   --->   "%trunc_ln84_169 = trunc i32 %add_ln84_122 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1683 'trunc' 'trunc_ln84_169' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_169)   --->   "%or_ln84_173 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_169, i13 %lshr_ln84_224)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1684 'bitconcatenate' 'or_ln84_173' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_169)   --->   "%lshr_ln84_225 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_122, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1685 'partselect' 'lshr_ln84_225' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_169)   --->   "%zext_ln84_84 = zext i22 %lshr_ln84_225 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1686 'zext' 'zext_ln84_84' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_169)   --->   "%xor_ln84_168 = xor i32 %zext_ln84_84, %or_ln84_173" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1687 'xor' 'xor_ln84_168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1688 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_169 = xor i32 %xor_ln84_168, %or_ln84_42" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1688 'xor' 'xor_ln84_169' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_126 = add i32 %xor_ln84_169, %xor_ln84_171" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1689 'add' 'add_ln84_126' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1690 [1/1] (1.20ns)   --->   "%add_ln84_127 = add i32 %add_ln84_107, %add_ln84_80" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1690 'add' 'add_ln84_127' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1691 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_128 = add i32 %add_ln84_127, %add_ln84_126" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1691 'add' 'add_ln84_128' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_173)   --->   "%lshr_ln84_43 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_125, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1692 'partselect' 'lshr_ln84_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_173)   --->   "%trunc_ln84_172 = trunc i32 %add_ln84_125 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1693 'trunc' 'trunc_ln84_172' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_173)   --->   "%or_ln84_43 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_172, i15 %lshr_ln84_43)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1694 'bitconcatenate' 'or_ln84_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_173)   --->   "%lshr_ln84_229 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_125, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1695 'partselect' 'lshr_ln84_229' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_173)   --->   "%trunc_ln84_173 = trunc i32 %add_ln84_125 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1696 'trunc' 'trunc_ln84_173' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_173)   --->   "%or_ln84_176 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_173, i13 %lshr_ln84_229)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1697 'bitconcatenate' 'or_ln84_176' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_173)   --->   "%lshr_ln84_230 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_125, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1698 'partselect' 'lshr_ln84_230' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_173)   --->   "%zext_ln84_86 = zext i22 %lshr_ln84_230 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1699 'zext' 'zext_ln84_86' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_173)   --->   "%xor_ln84_172 = xor i32 %zext_ln84_86, %or_ln84_176" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1700 'xor' 'xor_ln84_172' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1701 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_173 = xor i32 %xor_ln84_172, %or_ln84_43" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1701 'xor' 'xor_ln84_173' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_129 = add i32 %xor_ln84_173, %xor_ln84_175" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1702 'add' 'add_ln84_129' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1703 [1/1] (1.20ns)   --->   "%add_ln84_130 = add i32 %add_ln84_110, %add_ln84_83" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1703 'add' 'add_ln84_130' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1704 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_131 = add i32 %add_ln84_130, %add_ln84_129" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1704 'add' 'add_ln84_131' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_177)   --->   "%lshr_ln84_44 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_128, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1705 'partselect' 'lshr_ln84_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_177)   --->   "%trunc_ln84_176 = trunc i32 %add_ln84_128 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1706 'trunc' 'trunc_ln84_176' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_177)   --->   "%or_ln84_44 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_176, i15 %lshr_ln84_44)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1707 'bitconcatenate' 'or_ln84_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_177)   --->   "%lshr_ln84_234 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_128, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1708 'partselect' 'lshr_ln84_234' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_177)   --->   "%trunc_ln84_177 = trunc i32 %add_ln84_128 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1709 'trunc' 'trunc_ln84_177' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_177)   --->   "%or_ln84_179 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_177, i13 %lshr_ln84_234)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1710 'bitconcatenate' 'or_ln84_179' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_177)   --->   "%lshr_ln84_235 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_128, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1711 'partselect' 'lshr_ln84_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_177)   --->   "%zext_ln84_88 = zext i22 %lshr_ln84_235 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1712 'zext' 'zext_ln84_88' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_177)   --->   "%xor_ln84_176 = xor i32 %zext_ln84_88, %or_ln84_179" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1713 'xor' 'xor_ln84_176' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1714 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_177 = xor i32 %xor_ln84_176, %or_ln84_44" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1714 'xor' 'xor_ln84_177' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_132 = add i32 %xor_ln84_177, %xor_ln84_179" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1715 'add' 'add_ln84_132' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1716 [1/1] (1.20ns)   --->   "%add_ln84_133 = add i32 %add_ln84_113, %add_ln84_86" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1716 'add' 'add_ln84_133' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1717 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_134 = add i32 %add_ln84_133, %add_ln84_132" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1717 'add' 'add_ln84_134' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_181)   --->   "%lshr_ln84_45 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_131, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1718 'partselect' 'lshr_ln84_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_181)   --->   "%trunc_ln84_180 = trunc i32 %add_ln84_131 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1719 'trunc' 'trunc_ln84_180' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_181)   --->   "%or_ln84_45 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_180, i15 %lshr_ln84_45)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1720 'bitconcatenate' 'or_ln84_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_181)   --->   "%lshr_ln84_239 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_131, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1721 'partselect' 'lshr_ln84_239' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_181)   --->   "%trunc_ln84_181 = trunc i32 %add_ln84_131 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1722 'trunc' 'trunc_ln84_181' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_181)   --->   "%or_ln84_182 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_181, i13 %lshr_ln84_239)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1723 'bitconcatenate' 'or_ln84_182' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_181)   --->   "%lshr_ln84_240 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_131, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1724 'partselect' 'lshr_ln84_240' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_181)   --->   "%zext_ln84_90 = zext i22 %lshr_ln84_240 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1725 'zext' 'zext_ln84_90' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_181)   --->   "%xor_ln84_180 = xor i32 %zext_ln84_90, %or_ln84_182" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1726 'xor' 'xor_ln84_180' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1727 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_181 = xor i32 %xor_ln84_180, %or_ln84_45" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1727 'xor' 'xor_ln84_181' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_135 = add i32 %xor_ln84_181, %xor_ln84_183" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1728 'add' 'add_ln84_135' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1729 [1/1] (1.20ns)   --->   "%add_ln84_136 = add i32 %add_ln84_116, %add_ln84_89" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1729 'add' 'add_ln84_136' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1730 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_137 = add i32 %add_ln84_136, %add_ln84_135" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1730 'add' 'add_ln84_137' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_185)   --->   "%lshr_ln84_46 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_134, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1731 'partselect' 'lshr_ln84_46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_185)   --->   "%trunc_ln84_184 = trunc i32 %add_ln84_134 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1732 'trunc' 'trunc_ln84_184' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_185)   --->   "%or_ln84_46 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_184, i15 %lshr_ln84_46)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1733 'bitconcatenate' 'or_ln84_46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_185)   --->   "%lshr_ln84_244 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_134, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1734 'partselect' 'lshr_ln84_244' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_185)   --->   "%trunc_ln84_185 = trunc i32 %add_ln84_134 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1735 'trunc' 'trunc_ln84_185' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_185)   --->   "%or_ln84_185 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_185, i13 %lshr_ln84_244)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1736 'bitconcatenate' 'or_ln84_185' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_185)   --->   "%lshr_ln84_245 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_134, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1737 'partselect' 'lshr_ln84_245' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_185)   --->   "%zext_ln84_92 = zext i22 %lshr_ln84_245 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1738 'zext' 'zext_ln84_92' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_185)   --->   "%xor_ln84_184 = xor i32 %zext_ln84_92, %or_ln84_185" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1739 'xor' 'xor_ln84_184' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1740 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_185 = xor i32 %xor_ln84_184, %or_ln84_46" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1740 'xor' 'xor_ln84_185' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_138 = add i32 %add_ln84_119, %xor_ln84_185" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1741 'add' 'add_ln84_138' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1742 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_140 = add i32 %add_ln84_139, %add_ln84_138" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1742 'add' 'add_ln84_140' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_189)   --->   "%lshr_ln84_47 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %add_ln84_137, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1743 'partselect' 'lshr_ln84_47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_189)   --->   "%trunc_ln84_188 = trunc i32 %add_ln84_137 to i17" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1744 'trunc' 'trunc_ln84_188' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_189)   --->   "%or_ln84_47 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln84_188, i15 %lshr_ln84_47)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1745 'bitconcatenate' 'or_ln84_47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_189)   --->   "%lshr_ln84_249 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %add_ln84_137, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1746 'partselect' 'lshr_ln84_249' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_189)   --->   "%trunc_ln84_189 = trunc i32 %add_ln84_137 to i19" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1747 'trunc' 'trunc_ln84_189' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_189)   --->   "%or_ln84_188 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln84_189, i13 %lshr_ln84_249)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1748 'bitconcatenate' 'or_ln84_188' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_189)   --->   "%lshr_ln84_250 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln84_137, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1749 'partselect' 'lshr_ln84_250' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_189)   --->   "%zext_ln84_94 = zext i22 %lshr_ln84_250 to i32" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1750 'zext' 'zext_ln84_94' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_189)   --->   "%xor_ln84_188 = xor i32 %zext_ln84_94, %or_ln84_188" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1751 'xor' 'xor_ln84_188' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1752 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln84_189 = xor i32 %xor_ln84_188, %or_ln84_47" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1752 'xor' 'xor_ln84_189' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_141 = add i32 %add_ln84_122, %xor_ln84_189" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1753 'add' 'add_ln84_141' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1754 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln84_143 = add i32 %add_ln84_142, %add_ln84_141" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1754 'add' 'add_ln84_143' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 19> <Delay = 1.35>
ST_21 : Operation 1755 [1/1] (1.35ns)   --->   "store i32 %add_ln84_56, i32* %m_addr_35, align 8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1755 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 1756 [1/1] (1.35ns)   --->   "store i32 %add_ln84_59, i32* %m_addr_36, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1756 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 20> <Delay = 1.35>
ST_22 : Operation 1757 [1/1] (1.35ns)   --->   "store i32 %add_ln84_62, i32* %m_addr_37, align 16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1757 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 1758 [1/1] (1.35ns)   --->   "store i32 %add_ln84_65, i32* %m_addr_38, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1758 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 21> <Delay = 1.35>
ST_23 : Operation 1759 [1/1] (1.35ns)   --->   "store i32 %add_ln84_68, i32* %m_addr_39, align 8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1759 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1760 [1/1] (1.35ns)   --->   "store i32 %add_ln84_71, i32* %m_addr_40, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1760 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 22> <Delay = 1.35>
ST_24 : Operation 1761 [1/1] (1.35ns)   --->   "store i32 %add_ln84_74, i32* %m_addr_41, align 16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1761 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1762 [1/1] (1.35ns)   --->   "store i32 %add_ln84_77, i32* %m_addr_42, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1762 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 23> <Delay = 1.35>
ST_25 : Operation 1763 [1/1] (1.35ns)   --->   "store i32 %add_ln84_80, i32* %m_addr_43, align 8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1763 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1764 [1/1] (1.35ns)   --->   "store i32 %add_ln84_83, i32* %m_addr_44, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1764 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 24> <Delay = 1.35>
ST_26 : Operation 1765 [1/1] (1.35ns)   --->   "store i32 %add_ln84_86, i32* %m_addr_45, align 16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1765 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1766 [1/1] (1.35ns)   --->   "store i32 %add_ln84_89, i32* %m_addr_46, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1766 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 25> <Delay = 1.35>
ST_27 : Operation 1767 [1/1] (1.35ns)   --->   "store i32 %add_ln84_92, i32* %m_addr_47, align 8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1767 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1768 [1/1] (1.35ns)   --->   "store i32 %add_ln84_95, i32* %m_addr_48, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1768 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 26> <Delay = 1.35>
ST_28 : Operation 1769 [1/1] (1.35ns)   --->   "store i32 %add_ln84_98, i32* %m_addr_49, align 16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1769 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1770 [1/1] (1.35ns)   --->   "store i32 %add_ln84_101, i32* %m_addr_50, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1770 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 27> <Delay = 1.35>
ST_29 : Operation 1771 [1/1] (1.35ns)   --->   "store i32 %add_ln84_104, i32* %m_addr_51, align 8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1771 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1772 [1/1] (1.35ns)   --->   "store i32 %add_ln84_107, i32* %m_addr_52, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1772 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 28> <Delay = 1.35>
ST_30 : Operation 1773 [1/1] (1.35ns)   --->   "store i32 %add_ln84_110, i32* %m_addr_53, align 16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1773 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1774 [1/1] (1.35ns)   --->   "store i32 %add_ln84_113, i32* %m_addr_54, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1774 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 29> <Delay = 1.35>
ST_31 : Operation 1775 [1/1] (1.35ns)   --->   "store i32 %add_ln84_116, i32* %m_addr_55, align 8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1775 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1776 [1/1] (1.35ns)   --->   "store i32 %add_ln84_119, i32* %m_addr_56, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1776 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 30> <Delay = 1.35>
ST_32 : Operation 1777 [1/1] (1.35ns)   --->   "store i32 %add_ln84_122, i32* %m_addr_57, align 16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1777 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1778 [1/1] (1.35ns)   --->   "store i32 %add_ln84_125, i32* %m_addr_58, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1778 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 31> <Delay = 1.35>
ST_33 : Operation 1779 [1/1] (1.35ns)   --->   "store i32 %add_ln84_128, i32* %m_addr_59, align 8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1779 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1780 [1/1] (1.35ns)   --->   "store i32 %add_ln84_131, i32* %m_addr_60, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1780 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 32> <Delay = 1.35>
ST_34 : Operation 1781 [1/1] (1.35ns)   --->   "store i32 %add_ln84_134, i32* %m_addr_61, align 16" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1781 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1782 [1/1] (1.35ns)   --->   "store i32 %add_ln84_137, i32* %m_addr_62, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1782 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 33> <Delay = 1.35>
ST_35 : Operation 1783 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind" [fir_demo_stream/sources/fir.cpp:78]   --->   Operation 1783 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1784 [1/1] (1.35ns)   --->   "store i32 %add_ln84_140, i32* %m_addr_63, align 8" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1784 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1785 [1/1] (1.35ns)   --->   "store i32 %add_ln84_143, i32* %m_addr_64, align 4" [fir_demo_stream/sources/fir.cpp:84]   --->   Operation 1785 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1786 [1/1] (0.75ns)   --->   "br label %2" [fir_demo_stream/sources/fir.cpp:95]   --->   Operation 1786 'br' <Predicate = true> <Delay = 0.75>

State 36 <SV = 34> <Delay = 1.35>
ST_36 : Operation 1787 [1/1] (0.00ns)   --->   "%i6_2 = phi i7 [ 0, %Transfrom_begin ], [ %i_2, %Updates ]"   --->   Operation 1787 'phi' 'i6_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1788 [1/1] (0.86ns)   --->   "%icmp_ln95 = icmp eq i7 %i6_2, -64" [fir_demo_stream/sources/fir.cpp:95]   --->   Operation 1788 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1789 [1/1] (0.89ns)   --->   "%i_2 = add i7 %i6_2, 1" [fir_demo_stream/sources/fir.cpp:95]   --->   Operation 1789 'add' 'i_2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1790 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %Transfrom_end, label %Updates" [fir_demo_stream/sources/fir.cpp:95]   --->   Operation 1790 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1791 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i7 %i6_2 to i64" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1791 'zext' 'zext_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_36 : Operation 1792 [1/1] (0.00ns)   --->   "%K_addr = getelementptr inbounds [64 x i32]* @K, i64 0, i64 %zext_ln96" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1792 'getelementptr' 'K_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_36 : Operation 1793 [2/2] (1.35ns)   --->   "%K_load = load i32* %K_addr, align 4" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1793 'load' 'K_load' <Predicate = (!icmp_ln95)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_36 : Operation 1794 [1/1] (0.00ns)   --->   "%m_addr_6 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln96" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1794 'getelementptr' 'm_addr_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_36 : Operation 1795 [2/2] (1.35ns)   --->   "%m_load = load i32* %m_addr_6, align 4" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1795 'load' 'm_load' <Predicate = (!icmp_ln95)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 35> <Delay = 3.44>
ST_37 : Operation 1796 [1/1] (0.00ns)   --->   "%b_1 = phi i32 [ %a, %Transfrom_begin ], [ %a_2, %Updates ]"   --->   Operation 1796 'phi' 'b_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1797 [1/1] (0.00ns)   --->   "%c_1 = phi i32 [ %b, %Transfrom_begin ], [ %b_1, %Updates ]"   --->   Operation 1797 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1798 [1/1] (0.00ns)   --->   "%d_1 = phi i32 [ %c, %Transfrom_begin ], [ %c_1, %Updates ]"   --->   Operation 1798 'phi' 'd_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1799 [1/1] (0.00ns)   --->   "%d_0 = phi i32 [ %d, %Transfrom_begin ], [ %d_1, %Updates ]"   --->   Operation 1799 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1800 [1/1] (0.00ns)   --->   "%f_1 = phi i32 [ %e, %Transfrom_begin ], [ %e_2, %Updates ]"   --->   Operation 1800 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1801 [1/1] (0.00ns)   --->   "%g_1 = phi i32 [ %f, %Transfrom_begin ], [ %f_1, %Updates ]"   --->   Operation 1801 'phi' 'g_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1802 [1/1] (0.00ns)   --->   "%h_1 = phi i32 [ %g, %Transfrom_begin ], [ %g_1, %Updates ]"   --->   Operation 1802 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1803 [1/1] (0.00ns)   --->   "%h_0 = phi i32 [ %h, %Transfrom_begin ], [ %h_1, %Updates ]"   --->   Operation 1803 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1804 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 1804 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1805 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str12) nounwind" [fir_demo_stream/sources/fir.cpp:95]   --->   Operation 1805 'specloopname' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1806 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str12)" [fir_demo_stream/sources/fir.cpp:95]   --->   Operation 1806 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1807 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1807 'specpipeline' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96_1)   --->   "%lshr_ln2 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %f_1, i32 6, i32 31)" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1808 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96_1)   --->   "%trunc_ln96 = trunc i32 %f_1 to i6" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1809 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96_1)   --->   "%or_ln4 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln96, i26 %lshr_ln2)" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1810 'bitconcatenate' 'or_ln4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96_1)   --->   "%lshr_ln96_1 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %f_1, i32 11, i32 31)" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1811 'partselect' 'lshr_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96_1)   --->   "%trunc_ln96_1 = trunc i32 %f_1 to i11" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1812 'trunc' 'trunc_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96_1)   --->   "%or_ln96_1 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln96_1, i21 %lshr_ln96_1)" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1813 'bitconcatenate' 'or_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96_1)   --->   "%lshr_ln96_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %f_1, i32 25, i32 31)" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1814 'partselect' 'lshr_ln96_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96_1)   --->   "%trunc_ln96_2 = trunc i32 %f_1 to i25" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1815 'trunc' 'trunc_ln96_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96_1)   --->   "%or_ln96_2 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln96_2, i7 %lshr_ln96_2)" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1816 'bitconcatenate' 'or_ln96_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96_1)   --->   "%xor_ln96 = xor i32 %or_ln4, %or_ln96_1" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1817 'xor' 'xor_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1818 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln96_1 = xor i32 %xor_ln96, %or_ln96_2" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1818 'xor' 'xor_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96_3)   --->   "%and_ln96 = and i32 %g_1, %f_1" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1819 'and' 'and_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96_3)   --->   "%xor_ln96_2 = xor i32 %f_1, -1" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1820 'xor' 'xor_ln96_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln96_3)   --->   "%and_ln96_1 = and i32 %h_1, %xor_ln96_2" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1821 'and' 'and_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1822 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln96_3 = xor i32 %and_ln96_1, %and_ln96" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1822 'xor' 'xor_ln96_3' <Predicate = (!icmp_ln95)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1823 [1/2] (1.35ns)   --->   "%K_load = load i32* %K_addr, align 4" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1823 'load' 'K_load' <Predicate = (!icmp_ln95)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_37 : Operation 1824 [1/2] (1.35ns)   --->   "%m_load = load i32* %m_addr_6, align 4" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1824 'load' 'm_load' <Predicate = (!icmp_ln95)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1825 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96 = add i32 %K_load, %m_load" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1825 'add' 'add_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_1 = add i32 %xor_ln96_3, %xor_ln96_1" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1826 'add' 'add_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1827 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln96_2 = add i32 %add_ln96_1, %h_0" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1827 'add' 'add_ln96_2' <Predicate = (!icmp_ln95)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1828 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%t1 = add i32 %add_ln96_2, %add_ln96" [fir_demo_stream/sources/fir.cpp:96]   --->   Operation 1828 'add' 't1' <Predicate = (!icmp_ln95)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln97_1)   --->   "%lshr_ln3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b_1, i32 2, i32 31)" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1829 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln97_1)   --->   "%trunc_ln97 = trunc i32 %b_1 to i2" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1830 'trunc' 'trunc_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln97_1)   --->   "%or_ln5 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln97, i30 %lshr_ln3)" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1831 'bitconcatenate' 'or_ln5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln97_1)   --->   "%lshr_ln97_1 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %b_1, i32 13, i32 31)" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1832 'partselect' 'lshr_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node xor_ln97_1)   --->   "%trunc_ln97_1 = trunc i32 %b_1 to i13" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1833 'trunc' 'trunc_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln97_1)   --->   "%or_ln97_1 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln97_1, i19 %lshr_ln97_1)" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1834 'bitconcatenate' 'or_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln97_1)   --->   "%lshr_ln97_2 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %b_1, i32 22, i32 31)" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1835 'partselect' 'lshr_ln97_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln97_1)   --->   "%trunc_ln97_2 = trunc i32 %b_1 to i22" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1836 'trunc' 'trunc_ln97_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node xor_ln97_1)   --->   "%or_ln97_2 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln97_2, i10 %lshr_ln97_2)" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1837 'bitconcatenate' 'or_ln97_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln97_1)   --->   "%xor_ln97 = xor i32 %or_ln5, %or_ln97_1" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1838 'xor' 'xor_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1839 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln97_1 = xor i32 %xor_ln97, %or_ln97_2" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1839 'xor' 'xor_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln97_3)   --->   "%xor_ln97_2 = xor i32 %d_1, %c_1" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1840 'xor' 'xor_ln97_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln97_3)   --->   "%and_ln97 = and i32 %xor_ln97_2, %b_1" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1841 'and' 'and_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln97_3)   --->   "%and_ln97_1 = and i32 %d_1, %c_1" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1842 'and' 'and_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1843 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln97_3 = xor i32 %and_ln97, %and_ln97_1" [fir_demo_stream/sources/fir.cpp:97]   --->   Operation 1843 'xor' 'xor_ln97_3' <Predicate = (!icmp_ln95)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1844 [1/1] (1.20ns)   --->   "%e_2 = add i32 %t1, %d_0" [fir_demo_stream/sources/fir.cpp:101]   --->   Operation 1844 'add' 'e_2' <Predicate = (!icmp_ln95)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1845 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105 = add i32 %xor_ln97_1, %t1" [fir_demo_stream/sources/fir.cpp:105]   --->   Operation 1845 'add' 'add_ln105' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1846 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%a_2 = add i32 %add_ln105, %xor_ln97_3" [fir_demo_stream/sources/fir.cpp:105]   --->   Operation 1846 'add' 'a_2' <Predicate = (!icmp_ln95)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1847 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str12, i32 %tmp_24)" [fir_demo_stream/sources/fir.cpp:106]   --->   Operation 1847 'specregionend' 'empty_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 1848 [1/1] (0.00ns)   --->   "br label %2" [fir_demo_stream/sources/fir.cpp:95]   --->   Operation 1848 'br' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 38 <SV = 36> <Delay = 1.20>
ST_38 : Operation 1849 [1/1] (1.20ns)   --->   "%state_0_1 = add i32 %b_1, %a" [fir_demo_stream/sources/fir.cpp:108]   --->   Operation 1849 'add' 'state_0_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1850 [1/1] (1.20ns)   --->   "%state_1_1 = add i32 %c_1, %b" [fir_demo_stream/sources/fir.cpp:109]   --->   Operation 1850 'add' 'state_1_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1851 [1/1] (1.20ns)   --->   "%state_2_1 = add i32 %d_1, %c" [fir_demo_stream/sources/fir.cpp:110]   --->   Operation 1851 'add' 'state_2_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1852 [1/1] (1.20ns)   --->   "%state_3_1 = add i32 %d_0, %d" [fir_demo_stream/sources/fir.cpp:111]   --->   Operation 1852 'add' 'state_3_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1853 [1/1] (1.20ns)   --->   "%state_4_1 = add i32 %f_1, %e" [fir_demo_stream/sources/fir.cpp:112]   --->   Operation 1853 'add' 'state_4_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1854 [1/1] (1.20ns)   --->   "%state_5_1 = add i32 %g_1, %f" [fir_demo_stream/sources/fir.cpp:113]   --->   Operation 1854 'add' 'state_5_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1855 [1/1] (1.20ns)   --->   "%state_6_1 = add i32 %h_1, %g" [fir_demo_stream/sources/fir.cpp:114]   --->   Operation 1855 'add' 'state_6_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1856 [1/1] (1.20ns)   --->   "%state_7_1 = add i32 %h_0, %h" [fir_demo_stream/sources/fir.cpp:115]   --->   Operation 1856 'add' 'state_7_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1857 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str9, i32 %tmp_8)" [fir_demo_stream/sources/fir.cpp:116]   --->   Operation 1857 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1858 [1/1] (0.00ns)   --->   "br label %.preheader45" [fir_demo_stream/sources/fir.cpp:78]   --->   Operation 1858 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 3> <Delay = 7.88>
ST_39 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%trunc_ln150 = trunc i32 %b to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1859 'trunc' 'trunc_ln150' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%tmp_1 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %b, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1860 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150, i25 %tmp_1)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1861 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%trunc_ln150_1 = trunc i32 %b to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1862 'trunc' 'trunc_ln150_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%tmp_3 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %b, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1863 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%or_ln150_1 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_1, i14 %tmp_3)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1864 'bitconcatenate' 'or_ln150_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%lshr_ln150_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %b, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1865 'partselect' 'lshr_ln150_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%zext_ln150 = zext i29 %lshr_ln150_2 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1866 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%xor_ln150 = xor i32 %zext_ln150, %or_ln150_1" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1867 'xor' 'xor_ln150' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%xor_ln150_1 = xor i32 %xor_ln150, %or_ln" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1868 'xor' 'xor_ln150_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1869 [1/1] (1.20ns) (out node of the LUT)   --->   "%m_16 = add i32 %xor_ln150_1, %a" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1869 'add' 'm_16' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_5)   --->   "%lshr_ln150_s = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_16, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1870 'partselect' 'lshr_ln150_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_5)   --->   "%trunc_ln150_4 = trunc i32 %m_16 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1871 'trunc' 'trunc_ln150_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_5)   --->   "%or_ln150_s = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_4, i15 %lshr_ln150_s)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1872 'bitconcatenate' 'or_ln150_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_5)   --->   "%lshr_ln150_1 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_16, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1873 'partselect' 'lshr_ln150_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_5)   --->   "%trunc_ln150_5 = trunc i32 %m_16 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1874 'trunc' 'trunc_ln150_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_5)   --->   "%or_ln150_48 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_5, i13 %lshr_ln150_1)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1875 'bitconcatenate' 'or_ln150_48' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_5)   --->   "%lshr_ln150_3 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_16, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1876 'partselect' 'lshr_ln150_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_5)   --->   "%zext_ln150_2 = zext i22 %lshr_ln150_3 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1877 'zext' 'zext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_5)   --->   "%xor_ln150_4 = xor i32 %zext_ln150_2, %or_ln150_48" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1878 'xor' 'xor_ln150_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1879 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_5 = xor i32 %xor_ln150_4, %or_ln150_s" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1879 'xor' 'xor_ln150_5' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_7)   --->   "%trunc_ln150_6 = trunc i32 %d to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1880 'trunc' 'trunc_ln150_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_7)   --->   "%tmp_2 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %d, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1881 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_7)   --->   "%or_ln150_49 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_6, i25 %tmp_2)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1882 'bitconcatenate' 'or_ln150_49' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_7)   --->   "%trunc_ln150_7 = trunc i32 %d to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1883 'trunc' 'trunc_ln150_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_7)   --->   "%tmp_4 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %d, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1884 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_7)   --->   "%or_ln150_50 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_7, i14 %tmp_4)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1885 'bitconcatenate' 'or_ln150_50' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_7)   --->   "%lshr_ln150_4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %d, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1886 'partselect' 'lshr_ln150_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_7)   --->   "%zext_ln150_3 = zext i29 %lshr_ln150_4 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1887 'zext' 'zext_ln150_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_7)   --->   "%xor_ln150_6 = xor i32 %zext_ln150_3, %or_ln150_50" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1888 'xor' 'xor_ln150_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1889 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_7 = xor i32 %xor_ln150_6, %or_ln150_49" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1889 'xor' 'xor_ln150_7' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_2 = add i32 %xor_ln150_7, %c" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1890 'add' 'add_ln150_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1891 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_18 = add i32 %add_ln150_2, %xor_ln150_5" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1891 'add' 'm_18' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_11)   --->   "%trunc_ln150_10 = trunc i32 %e to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1892 'trunc' 'trunc_ln150_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_11)   --->   "%tmp_6 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %e, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1893 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_11)   --->   "%or_ln150_53 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_10, i25 %tmp_6)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1894 'bitconcatenate' 'or_ln150_53' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_11)   --->   "%trunc_ln150_11 = trunc i32 %e to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1895 'trunc' 'trunc_ln150_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_11)   --->   "%tmp_9 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %e, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1896 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_11)   --->   "%or_ln150_54 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_11, i14 %tmp_9)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1897 'bitconcatenate' 'or_ln150_54' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_11)   --->   "%lshr_ln150_51 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %e, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1898 'partselect' 'lshr_ln150_51' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_11)   --->   "%zext_ln150_5 = zext i29 %lshr_ln150_51 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1899 'zext' 'zext_ln150_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_11)   --->   "%xor_ln150_10 = xor i32 %zext_ln150_5, %or_ln150_54" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1900 'xor' 'xor_ln150_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1901 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_11 = xor i32 %xor_ln150_10, %or_ln150_53" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1901 'xor' 'xor_ln150_11' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_4 = add i32 %xor_ln150_11, %d" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1902 'add' 'add_ln150_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1903 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_19 = add i32 %add_ln150_4, %xor_ln150_9" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1903 'add' 'm_19' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_13)   --->   "%lshr_ln150_52 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_18, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1904 'partselect' 'lshr_ln150_52' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_13)   --->   "%trunc_ln150_12 = trunc i32 %m_18 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1905 'trunc' 'trunc_ln150_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_13)   --->   "%or_ln150_4 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_12, i15 %lshr_ln150_52)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1906 'bitconcatenate' 'or_ln150_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_13)   --->   "%lshr_ln150_53 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_18, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1907 'partselect' 'lshr_ln150_53' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_13)   --->   "%trunc_ln150_13 = trunc i32 %m_18 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1908 'trunc' 'trunc_ln150_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_13)   --->   "%or_ln150_55 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_13, i13 %lshr_ln150_53)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1909 'bitconcatenate' 'or_ln150_55' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_13)   --->   "%lshr_ln150_54 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_18, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1910 'partselect' 'lshr_ln150_54' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_13)   --->   "%zext_ln150_6 = zext i22 %lshr_ln150_54 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1911 'zext' 'zext_ln150_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_13)   --->   "%xor_ln150_12 = xor i32 %zext_ln150_6, %or_ln150_55" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1912 'xor' 'xor_ln150_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1913 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_13 = xor i32 %xor_ln150_12, %or_ln150_4" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1913 'xor' 'xor_ln150_13' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_15)   --->   "%trunc_ln150_14 = trunc i32 %f to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1914 'trunc' 'trunc_ln150_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_15)   --->   "%tmp_10 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %f, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1915 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_15)   --->   "%or_ln150_56 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_14, i25 %tmp_10)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1916 'bitconcatenate' 'or_ln150_56' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_15)   --->   "%trunc_ln150_15 = trunc i32 %f to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1917 'trunc' 'trunc_ln150_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_15)   --->   "%tmp_11 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %f, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1918 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_15)   --->   "%or_ln150_57 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_15, i14 %tmp_11)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1919 'bitconcatenate' 'or_ln150_57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_15)   --->   "%lshr_ln150_55 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %f, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1920 'partselect' 'lshr_ln150_55' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_15)   --->   "%zext_ln150_7 = zext i29 %lshr_ln150_55 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1921 'zext' 'zext_ln150_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_15)   --->   "%xor_ln150_14 = xor i32 %zext_ln150_7, %or_ln150_57" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1922 'xor' 'xor_ln150_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1923 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_15 = xor i32 %xor_ln150_14, %or_ln150_56" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1923 'xor' 'xor_ln150_15' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_6 = add i32 %xor_ln150_15, %e" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1924 'add' 'add_ln150_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1925 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_20 = add i32 %add_ln150_6, %xor_ln150_13" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1925 'add' 'm_20' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_17)   --->   "%lshr_ln150_56 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_19, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1926 'partselect' 'lshr_ln150_56' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_17)   --->   "%trunc_ln150_16 = trunc i32 %m_19 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1927 'trunc' 'trunc_ln150_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_17)   --->   "%or_ln150_5 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_16, i15 %lshr_ln150_56)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1928 'bitconcatenate' 'or_ln150_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_17)   --->   "%lshr_ln150_57 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_19, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1929 'partselect' 'lshr_ln150_57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_17)   --->   "%trunc_ln150_17 = trunc i32 %m_19 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1930 'trunc' 'trunc_ln150_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_17)   --->   "%or_ln150_58 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_17, i13 %lshr_ln150_57)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1931 'bitconcatenate' 'or_ln150_58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_17)   --->   "%lshr_ln150_58 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_19, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1932 'partselect' 'lshr_ln150_58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_17)   --->   "%zext_ln150_8 = zext i22 %lshr_ln150_58 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1933 'zext' 'zext_ln150_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_17)   --->   "%xor_ln150_16 = xor i32 %zext_ln150_8, %or_ln150_58" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1934 'xor' 'xor_ln150_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1935 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_17 = xor i32 %xor_ln150_16, %or_ln150_5" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1935 'xor' 'xor_ln150_17' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_19)   --->   "%trunc_ln150_18 = trunc i32 %g to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1936 'trunc' 'trunc_ln150_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_19)   --->   "%tmp_12 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %g, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1937 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_19)   --->   "%or_ln150_59 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_18, i25 %tmp_12)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1938 'bitconcatenate' 'or_ln150_59' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_19)   --->   "%trunc_ln150_19 = trunc i32 %g to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1939 'trunc' 'trunc_ln150_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_19)   --->   "%tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %g, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1940 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_19)   --->   "%or_ln150_60 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_19, i14 %tmp_13)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1941 'bitconcatenate' 'or_ln150_60' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_19)   --->   "%lshr_ln150_59 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %g, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1942 'partselect' 'lshr_ln150_59' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_19)   --->   "%zext_ln150_9 = zext i29 %lshr_ln150_59 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1943 'zext' 'zext_ln150_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_19)   --->   "%xor_ln150_18 = xor i32 %zext_ln150_9, %or_ln150_60" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1944 'xor' 'xor_ln150_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1945 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_19 = xor i32 %xor_ln150_18, %or_ln150_59" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1945 'xor' 'xor_ln150_19' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1946 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_8 = add i32 %xor_ln150_19, %f" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1946 'add' 'add_ln150_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1947 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_21 = add i32 %add_ln150_8, %xor_ln150_17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1947 'add' 'm_21' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_21)   --->   "%lshr_ln150_6 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_20, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1948 'partselect' 'lshr_ln150_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_21)   --->   "%trunc_ln150_20 = trunc i32 %m_20 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1949 'trunc' 'trunc_ln150_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_21)   --->   "%or_ln150_6 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_20, i15 %lshr_ln150_6)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1950 'bitconcatenate' 'or_ln150_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_21)   --->   "%lshr_ln150_60 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_20, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1951 'partselect' 'lshr_ln150_60' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_21)   --->   "%trunc_ln150_21 = trunc i32 %m_20 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1952 'trunc' 'trunc_ln150_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_21)   --->   "%or_ln150_61 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_21, i13 %lshr_ln150_60)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1953 'bitconcatenate' 'or_ln150_61' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_21)   --->   "%lshr_ln150_61 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_20, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1954 'partselect' 'lshr_ln150_61' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_21)   --->   "%zext_ln150_10 = zext i22 %lshr_ln150_61 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1955 'zext' 'zext_ln150_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_21)   --->   "%xor_ln150_20 = xor i32 %zext_ln150_10, %or_ln150_61" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1956 'xor' 'xor_ln150_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1957 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_21 = xor i32 %xor_ln150_20, %or_ln150_6" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1957 'xor' 'xor_ln150_21' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_23)   --->   "%trunc_ln150_22 = trunc i32 %h to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1958 'trunc' 'trunc_ln150_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_23)   --->   "%tmp_14 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %h, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1959 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_23)   --->   "%or_ln150_62 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_22, i25 %tmp_14)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1960 'bitconcatenate' 'or_ln150_62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_23)   --->   "%trunc_ln150_23 = trunc i32 %h to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1961 'trunc' 'trunc_ln150_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_23)   --->   "%tmp_15 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %h, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1962 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_23)   --->   "%or_ln150_63 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_23, i14 %tmp_15)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1963 'bitconcatenate' 'or_ln150_63' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_23)   --->   "%lshr_ln150_62 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %h, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1964 'partselect' 'lshr_ln150_62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_23)   --->   "%zext_ln150_11 = zext i29 %lshr_ln150_62 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1965 'zext' 'zext_ln150_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_23)   --->   "%xor_ln150_22 = xor i32 %zext_ln150_11, %or_ln150_63" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1966 'xor' 'xor_ln150_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1967 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_23 = xor i32 %xor_ln150_22, %or_ln150_62" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1967 'xor' 'xor_ln150_23' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_10 = add i32 %xor_ln150_23, %xor_ln150_21" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1968 'add' 'add_ln150_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1969 [1/1] (1.20ns)   --->   "%add_ln150_11 = add i32 256, %g" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1969 'add' 'add_ln150_11' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1970 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_22 = add i32 %add_ln150_11, %add_ln150_10" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1970 'add' 'm_22' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_25)   --->   "%lshr_ln150_7 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_21, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1971 'partselect' 'lshr_ln150_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_25)   --->   "%trunc_ln150_24 = trunc i32 %m_21 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1972 'trunc' 'trunc_ln150_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_25)   --->   "%or_ln150_7 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_24, i15 %lshr_ln150_7)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1973 'bitconcatenate' 'or_ln150_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_25)   --->   "%lshr_ln150_63 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_21, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1974 'partselect' 'lshr_ln150_63' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_25)   --->   "%trunc_ln150_25 = trunc i32 %m_21 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1975 'trunc' 'trunc_ln150_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_25)   --->   "%or_ln150_64 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_25, i13 %lshr_ln150_63)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1976 'bitconcatenate' 'or_ln150_64' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_25)   --->   "%lshr_ln150_64 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_21, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1977 'partselect' 'lshr_ln150_64' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_25)   --->   "%zext_ln150_12 = zext i22 %lshr_ln150_64 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1978 'zext' 'zext_ln150_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_25)   --->   "%xor_ln150_24 = xor i32 %zext_ln150_12, %or_ln150_64" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1979 'xor' 'xor_ln150_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1980 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_25 = xor i32 %xor_ln150_24, %or_ln150_7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1980 'xor' 'xor_ln150_25' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_13 = add i32 %xor_ln150_25, %m_16" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1981 'add' 'add_ln150_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1982 [1/1] (1.20ns)   --->   "%add_ln150_14 = add i32 285220864, %h" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1982 'add' 'add_ln150_14' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1983 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_23 = add i32 %add_ln150_14, %add_ln150_13" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1983 'add' 'm_23' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_16)   --->   "%lshr_ln150_8 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_22, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1984 'partselect' 'lshr_ln150_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_16)   --->   "%trunc_ln150_26 = trunc i32 %m_22 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1985 'trunc' 'trunc_ln150_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_16)   --->   "%or_ln150_8 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_26, i15 %lshr_ln150_8)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1986 'bitconcatenate' 'or_ln150_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_16)   --->   "%lshr_ln150_65 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_22, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1987 'partselect' 'lshr_ln150_65' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_16)   --->   "%trunc_ln150_27 = trunc i32 %m_22 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1988 'trunc' 'trunc_ln150_27' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_16)   --->   "%or_ln150_65 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_27, i13 %lshr_ln150_65)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1989 'bitconcatenate' 'or_ln150_65' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_16)   --->   "%lshr_ln150_66 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_22, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1990 'partselect' 'lshr_ln150_66' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_16)   --->   "%zext_ln150_13 = zext i22 %lshr_ln150_66 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1991 'zext' 'zext_ln150_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_16)   --->   "%xor_ln150_26 = xor i32 %zext_ln150_13, %or_ln150_65" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1992 'xor' 'xor_ln150_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_16)   --->   "%xor_ln150_27 = xor i32 %xor_ln150_26, %or_ln150_8" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1993 'xor' 'xor_ln150_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1994 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln150_16 = add i32 %m_17, %xor_ln150_27" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1994 'add' 'add_ln150_16' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%lshr_ln150_9 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_23, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1995 'partselect' 'lshr_ln150_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%trunc_ln150_28 = trunc i32 %m_23 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1996 'trunc' 'trunc_ln150_28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%or_ln150_9 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_28, i15 %lshr_ln150_9)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1997 'bitconcatenate' 'or_ln150_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%lshr_ln150_67 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_23, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1998 'partselect' 'lshr_ln150_67' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%trunc_ln150_29 = trunc i32 %m_23 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 1999 'trunc' 'trunc_ln150_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%or_ln150_66 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_29, i13 %lshr_ln150_67)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2000 'bitconcatenate' 'or_ln150_66' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%lshr_ln150_68 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_23, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2001 'partselect' 'lshr_ln150_68' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%zext_ln150_14 = zext i22 %lshr_ln150_68 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2002 'zext' 'zext_ln150_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%xor_ln150_29 = xor i32 %zext_ln150_14, %or_ln150_66" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2003 'xor' 'xor_ln150_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%xor_ln150_30 = xor i32 %xor_ln150_29, %or_ln150_9" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2004 'xor' 'xor_ln150_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2005 [1/1] (1.20ns) (out node of the LUT)   --->   "%m_25 = add i32 %m_18, %xor_ln150_30" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2005 'add' 'm_25' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node m_27)   --->   "%lshr_ln150_11 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_25, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2006 'partselect' 'lshr_ln150_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node m_27)   --->   "%trunc_ln150_32 = trunc i32 %m_25 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2007 'trunc' 'trunc_ln150_32' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node m_27)   --->   "%or_ln150_11 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_32, i15 %lshr_ln150_11)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2008 'bitconcatenate' 'or_ln150_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node m_27)   --->   "%lshr_ln150_71 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_25, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2009 'partselect' 'lshr_ln150_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node m_27)   --->   "%trunc_ln150_33 = trunc i32 %m_25 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2010 'trunc' 'trunc_ln150_33' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node m_27)   --->   "%or_ln150_68 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_33, i13 %lshr_ln150_71)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2011 'bitconcatenate' 'or_ln150_68' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node m_27)   --->   "%lshr_ln150_72 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_25, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2012 'partselect' 'lshr_ln150_72' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node m_27)   --->   "%zext_ln150_16 = zext i22 %lshr_ln150_72 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2013 'zext' 'zext_ln150_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node m_27)   --->   "%xor_ln150_33 = xor i32 %zext_ln150_16, %or_ln150_68" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2014 'xor' 'xor_ln150_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node m_27)   --->   "%xor_ln150_34 = xor i32 %xor_ln150_33, %or_ln150_11" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2015 'xor' 'xor_ln150_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2016 [1/1] (1.20ns) (out node of the LUT)   --->   "%m_27 = add i32 %m_20, %xor_ln150_34" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2016 'add' 'm_27' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%lshr_ln150_13 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_27, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2017 'partselect' 'lshr_ln150_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%trunc_ln150_36 = trunc i32 %m_27 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2018 'trunc' 'trunc_ln150_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%or_ln150_13 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_36, i15 %lshr_ln150_13)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2019 'bitconcatenate' 'or_ln150_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%lshr_ln150_75 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_27, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2020 'partselect' 'lshr_ln150_75' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%trunc_ln150_37 = trunc i32 %m_27 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2021 'trunc' 'trunc_ln150_37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%or_ln150_70 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_37, i13 %lshr_ln150_75)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2022 'bitconcatenate' 'or_ln150_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%lshr_ln150_76 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_27, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2023 'partselect' 'lshr_ln150_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%zext_ln150_18 = zext i22 %lshr_ln150_76 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2024 'zext' 'zext_ln150_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%xor_ln150_37 = xor i32 %zext_ln150_18, %or_ln150_70" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2025 'xor' 'xor_ln150_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%xor_ln150_38 = xor i32 %xor_ln150_37, %or_ln150_13" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2026 'xor' 'xor_ln150_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2027 [1/1] (1.20ns) (out node of the LUT)   --->   "%m_29 = add i32 %m_22, %xor_ln150_38" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2027 'add' 'm_29' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_42)   --->   "%lshr_ln150_15 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_29, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2028 'partselect' 'lshr_ln150_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_42)   --->   "%trunc_ln150_40 = trunc i32 %m_29 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2029 'trunc' 'trunc_ln150_40' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_42)   --->   "%or_ln150_15 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_40, i15 %lshr_ln150_15)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2030 'bitconcatenate' 'or_ln150_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_42)   --->   "%lshr_ln150_79 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_29, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2031 'partselect' 'lshr_ln150_79' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_42)   --->   "%trunc_ln150_41 = trunc i32 %m_29 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2032 'trunc' 'trunc_ln150_41' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_42)   --->   "%or_ln150_72 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_41, i13 %lshr_ln150_79)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2033 'bitconcatenate' 'or_ln150_72' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_42)   --->   "%lshr_ln150_80 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_29, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2034 'partselect' 'lshr_ln150_80' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_42)   --->   "%zext_ln150_20 = zext i22 %lshr_ln150_80 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2035 'zext' 'zext_ln150_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_42)   --->   "%xor_ln150_41 = xor i32 %zext_ln150_20, %or_ln150_72" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2036 'xor' 'xor_ln150_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2037 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_42 = xor i32 %xor_ln150_41, %or_ln150_15" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2037 'xor' 'xor_ln150_42' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_44)   --->   "%lshr_ln150_81 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_16, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2038 'partselect' 'lshr_ln150_81' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_44)   --->   "%trunc_ln150_42 = trunc i32 %m_16 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2039 'trunc' 'trunc_ln150_42' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_44)   --->   "%or_ln150_73 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_42, i25 %lshr_ln150_81)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2040 'bitconcatenate' 'or_ln150_73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_44)   --->   "%lshr_ln150_82 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_16, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2041 'partselect' 'lshr_ln150_82' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_44)   --->   "%trunc_ln150_43 = trunc i32 %m_16 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2042 'trunc' 'trunc_ln150_43' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_44)   --->   "%or_ln150_74 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_43, i14 %lshr_ln150_82)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2043 'bitconcatenate' 'or_ln150_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_44)   --->   "%lshr_ln150_83 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_16, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2044 'partselect' 'lshr_ln150_83' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_44)   --->   "%zext_ln150_21 = zext i29 %lshr_ln150_83 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2045 'zext' 'zext_ln150_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_44)   --->   "%xor_ln150_43 = xor i32 %zext_ln150_21, %or_ln150_74" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2046 'xor' 'xor_ln150_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2047 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_44 = xor i32 %xor_ln150_43, %or_ln150_73" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2047 'xor' 'xor_ln150_44' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_52)   --->   "%lshr_ln150_91 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_18, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2048 'partselect' 'lshr_ln150_91' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_52)   --->   "%trunc_ln150_50 = trunc i32 %m_18 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2049 'trunc' 'trunc_ln150_50' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_52)   --->   "%or_ln150_79 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_50, i25 %lshr_ln150_91)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2050 'bitconcatenate' 'or_ln150_79' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_52)   --->   "%lshr_ln150_92 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_18, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2051 'partselect' 'lshr_ln150_92' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_52)   --->   "%trunc_ln150_51 = trunc i32 %m_18 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2052 'trunc' 'trunc_ln150_51' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_52)   --->   "%or_ln150_80 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_51, i14 %lshr_ln150_92)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2053 'bitconcatenate' 'or_ln150_80' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_52)   --->   "%lshr_ln150_93 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_18, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2054 'partselect' 'lshr_ln150_93' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_52)   --->   "%zext_ln150_25 = zext i29 %lshr_ln150_93 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2055 'zext' 'zext_ln150_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_52)   --->   "%xor_ln150_51 = xor i32 %zext_ln150_25, %or_ln150_80" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2056 'xor' 'xor_ln150_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2057 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_52 = xor i32 %xor_ln150_51, %or_ln150_79" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2057 'xor' 'xor_ln150_52' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_56)   --->   "%lshr_ln150_96 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_19, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2058 'partselect' 'lshr_ln150_96' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_56)   --->   "%trunc_ln150_54 = trunc i32 %m_19 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2059 'trunc' 'trunc_ln150_54' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_56)   --->   "%or_ln150_82 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_54, i25 %lshr_ln150_96)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2060 'bitconcatenate' 'or_ln150_82' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_56)   --->   "%lshr_ln150_97 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_19, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2061 'partselect' 'lshr_ln150_97' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_56)   --->   "%trunc_ln150_55 = trunc i32 %m_19 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2062 'trunc' 'trunc_ln150_55' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_56)   --->   "%or_ln150_83 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_55, i14 %lshr_ln150_97)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2063 'bitconcatenate' 'or_ln150_83' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_56)   --->   "%lshr_ln150_98 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_19, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2064 'partselect' 'lshr_ln150_98' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_56)   --->   "%zext_ln150_27 = zext i29 %lshr_ln150_98 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2065 'zext' 'zext_ln150_27' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_56)   --->   "%xor_ln150_55 = xor i32 %zext_ln150_27, %or_ln150_83" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2066 'xor' 'xor_ln150_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2067 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_56 = xor i32 %xor_ln150_55, %or_ln150_82" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2067 'xor' 'xor_ln150_56' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_60)   --->   "%lshr_ln150_101 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_20, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2068 'partselect' 'lshr_ln150_101' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_60)   --->   "%trunc_ln150_58 = trunc i32 %m_20 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2069 'trunc' 'trunc_ln150_58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_60)   --->   "%or_ln150_85 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_58, i25 %lshr_ln150_101)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2070 'bitconcatenate' 'or_ln150_85' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_60)   --->   "%lshr_ln150_102 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_20, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2071 'partselect' 'lshr_ln150_102' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_60)   --->   "%trunc_ln150_59 = trunc i32 %m_20 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2072 'trunc' 'trunc_ln150_59' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_60)   --->   "%or_ln150_86 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_59, i14 %lshr_ln150_102)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2073 'bitconcatenate' 'or_ln150_86' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_60)   --->   "%lshr_ln150_103 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_20, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2074 'partselect' 'lshr_ln150_103' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_60)   --->   "%zext_ln150_29 = zext i29 %lshr_ln150_103 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2075 'zext' 'zext_ln150_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_60)   --->   "%xor_ln150_59 = xor i32 %zext_ln150_29, %or_ln150_86" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2076 'xor' 'xor_ln150_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2077 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_60 = xor i32 %xor_ln150_59, %or_ln150_85" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2077 'xor' 'xor_ln150_60' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_64)   --->   "%lshr_ln150_106 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_21, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2078 'partselect' 'lshr_ln150_106' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_64)   --->   "%trunc_ln150_62 = trunc i32 %m_21 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2079 'trunc' 'trunc_ln150_62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_64)   --->   "%or_ln150_88 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_62, i25 %lshr_ln150_106)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2080 'bitconcatenate' 'or_ln150_88' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_64)   --->   "%lshr_ln150_107 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_21, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2081 'partselect' 'lshr_ln150_107' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_64)   --->   "%trunc_ln150_63 = trunc i32 %m_21 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2082 'trunc' 'trunc_ln150_63' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_64)   --->   "%or_ln150_89 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_63, i14 %lshr_ln150_107)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2083 'bitconcatenate' 'or_ln150_89' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_64)   --->   "%lshr_ln150_108 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_21, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2084 'partselect' 'lshr_ln150_108' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_64)   --->   "%zext_ln150_31 = zext i29 %lshr_ln150_108 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2085 'zext' 'zext_ln150_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_64)   --->   "%xor_ln150_63 = xor i32 %zext_ln150_31, %or_ln150_89" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2086 'xor' 'xor_ln150_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2087 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_64 = xor i32 %xor_ln150_63, %or_ln150_88" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2087 'xor' 'xor_ln150_64' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_68)   --->   "%lshr_ln150_111 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_22, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2088 'partselect' 'lshr_ln150_111' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_68)   --->   "%trunc_ln150_66 = trunc i32 %m_22 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2089 'trunc' 'trunc_ln150_66' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_68)   --->   "%or_ln150_91 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_66, i25 %lshr_ln150_111)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2090 'bitconcatenate' 'or_ln150_91' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_68)   --->   "%lshr_ln150_112 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_22, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2091 'partselect' 'lshr_ln150_112' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_68)   --->   "%trunc_ln150_67 = trunc i32 %m_22 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2092 'trunc' 'trunc_ln150_67' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_68)   --->   "%or_ln150_92 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_67, i14 %lshr_ln150_112)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2093 'bitconcatenate' 'or_ln150_92' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_68)   --->   "%lshr_ln150_113 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_22, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2094 'partselect' 'lshr_ln150_113' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_68)   --->   "%zext_ln150_33 = zext i29 %lshr_ln150_113 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2095 'zext' 'zext_ln150_33' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_68)   --->   "%xor_ln150_67 = xor i32 %zext_ln150_33, %or_ln150_92" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2096 'xor' 'xor_ln150_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2097 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_68 = xor i32 %xor_ln150_67, %or_ln150_91" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2097 'xor' 'xor_ln150_68' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_72)   --->   "%lshr_ln150_116 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_23, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2098 'partselect' 'lshr_ln150_116' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_72)   --->   "%trunc_ln150_70 = trunc i32 %m_23 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2099 'trunc' 'trunc_ln150_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_72)   --->   "%or_ln150_94 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_70, i25 %lshr_ln150_116)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2100 'bitconcatenate' 'or_ln150_94' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_72)   --->   "%lshr_ln150_117 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_23, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2101 'partselect' 'lshr_ln150_117' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_72)   --->   "%trunc_ln150_71 = trunc i32 %m_23 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2102 'trunc' 'trunc_ln150_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_72)   --->   "%or_ln150_95 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_71, i14 %lshr_ln150_117)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2103 'bitconcatenate' 'or_ln150_95' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_72)   --->   "%lshr_ln150_118 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_23, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2104 'partselect' 'lshr_ln150_118' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_72)   --->   "%zext_ln150_35 = zext i29 %lshr_ln150_118 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2105 'zext' 'zext_ln150_35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_72)   --->   "%xor_ln150_71 = xor i32 %zext_ln150_35, %or_ln150_95" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2106 'xor' 'xor_ln150_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2107 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_72 = xor i32 %xor_ln150_71, %or_ln150_94" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2107 'xor' 'xor_ln150_72' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_80)   --->   "%lshr_ln150_126 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_25, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2108 'partselect' 'lshr_ln150_126' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_80)   --->   "%trunc_ln150_78 = trunc i32 %m_25 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2109 'trunc' 'trunc_ln150_78' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_80)   --->   "%or_ln150_100 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_78, i25 %lshr_ln150_126)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2110 'bitconcatenate' 'or_ln150_100' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_80)   --->   "%lshr_ln150_127 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_25, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2111 'partselect' 'lshr_ln150_127' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_80)   --->   "%trunc_ln150_79 = trunc i32 %m_25 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2112 'trunc' 'trunc_ln150_79' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_80)   --->   "%or_ln150_101 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_79, i14 %lshr_ln150_127)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2113 'bitconcatenate' 'or_ln150_101' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_80)   --->   "%lshr_ln150_128 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_25, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2114 'partselect' 'lshr_ln150_128' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_80)   --->   "%zext_ln150_39 = zext i29 %lshr_ln150_128 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2115 'zext' 'zext_ln150_39' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_80)   --->   "%xor_ln150_79 = xor i32 %zext_ln150_39, %or_ln150_101" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2116 'xor' 'xor_ln150_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2117 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_80 = xor i32 %xor_ln150_79, %or_ln150_100" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2117 'xor' 'xor_ln150_80' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_88)   --->   "%lshr_ln150_136 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_27, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2118 'partselect' 'lshr_ln150_136' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_88)   --->   "%trunc_ln150_86 = trunc i32 %m_27 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2119 'trunc' 'trunc_ln150_86' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_88)   --->   "%or_ln150_106 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_86, i25 %lshr_ln150_136)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2120 'bitconcatenate' 'or_ln150_106' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_88)   --->   "%lshr_ln150_137 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_27, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2121 'partselect' 'lshr_ln150_137' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_88)   --->   "%trunc_ln150_87 = trunc i32 %m_27 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2122 'trunc' 'trunc_ln150_87' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_88)   --->   "%or_ln150_107 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_87, i14 %lshr_ln150_137)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2123 'bitconcatenate' 'or_ln150_107' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_88)   --->   "%lshr_ln150_138 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_27, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2124 'partselect' 'lshr_ln150_138' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_88)   --->   "%zext_ln150_43 = zext i29 %lshr_ln150_138 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2125 'zext' 'zext_ln150_43' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_88)   --->   "%xor_ln150_87 = xor i32 %zext_ln150_43, %or_ln150_107" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2126 'xor' 'xor_ln150_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2127 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_88 = xor i32 %xor_ln150_87, %or_ln150_106" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2127 'xor' 'xor_ln150_88' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_96)   --->   "%lshr_ln150_146 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_29, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2128 'partselect' 'lshr_ln150_146' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_96)   --->   "%trunc_ln150_94 = trunc i32 %m_29 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2129 'trunc' 'trunc_ln150_94' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_96)   --->   "%or_ln150_112 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_94, i25 %lshr_ln150_146)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2130 'bitconcatenate' 'or_ln150_112' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_96)   --->   "%lshr_ln150_147 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_29, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2131 'partselect' 'lshr_ln150_147' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_96)   --->   "%trunc_ln150_95 = trunc i32 %m_29 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2132 'trunc' 'trunc_ln150_95' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_96)   --->   "%or_ln150_113 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_95, i14 %lshr_ln150_147)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2133 'bitconcatenate' 'or_ln150_113' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_96)   --->   "%lshr_ln150_148 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_29, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2134 'partselect' 'lshr_ln150_148' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_96)   --->   "%zext_ln150_47 = zext i29 %lshr_ln150_148 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2135 'zext' 'zext_ln150_47' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_96)   --->   "%xor_ln150_95 = xor i32 %zext_ln150_47, %or_ln150_113" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2136 'xor' 'xor_ln150_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2137 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_96 = xor i32 %xor_ln150_95, %or_ln150_112" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2137 'xor' 'xor_ln150_96' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 4> <Delay = 8.36>
ST_40 : Operation 2138 [1/1] (0.40ns)   --->   "%m_24 = xor i32 %add_ln150_16, -2147483648" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2138 'xor' 'm_24' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%lshr_ln150_10 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_24, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2139 'partselect' 'lshr_ln150_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%trunc_ln150_30 = trunc i32 %m_24 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2140 'trunc' 'trunc_ln150_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%or_ln150_10 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_30, i15 %lshr_ln150_10)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2141 'bitconcatenate' 'or_ln150_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%lshr_ln150_69 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_24, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2142 'partselect' 'lshr_ln150_69' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%trunc_ln150_31 = trunc i32 %m_24 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2143 'trunc' 'trunc_ln150_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%or_ln150_67 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_31, i13 %lshr_ln150_69)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2144 'bitconcatenate' 'or_ln150_67' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%lshr_ln150_70 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_24, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2145 'partselect' 'lshr_ln150_70' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%zext_ln150_15 = zext i22 %lshr_ln150_70 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2146 'zext' 'zext_ln150_15' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%xor_ln150_31 = xor i32 %zext_ln150_15, %or_ln150_67" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2147 'xor' 'xor_ln150_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%xor_ln150_32 = xor i32 %xor_ln150_31, %or_ln150_10" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2148 'xor' 'xor_ln150_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2149 [1/1] (1.20ns) (out node of the LUT)   --->   "%m_26 = add i32 %m_19, %xor_ln150_32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2149 'add' 'm_26' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%lshr_ln150_12 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_26, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2150 'partselect' 'lshr_ln150_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%trunc_ln150_34 = trunc i32 %m_26 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2151 'trunc' 'trunc_ln150_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%or_ln150_12 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_34, i15 %lshr_ln150_12)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2152 'bitconcatenate' 'or_ln150_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%lshr_ln150_73 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_26, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2153 'partselect' 'lshr_ln150_73' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%trunc_ln150_35 = trunc i32 %m_26 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2154 'trunc' 'trunc_ln150_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%or_ln150_69 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_35, i13 %lshr_ln150_73)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2155 'bitconcatenate' 'or_ln150_69' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%lshr_ln150_74 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_26, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2156 'partselect' 'lshr_ln150_74' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%zext_ln150_17 = zext i22 %lshr_ln150_74 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2157 'zext' 'zext_ln150_17' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%xor_ln150_35 = xor i32 %zext_ln150_17, %or_ln150_69" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2158 'xor' 'xor_ln150_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%xor_ln150_36 = xor i32 %xor_ln150_35, %or_ln150_12" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2159 'xor' 'xor_ln150_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2160 [1/1] (1.20ns) (out node of the LUT)   --->   "%m_28 = add i32 %m_21, %xor_ln150_36" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2160 'add' 'm_28' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_40)   --->   "%lshr_ln150_14 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_28, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2161 'partselect' 'lshr_ln150_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_40)   --->   "%trunc_ln150_38 = trunc i32 %m_28 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2162 'trunc' 'trunc_ln150_38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_40)   --->   "%or_ln150_14 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_38, i15 %lshr_ln150_14)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2163 'bitconcatenate' 'or_ln150_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_40)   --->   "%lshr_ln150_77 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_28, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2164 'partselect' 'lshr_ln150_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_40)   --->   "%trunc_ln150_39 = trunc i32 %m_28 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2165 'trunc' 'trunc_ln150_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_40)   --->   "%or_ln150_71 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_39, i13 %lshr_ln150_77)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2166 'bitconcatenate' 'or_ln150_71' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_40)   --->   "%lshr_ln150_78 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_28, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2167 'partselect' 'lshr_ln150_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_40)   --->   "%zext_ln150_19 = zext i22 %lshr_ln150_78 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2168 'zext' 'zext_ln150_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_40)   --->   "%xor_ln150_39 = xor i32 %zext_ln150_19, %or_ln150_71" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2169 'xor' 'xor_ln150_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2170 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_40 = xor i32 %xor_ln150_39, %or_ln150_14" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2170 'xor' 'xor_ln150_40' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_22 = add i32 4194338, %xor_ln150_40" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2171 'add' 'add_ln150_22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2172 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_30 = add i32 %add_ln150_22, %m_23" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2172 'add' 'm_30' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_24 = add i32 %xor_ln150_42, %xor_ln150_44" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2173 'add' 'add_ln150_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2174 [1/1] (1.20ns)   --->   "%add_ln150_25 = add i32 256, %m_24" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2174 'add' 'add_ln150_25' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2175 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_31 = add i32 %add_ln150_25, %add_ln150_24" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2175 'add' 'm_31' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_46)   --->   "%lshr_ln150_16 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_30, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2176 'partselect' 'lshr_ln150_16' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_46)   --->   "%trunc_ln150_44 = trunc i32 %m_30 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2177 'trunc' 'trunc_ln150_44' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_46)   --->   "%or_ln150_16 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_44, i15 %lshr_ln150_16)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2178 'bitconcatenate' 'or_ln150_16' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_46)   --->   "%lshr_ln150_84 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_30, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2179 'partselect' 'lshr_ln150_84' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_46)   --->   "%trunc_ln150_45 = trunc i32 %m_30 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2180 'trunc' 'trunc_ln150_45' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_46)   --->   "%or_ln150_75 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_45, i13 %lshr_ln150_84)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2181 'bitconcatenate' 'or_ln150_75' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_46)   --->   "%lshr_ln150_85 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_30, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2182 'partselect' 'lshr_ln150_85' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_46)   --->   "%zext_ln150_22 = zext i22 %lshr_ln150_85 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2183 'zext' 'zext_ln150_22' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_46)   --->   "%xor_ln150_45 = xor i32 %zext_ln150_22, %or_ln150_75" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2184 'xor' 'xor_ln150_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2185 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_46 = xor i32 %xor_ln150_45, %or_ln150_16" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2185 'xor' 'xor_ln150_46' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_27 = add i32 %xor_ln150_46, %xor_ln150_48" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2186 'add' 'add_ln150_27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2187 [1/1] (1.20ns)   --->   "%add_ln150_28 = add i32 %m_25, %m_16" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2187 'add' 'add_ln150_28' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2188 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_32 = add i32 %add_ln150_28, %add_ln150_27" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2188 'add' 'm_32' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_50)   --->   "%lshr_ln150_17 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_31, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2189 'partselect' 'lshr_ln150_17' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_50)   --->   "%trunc_ln150_48 = trunc i32 %m_31 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2190 'trunc' 'trunc_ln150_48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_50)   --->   "%or_ln150_17 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_48, i15 %lshr_ln150_17)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2191 'bitconcatenate' 'or_ln150_17' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_50)   --->   "%lshr_ln150_89 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_31, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2192 'partselect' 'lshr_ln150_89' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_50)   --->   "%trunc_ln150_49 = trunc i32 %m_31 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2193 'trunc' 'trunc_ln150_49' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_50)   --->   "%or_ln150_78 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_49, i13 %lshr_ln150_89)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2194 'bitconcatenate' 'or_ln150_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_50)   --->   "%lshr_ln150_90 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_31, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2195 'partselect' 'lshr_ln150_90' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_50)   --->   "%zext_ln150_24 = zext i22 %lshr_ln150_90 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2196 'zext' 'zext_ln150_24' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_50)   --->   "%xor_ln150_49 = xor i32 %zext_ln150_24, %or_ln150_78" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2197 'xor' 'xor_ln150_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2198 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_50 = xor i32 %xor_ln150_49, %or_ln150_17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2198 'xor' 'xor_ln150_50' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_30 = add i32 %xor_ln150_50, %xor_ln150_52" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2199 'add' 'add_ln150_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2200 [1/1] (1.20ns)   --->   "%add_ln150_31 = add i32 %m_26, %m_17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2200 'add' 'add_ln150_31' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2201 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_33 = add i32 %add_ln150_31, %add_ln150_30" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2201 'add' 'm_33' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_54)   --->   "%lshr_ln150_18 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_32, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2202 'partselect' 'lshr_ln150_18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_54)   --->   "%trunc_ln150_52 = trunc i32 %m_32 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2203 'trunc' 'trunc_ln150_52' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_54)   --->   "%or_ln150_18 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_52, i15 %lshr_ln150_18)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2204 'bitconcatenate' 'or_ln150_18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_54)   --->   "%lshr_ln150_94 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_32, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2205 'partselect' 'lshr_ln150_94' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_54)   --->   "%trunc_ln150_53 = trunc i32 %m_32 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2206 'trunc' 'trunc_ln150_53' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_54)   --->   "%or_ln150_81 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_53, i13 %lshr_ln150_94)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2207 'bitconcatenate' 'or_ln150_81' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_54)   --->   "%lshr_ln150_95 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_32, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2208 'partselect' 'lshr_ln150_95' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_54)   --->   "%zext_ln150_26 = zext i22 %lshr_ln150_95 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2209 'zext' 'zext_ln150_26' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_54)   --->   "%xor_ln150_53 = xor i32 %zext_ln150_26, %or_ln150_81" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2210 'xor' 'xor_ln150_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2211 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_54 = xor i32 %xor_ln150_53, %or_ln150_18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2211 'xor' 'xor_ln150_54' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_33 = add i32 %xor_ln150_54, %xor_ln150_56" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2212 'add' 'add_ln150_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2213 [1/1] (1.20ns)   --->   "%add_ln150_34 = add i32 %m_27, %m_18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2213 'add' 'add_ln150_34' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2214 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_34 = add i32 %add_ln150_34, %add_ln150_33" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2214 'add' 'm_34' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_58)   --->   "%lshr_ln150_19 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_33, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2215 'partselect' 'lshr_ln150_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_58)   --->   "%trunc_ln150_56 = trunc i32 %m_33 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2216 'trunc' 'trunc_ln150_56' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_58)   --->   "%or_ln150_19 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_56, i15 %lshr_ln150_19)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2217 'bitconcatenate' 'or_ln150_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_58)   --->   "%lshr_ln150_99 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_33, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2218 'partselect' 'lshr_ln150_99' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_58)   --->   "%trunc_ln150_57 = trunc i32 %m_33 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2219 'trunc' 'trunc_ln150_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_58)   --->   "%or_ln150_84 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_57, i13 %lshr_ln150_99)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2220 'bitconcatenate' 'or_ln150_84' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_58)   --->   "%lshr_ln150_100 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_33, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2221 'partselect' 'lshr_ln150_100' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_58)   --->   "%zext_ln150_28 = zext i22 %lshr_ln150_100 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2222 'zext' 'zext_ln150_28' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_58)   --->   "%xor_ln150_57 = xor i32 %zext_ln150_28, %or_ln150_84" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2223 'xor' 'xor_ln150_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2224 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_58 = xor i32 %xor_ln150_57, %or_ln150_19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2224 'xor' 'xor_ln150_58' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_36 = add i32 %xor_ln150_58, %xor_ln150_60" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2225 'add' 'add_ln150_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2226 [1/1] (1.20ns)   --->   "%add_ln150_37 = add i32 %m_28, %m_19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2226 'add' 'add_ln150_37' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2227 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_35 = add i32 %add_ln150_37, %add_ln150_36" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2227 'add' 'm_35' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_62)   --->   "%lshr_ln150_20 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_34, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2228 'partselect' 'lshr_ln150_20' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_62)   --->   "%trunc_ln150_60 = trunc i32 %m_34 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2229 'trunc' 'trunc_ln150_60' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_62)   --->   "%or_ln150_20 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_60, i15 %lshr_ln150_20)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2230 'bitconcatenate' 'or_ln150_20' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_62)   --->   "%lshr_ln150_104 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_34, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2231 'partselect' 'lshr_ln150_104' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_62)   --->   "%trunc_ln150_61 = trunc i32 %m_34 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2232 'trunc' 'trunc_ln150_61' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_62)   --->   "%or_ln150_87 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_61, i13 %lshr_ln150_104)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2233 'bitconcatenate' 'or_ln150_87' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_62)   --->   "%lshr_ln150_105 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_34, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2234 'partselect' 'lshr_ln150_105' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_62)   --->   "%zext_ln150_30 = zext i22 %lshr_ln150_105 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2235 'zext' 'zext_ln150_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_62)   --->   "%xor_ln150_61 = xor i32 %zext_ln150_30, %or_ln150_87" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2236 'xor' 'xor_ln150_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2237 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_62 = xor i32 %xor_ln150_61, %or_ln150_20" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2237 'xor' 'xor_ln150_62' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_39 = add i32 %xor_ln150_62, %xor_ln150_64" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2238 'add' 'add_ln150_39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2239 [1/1] (1.20ns)   --->   "%add_ln150_40 = add i32 %m_29, %m_20" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2239 'add' 'add_ln150_40' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2240 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_36 = add i32 %add_ln150_40, %add_ln150_39" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2240 'add' 'm_36' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_66)   --->   "%lshr_ln150_21 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_35, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2241 'partselect' 'lshr_ln150_21' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_66)   --->   "%trunc_ln150_64 = trunc i32 %m_35 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2242 'trunc' 'trunc_ln150_64' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_66)   --->   "%or_ln150_21 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_64, i15 %lshr_ln150_21)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2243 'bitconcatenate' 'or_ln150_21' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_66)   --->   "%lshr_ln150_109 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_35, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2244 'partselect' 'lshr_ln150_109' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_66)   --->   "%trunc_ln150_65 = trunc i32 %m_35 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2245 'trunc' 'trunc_ln150_65' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_66)   --->   "%or_ln150_90 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_65, i13 %lshr_ln150_109)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2246 'bitconcatenate' 'or_ln150_90' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_66)   --->   "%lshr_ln150_110 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_35, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2247 'partselect' 'lshr_ln150_110' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_66)   --->   "%zext_ln150_32 = zext i22 %lshr_ln150_110 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2248 'zext' 'zext_ln150_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_66)   --->   "%xor_ln150_65 = xor i32 %zext_ln150_32, %or_ln150_90" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2249 'xor' 'xor_ln150_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2250 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_66 = xor i32 %xor_ln150_65, %or_ln150_21" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2250 'xor' 'xor_ln150_66' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_42 = add i32 %xor_ln150_66, %xor_ln150_68" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2251 'add' 'add_ln150_42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2252 [1/1] (1.20ns)   --->   "%add_ln150_43 = add i32 %m_30, %m_21" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2252 'add' 'add_ln150_43' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2253 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_37 = add i32 %add_ln150_43, %add_ln150_42" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2253 'add' 'm_37' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_70)   --->   "%lshr_ln150_22 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_36, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2254 'partselect' 'lshr_ln150_22' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_70)   --->   "%trunc_ln150_68 = trunc i32 %m_36 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2255 'trunc' 'trunc_ln150_68' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_70)   --->   "%or_ln150_22 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_68, i15 %lshr_ln150_22)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2256 'bitconcatenate' 'or_ln150_22' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_70)   --->   "%lshr_ln150_114 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_36, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2257 'partselect' 'lshr_ln150_114' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_70)   --->   "%trunc_ln150_69 = trunc i32 %m_36 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2258 'trunc' 'trunc_ln150_69' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_70)   --->   "%or_ln150_93 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_69, i13 %lshr_ln150_114)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2259 'bitconcatenate' 'or_ln150_93' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_70)   --->   "%lshr_ln150_115 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_36, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2260 'partselect' 'lshr_ln150_115' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_70)   --->   "%zext_ln150_34 = zext i22 %lshr_ln150_115 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2261 'zext' 'zext_ln150_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_70)   --->   "%xor_ln150_69 = xor i32 %zext_ln150_34, %or_ln150_93" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2262 'xor' 'xor_ln150_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2263 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_70 = xor i32 %xor_ln150_69, %or_ln150_22" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2263 'xor' 'xor_ln150_70' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2264 [1/1] (1.20ns)   --->   "%add_ln150_46 = add i32 %m_31, %m_22" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2264 'add' 'add_ln150_46' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_74)   --->   "%lshr_ln150_23 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_37, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2265 'partselect' 'lshr_ln150_23' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_74)   --->   "%trunc_ln150_72 = trunc i32 %m_37 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2266 'trunc' 'trunc_ln150_72' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_74)   --->   "%or_ln150_23 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_72, i15 %lshr_ln150_23)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2267 'bitconcatenate' 'or_ln150_23' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_74)   --->   "%lshr_ln150_119 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_37, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2268 'partselect' 'lshr_ln150_119' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_74)   --->   "%trunc_ln150_73 = trunc i32 %m_37 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2269 'trunc' 'trunc_ln150_73' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_74)   --->   "%or_ln150_96 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_73, i13 %lshr_ln150_119)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2270 'bitconcatenate' 'or_ln150_96' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_74)   --->   "%lshr_ln150_120 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_37, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2271 'partselect' 'lshr_ln150_120' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_74)   --->   "%zext_ln150_36 = zext i22 %lshr_ln150_120 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2272 'zext' 'zext_ln150_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_74)   --->   "%xor_ln150_73 = xor i32 %zext_ln150_36, %or_ln150_96" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2273 'xor' 'xor_ln150_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2274 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_74 = xor i32 %xor_ln150_73, %or_ln150_23" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2274 'xor' 'xor_ln150_74' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_76)   --->   "%lshr_ln150_121 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_24, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2275 'partselect' 'lshr_ln150_121' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_76)   --->   "%trunc_ln150_74 = trunc i32 %m_24 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2276 'trunc' 'trunc_ln150_74' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_76)   --->   "%or_ln150_97 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_74, i25 %lshr_ln150_121)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2277 'bitconcatenate' 'or_ln150_97' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_76)   --->   "%lshr_ln150_122 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_24, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2278 'partselect' 'lshr_ln150_122' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_76)   --->   "%trunc_ln150_75 = trunc i32 %m_24 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2279 'trunc' 'trunc_ln150_75' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_76)   --->   "%or_ln150_98 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_75, i14 %lshr_ln150_122)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2280 'bitconcatenate' 'or_ln150_98' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_76)   --->   "%lshr_ln150_123 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_24, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2281 'partselect' 'lshr_ln150_123' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_76)   --->   "%zext_ln150_37 = zext i29 %lshr_ln150_123 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2282 'zext' 'zext_ln150_37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_76)   --->   "%xor_ln150_75 = xor i32 %zext_ln150_37, %or_ln150_98" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2283 'xor' 'xor_ln150_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2284 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_76 = xor i32 %xor_ln150_75, %or_ln150_97" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2284 'xor' 'xor_ln150_76' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2285 [1/1] (1.20ns)   --->   "%add_ln150_49 = add i32 %m_32, %m_23" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2285 'add' 'add_ln150_49' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_84)   --->   "%lshr_ln150_131 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_26, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2286 'partselect' 'lshr_ln150_131' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_84)   --->   "%trunc_ln150_82 = trunc i32 %m_26 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2287 'trunc' 'trunc_ln150_82' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_84)   --->   "%or_ln150_103 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_82, i25 %lshr_ln150_131)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2288 'bitconcatenate' 'or_ln150_103' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_84)   --->   "%lshr_ln150_132 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_26, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2289 'partselect' 'lshr_ln150_132' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_84)   --->   "%trunc_ln150_83 = trunc i32 %m_26 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2290 'trunc' 'trunc_ln150_83' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_84)   --->   "%or_ln150_104 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_83, i14 %lshr_ln150_132)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2291 'bitconcatenate' 'or_ln150_104' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_84)   --->   "%lshr_ln150_133 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_26, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2292 'partselect' 'lshr_ln150_133' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_84)   --->   "%zext_ln150_41 = zext i29 %lshr_ln150_133 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2293 'zext' 'zext_ln150_41' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_84)   --->   "%xor_ln150_83 = xor i32 %zext_ln150_41, %or_ln150_104" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2294 'xor' 'xor_ln150_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2295 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_84 = xor i32 %xor_ln150_83, %or_ln150_103" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2295 'xor' 'xor_ln150_84' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_92)   --->   "%lshr_ln150_141 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_28, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2296 'partselect' 'lshr_ln150_141' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_92)   --->   "%trunc_ln150_90 = trunc i32 %m_28 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2297 'trunc' 'trunc_ln150_90' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_92)   --->   "%or_ln150_109 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_90, i25 %lshr_ln150_141)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2298 'bitconcatenate' 'or_ln150_109' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_92)   --->   "%lshr_ln150_142 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_28, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2299 'partselect' 'lshr_ln150_142' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_92)   --->   "%trunc_ln150_91 = trunc i32 %m_28 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2300 'trunc' 'trunc_ln150_91' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_92)   --->   "%or_ln150_110 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_91, i14 %lshr_ln150_142)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2301 'bitconcatenate' 'or_ln150_110' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_92)   --->   "%lshr_ln150_143 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_28, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2302 'partselect' 'lshr_ln150_143' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_92)   --->   "%zext_ln150_45 = zext i29 %lshr_ln150_143 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2303 'zext' 'zext_ln150_45' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_92)   --->   "%xor_ln150_91 = xor i32 %zext_ln150_45, %or_ln150_110" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2304 'xor' 'xor_ln150_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2305 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_92 = xor i32 %xor_ln150_91, %or_ln150_109" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2305 'xor' 'xor_ln150_92' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_100)   --->   "%lshr_ln150_151 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_30, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2306 'partselect' 'lshr_ln150_151' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_100)   --->   "%trunc_ln150_98 = trunc i32 %m_30 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2307 'trunc' 'trunc_ln150_98' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_100)   --->   "%or_ln150_115 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_98, i25 %lshr_ln150_151)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2308 'bitconcatenate' 'or_ln150_115' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_100)   --->   "%lshr_ln150_152 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_30, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2309 'partselect' 'lshr_ln150_152' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_100)   --->   "%trunc_ln150_99 = trunc i32 %m_30 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2310 'trunc' 'trunc_ln150_99' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_100)   --->   "%or_ln150_116 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_99, i14 %lshr_ln150_152)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2311 'bitconcatenate' 'or_ln150_116' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_100)   --->   "%lshr_ln150_153 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_30, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2312 'partselect' 'lshr_ln150_153' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_100)   --->   "%zext_ln150_49 = zext i29 %lshr_ln150_153 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2313 'zext' 'zext_ln150_49' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_100)   --->   "%xor_ln150_99 = xor i32 %zext_ln150_49, %or_ln150_116" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2314 'xor' 'xor_ln150_99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2315 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_100 = xor i32 %xor_ln150_99, %or_ln150_115" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2315 'xor' 'xor_ln150_100' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_104)   --->   "%lshr_ln150_156 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_31, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2316 'partselect' 'lshr_ln150_156' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_104)   --->   "%trunc_ln150_102 = trunc i32 %m_31 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2317 'trunc' 'trunc_ln150_102' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_104)   --->   "%or_ln150_118 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_102, i25 %lshr_ln150_156)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2318 'bitconcatenate' 'or_ln150_118' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_104)   --->   "%lshr_ln150_157 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_31, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2319 'partselect' 'lshr_ln150_157' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_104)   --->   "%trunc_ln150_103 = trunc i32 %m_31 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2320 'trunc' 'trunc_ln150_103' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_104)   --->   "%or_ln150_119 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_103, i14 %lshr_ln150_157)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2321 'bitconcatenate' 'or_ln150_119' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_104)   --->   "%lshr_ln150_158 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_31, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2322 'partselect' 'lshr_ln150_158' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_104)   --->   "%zext_ln150_51 = zext i29 %lshr_ln150_158 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2323 'zext' 'zext_ln150_51' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_104)   --->   "%xor_ln150_103 = xor i32 %zext_ln150_51, %or_ln150_119" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2324 'xor' 'xor_ln150_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2325 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_104 = xor i32 %xor_ln150_103, %or_ln150_118" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2325 'xor' 'xor_ln150_104' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_108)   --->   "%lshr_ln150_161 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_32, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2326 'partselect' 'lshr_ln150_161' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_108)   --->   "%trunc_ln150_106 = trunc i32 %m_32 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2327 'trunc' 'trunc_ln150_106' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_108)   --->   "%or_ln150_121 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_106, i25 %lshr_ln150_161)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2328 'bitconcatenate' 'or_ln150_121' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_108)   --->   "%lshr_ln150_162 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_32, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2329 'partselect' 'lshr_ln150_162' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_108)   --->   "%trunc_ln150_107 = trunc i32 %m_32 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2330 'trunc' 'trunc_ln150_107' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_108)   --->   "%or_ln150_122 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_107, i14 %lshr_ln150_162)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2331 'bitconcatenate' 'or_ln150_122' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_108)   --->   "%lshr_ln150_163 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_32, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2332 'partselect' 'lshr_ln150_163' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_108)   --->   "%zext_ln150_53 = zext i29 %lshr_ln150_163 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2333 'zext' 'zext_ln150_53' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_108)   --->   "%xor_ln150_107 = xor i32 %zext_ln150_53, %or_ln150_122" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2334 'xor' 'xor_ln150_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2335 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_108 = xor i32 %xor_ln150_107, %or_ln150_121" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2335 'xor' 'xor_ln150_108' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_112)   --->   "%lshr_ln150_166 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_33, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2336 'partselect' 'lshr_ln150_166' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_112)   --->   "%trunc_ln150_110 = trunc i32 %m_33 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2337 'trunc' 'trunc_ln150_110' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_112)   --->   "%or_ln150_124 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_110, i25 %lshr_ln150_166)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2338 'bitconcatenate' 'or_ln150_124' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_112)   --->   "%lshr_ln150_167 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_33, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2339 'partselect' 'lshr_ln150_167' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_112)   --->   "%trunc_ln150_111 = trunc i32 %m_33 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2340 'trunc' 'trunc_ln150_111' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_112)   --->   "%or_ln150_125 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_111, i14 %lshr_ln150_167)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2341 'bitconcatenate' 'or_ln150_125' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_112)   --->   "%lshr_ln150_168 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_33, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2342 'partselect' 'lshr_ln150_168' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_112)   --->   "%zext_ln150_55 = zext i29 %lshr_ln150_168 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2343 'zext' 'zext_ln150_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_112)   --->   "%xor_ln150_111 = xor i32 %zext_ln150_55, %or_ln150_125" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2344 'xor' 'xor_ln150_111' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2345 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_112 = xor i32 %xor_ln150_111, %or_ln150_124" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2345 'xor' 'xor_ln150_112' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_116)   --->   "%lshr_ln150_171 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_34, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2346 'partselect' 'lshr_ln150_171' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_116)   --->   "%trunc_ln150_114 = trunc i32 %m_34 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2347 'trunc' 'trunc_ln150_114' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_116)   --->   "%or_ln150_127 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_114, i25 %lshr_ln150_171)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2348 'bitconcatenate' 'or_ln150_127' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_116)   --->   "%lshr_ln150_172 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_34, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2349 'partselect' 'lshr_ln150_172' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_116)   --->   "%trunc_ln150_115 = trunc i32 %m_34 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2350 'trunc' 'trunc_ln150_115' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_116)   --->   "%or_ln150_128 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_115, i14 %lshr_ln150_172)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2351 'bitconcatenate' 'or_ln150_128' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_116)   --->   "%lshr_ln150_173 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_34, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2352 'partselect' 'lshr_ln150_173' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_116)   --->   "%zext_ln150_57 = zext i29 %lshr_ln150_173 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2353 'zext' 'zext_ln150_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_116)   --->   "%xor_ln150_115 = xor i32 %zext_ln150_57, %or_ln150_128" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2354 'xor' 'xor_ln150_115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2355 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_116 = xor i32 %xor_ln150_115, %or_ln150_127" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2355 'xor' 'xor_ln150_116' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_120)   --->   "%lshr_ln150_176 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_35, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2356 'partselect' 'lshr_ln150_176' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_120)   --->   "%trunc_ln150_118 = trunc i32 %m_35 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2357 'trunc' 'trunc_ln150_118' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_120)   --->   "%or_ln150_130 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_118, i25 %lshr_ln150_176)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2358 'bitconcatenate' 'or_ln150_130' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_120)   --->   "%lshr_ln150_177 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_35, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2359 'partselect' 'lshr_ln150_177' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_120)   --->   "%trunc_ln150_119 = trunc i32 %m_35 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2360 'trunc' 'trunc_ln150_119' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_120)   --->   "%or_ln150_131 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_119, i14 %lshr_ln150_177)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2361 'bitconcatenate' 'or_ln150_131' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_120)   --->   "%lshr_ln150_178 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_35, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2362 'partselect' 'lshr_ln150_178' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_120)   --->   "%zext_ln150_59 = zext i29 %lshr_ln150_178 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2363 'zext' 'zext_ln150_59' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_120)   --->   "%xor_ln150_119 = xor i32 %zext_ln150_59, %or_ln150_131" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2364 'xor' 'xor_ln150_119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2365 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_120 = xor i32 %xor_ln150_119, %or_ln150_130" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2365 'xor' 'xor_ln150_120' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_124)   --->   "%lshr_ln150_181 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_36, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2366 'partselect' 'lshr_ln150_181' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_124)   --->   "%trunc_ln150_122 = trunc i32 %m_36 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2367 'trunc' 'trunc_ln150_122' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_124)   --->   "%or_ln150_133 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_122, i25 %lshr_ln150_181)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2368 'bitconcatenate' 'or_ln150_133' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_124)   --->   "%lshr_ln150_182 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_36, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2369 'partselect' 'lshr_ln150_182' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_124)   --->   "%trunc_ln150_123 = trunc i32 %m_36 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2370 'trunc' 'trunc_ln150_123' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_124)   --->   "%or_ln150_134 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_123, i14 %lshr_ln150_182)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2371 'bitconcatenate' 'or_ln150_134' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_124)   --->   "%lshr_ln150_183 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_36, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2372 'partselect' 'lshr_ln150_183' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_124)   --->   "%zext_ln150_61 = zext i29 %lshr_ln150_183 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2373 'zext' 'zext_ln150_61' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_124)   --->   "%xor_ln150_123 = xor i32 %zext_ln150_61, %or_ln150_134" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2374 'xor' 'xor_ln150_123' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2375 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_124 = xor i32 %xor_ln150_123, %or_ln150_133" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2375 'xor' 'xor_ln150_124' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_128)   --->   "%lshr_ln150_186 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_37, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2376 'partselect' 'lshr_ln150_186' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_128)   --->   "%trunc_ln150_126 = trunc i32 %m_37 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2377 'trunc' 'trunc_ln150_126' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_128)   --->   "%or_ln150_136 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_126, i25 %lshr_ln150_186)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2378 'bitconcatenate' 'or_ln150_136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_128)   --->   "%lshr_ln150_187 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_37, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2379 'partselect' 'lshr_ln150_187' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_128)   --->   "%trunc_ln150_127 = trunc i32 %m_37 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2380 'trunc' 'trunc_ln150_127' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_128)   --->   "%or_ln150_137 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_127, i14 %lshr_ln150_187)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2381 'bitconcatenate' 'or_ln150_137' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_128)   --->   "%lshr_ln150_188 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_37, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2382 'partselect' 'lshr_ln150_188' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_128)   --->   "%zext_ln150_63 = zext i29 %lshr_ln150_188 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2383 'zext' 'zext_ln150_63' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_128)   --->   "%xor_ln150_127 = xor i32 %zext_ln150_63, %or_ln150_137" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2384 'xor' 'xor_ln150_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2385 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_128 = xor i32 %xor_ln150_127, %or_ln150_136" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2385 'xor' 'xor_ln150_128' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 5> <Delay = 8.54>
ST_41 : Operation 2386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_45 = add i32 %xor_ln150_70, %xor_ln150_72" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2386 'add' 'add_ln150_45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2387 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_38 = add i32 %add_ln150_46, %add_ln150_45" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2387 'add' 'm_38' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_48 = add i32 %xor_ln150_74, %xor_ln150_76" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2388 'add' 'add_ln150_48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2389 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_39 = add i32 %add_ln150_49, %add_ln150_48" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2389 'add' 'm_39' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_78)   --->   "%lshr_ln150_24 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_38, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2390 'partselect' 'lshr_ln150_24' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_78)   --->   "%trunc_ln150_76 = trunc i32 %m_38 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2391 'trunc' 'trunc_ln150_76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_78)   --->   "%or_ln150_24 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_76, i15 %lshr_ln150_24)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2392 'bitconcatenate' 'or_ln150_24' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_78)   --->   "%lshr_ln150_124 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_38, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2393 'partselect' 'lshr_ln150_124' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_78)   --->   "%trunc_ln150_77 = trunc i32 %m_38 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2394 'trunc' 'trunc_ln150_77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_78)   --->   "%or_ln150_99 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_77, i13 %lshr_ln150_124)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2395 'bitconcatenate' 'or_ln150_99' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_78)   --->   "%lshr_ln150_125 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_38, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2396 'partselect' 'lshr_ln150_125' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_78)   --->   "%zext_ln150_38 = zext i22 %lshr_ln150_125 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2397 'zext' 'zext_ln150_38' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_78)   --->   "%xor_ln150_77 = xor i32 %zext_ln150_38, %or_ln150_99" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2398 'xor' 'xor_ln150_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2399 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_78 = xor i32 %xor_ln150_77, %or_ln150_24" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2399 'xor' 'xor_ln150_78' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_51 = add i32 %xor_ln150_78, %xor_ln150_80" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2400 'add' 'add_ln150_51' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2401 [1/1] (1.20ns)   --->   "%add_ln150_52 = add i32 %m_33, %m_24" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2401 'add' 'add_ln150_52' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2402 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_40 = add i32 %add_ln150_52, %add_ln150_51" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2402 'add' 'm_40' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_82)   --->   "%lshr_ln150_25 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_39, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2403 'partselect' 'lshr_ln150_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_82)   --->   "%trunc_ln150_80 = trunc i32 %m_39 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2404 'trunc' 'trunc_ln150_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_82)   --->   "%or_ln150_25 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_80, i15 %lshr_ln150_25)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2405 'bitconcatenate' 'or_ln150_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_82)   --->   "%lshr_ln150_129 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_39, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2406 'partselect' 'lshr_ln150_129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_82)   --->   "%trunc_ln150_81 = trunc i32 %m_39 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2407 'trunc' 'trunc_ln150_81' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_82)   --->   "%or_ln150_102 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_81, i13 %lshr_ln150_129)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2408 'bitconcatenate' 'or_ln150_102' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_82)   --->   "%lshr_ln150_130 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_39, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2409 'partselect' 'lshr_ln150_130' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_82)   --->   "%zext_ln150_40 = zext i22 %lshr_ln150_130 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2410 'zext' 'zext_ln150_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_82)   --->   "%xor_ln150_81 = xor i32 %zext_ln150_40, %or_ln150_102" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2411 'xor' 'xor_ln150_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2412 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_82 = xor i32 %xor_ln150_81, %or_ln150_25" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2412 'xor' 'xor_ln150_82' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_54 = add i32 %xor_ln150_82, %xor_ln150_84" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2413 'add' 'add_ln150_54' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2414 [1/1] (1.20ns)   --->   "%add_ln150_55 = add i32 %m_34, %m_25" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2414 'add' 'add_ln150_55' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2415 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_41 = add i32 %add_ln150_55, %add_ln150_54" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2415 'add' 'm_41' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_86)   --->   "%lshr_ln150_26 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_40, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2416 'partselect' 'lshr_ln150_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_86)   --->   "%trunc_ln150_84 = trunc i32 %m_40 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2417 'trunc' 'trunc_ln150_84' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_86)   --->   "%or_ln150_26 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_84, i15 %lshr_ln150_26)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2418 'bitconcatenate' 'or_ln150_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_86)   --->   "%lshr_ln150_134 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_40, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2419 'partselect' 'lshr_ln150_134' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_86)   --->   "%trunc_ln150_85 = trunc i32 %m_40 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2420 'trunc' 'trunc_ln150_85' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_86)   --->   "%or_ln150_105 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_85, i13 %lshr_ln150_134)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2421 'bitconcatenate' 'or_ln150_105' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_86)   --->   "%lshr_ln150_135 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_40, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2422 'partselect' 'lshr_ln150_135' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_86)   --->   "%zext_ln150_42 = zext i22 %lshr_ln150_135 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2423 'zext' 'zext_ln150_42' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_86)   --->   "%xor_ln150_85 = xor i32 %zext_ln150_42, %or_ln150_105" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2424 'xor' 'xor_ln150_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2425 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_86 = xor i32 %xor_ln150_85, %or_ln150_26" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2425 'xor' 'xor_ln150_86' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_57 = add i32 %xor_ln150_86, %xor_ln150_88" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2426 'add' 'add_ln150_57' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2427 [1/1] (1.20ns)   --->   "%add_ln150_58 = add i32 %m_35, %m_26" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2427 'add' 'add_ln150_58' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2428 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_42 = add i32 %add_ln150_58, %add_ln150_57" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2428 'add' 'm_42' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_90)   --->   "%lshr_ln150_27 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_41, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2429 'partselect' 'lshr_ln150_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_90)   --->   "%trunc_ln150_88 = trunc i32 %m_41 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2430 'trunc' 'trunc_ln150_88' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_90)   --->   "%or_ln150_27 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_88, i15 %lshr_ln150_27)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2431 'bitconcatenate' 'or_ln150_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_90)   --->   "%lshr_ln150_139 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_41, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2432 'partselect' 'lshr_ln150_139' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_90)   --->   "%trunc_ln150_89 = trunc i32 %m_41 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2433 'trunc' 'trunc_ln150_89' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_90)   --->   "%or_ln150_108 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_89, i13 %lshr_ln150_139)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2434 'bitconcatenate' 'or_ln150_108' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_90)   --->   "%lshr_ln150_140 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_41, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2435 'partselect' 'lshr_ln150_140' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_90)   --->   "%zext_ln150_44 = zext i22 %lshr_ln150_140 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2436 'zext' 'zext_ln150_44' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_90)   --->   "%xor_ln150_89 = xor i32 %zext_ln150_44, %or_ln150_108" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2437 'xor' 'xor_ln150_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2438 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_90 = xor i32 %xor_ln150_89, %or_ln150_27" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2438 'xor' 'xor_ln150_90' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_60 = add i32 %xor_ln150_90, %xor_ln150_92" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2439 'add' 'add_ln150_60' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2440 [1/1] (1.20ns)   --->   "%add_ln150_61 = add i32 %m_36, %m_27" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2440 'add' 'add_ln150_61' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2441 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_43 = add i32 %add_ln150_61, %add_ln150_60" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2441 'add' 'm_43' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_94)   --->   "%lshr_ln150_28 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_42, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2442 'partselect' 'lshr_ln150_28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_94)   --->   "%trunc_ln150_92 = trunc i32 %m_42 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2443 'trunc' 'trunc_ln150_92' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_94)   --->   "%or_ln150_28 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_92, i15 %lshr_ln150_28)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2444 'bitconcatenate' 'or_ln150_28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_94)   --->   "%lshr_ln150_144 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_42, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2445 'partselect' 'lshr_ln150_144' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_94)   --->   "%trunc_ln150_93 = trunc i32 %m_42 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2446 'trunc' 'trunc_ln150_93' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_94)   --->   "%or_ln150_111 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_93, i13 %lshr_ln150_144)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2447 'bitconcatenate' 'or_ln150_111' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_94)   --->   "%lshr_ln150_145 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_42, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2448 'partselect' 'lshr_ln150_145' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_94)   --->   "%zext_ln150_46 = zext i22 %lshr_ln150_145 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2449 'zext' 'zext_ln150_46' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_94)   --->   "%xor_ln150_93 = xor i32 %zext_ln150_46, %or_ln150_111" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2450 'xor' 'xor_ln150_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2451 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_94 = xor i32 %xor_ln150_93, %or_ln150_28" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2451 'xor' 'xor_ln150_94' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_63 = add i32 %xor_ln150_94, %xor_ln150_96" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2452 'add' 'add_ln150_63' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2453 [1/1] (1.20ns)   --->   "%add_ln150_64 = add i32 %m_37, %m_28" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2453 'add' 'add_ln150_64' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2454 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_44 = add i32 %add_ln150_64, %add_ln150_63" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2454 'add' 'm_44' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_98)   --->   "%lshr_ln150_29 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_43, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2455 'partselect' 'lshr_ln150_29' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_98)   --->   "%trunc_ln150_96 = trunc i32 %m_43 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2456 'trunc' 'trunc_ln150_96' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_98)   --->   "%or_ln150_29 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_96, i15 %lshr_ln150_29)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2457 'bitconcatenate' 'or_ln150_29' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_98)   --->   "%lshr_ln150_149 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_43, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2458 'partselect' 'lshr_ln150_149' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_98)   --->   "%trunc_ln150_97 = trunc i32 %m_43 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2459 'trunc' 'trunc_ln150_97' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_98)   --->   "%or_ln150_114 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_97, i13 %lshr_ln150_149)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2460 'bitconcatenate' 'or_ln150_114' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_98)   --->   "%lshr_ln150_150 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_43, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2461 'partselect' 'lshr_ln150_150' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_98)   --->   "%zext_ln150_48 = zext i22 %lshr_ln150_150 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2462 'zext' 'zext_ln150_48' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_98)   --->   "%xor_ln150_97 = xor i32 %zext_ln150_48, %or_ln150_114" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2463 'xor' 'xor_ln150_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2464 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_98 = xor i32 %xor_ln150_97, %or_ln150_29" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2464 'xor' 'xor_ln150_98' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_66 = add i32 %xor_ln150_98, %xor_ln150_100" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2465 'add' 'add_ln150_66' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2466 [1/1] (1.20ns)   --->   "%add_ln150_67 = add i32 %m_38, %m_29" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2466 'add' 'add_ln150_67' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2467 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_45 = add i32 %add_ln150_67, %add_ln150_66" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2467 'add' 'm_45' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_102)   --->   "%lshr_ln150_30 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_44, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2468 'partselect' 'lshr_ln150_30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_102)   --->   "%trunc_ln150_100 = trunc i32 %m_44 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2469 'trunc' 'trunc_ln150_100' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_102)   --->   "%or_ln150_30 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_100, i15 %lshr_ln150_30)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2470 'bitconcatenate' 'or_ln150_30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_102)   --->   "%lshr_ln150_154 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_44, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2471 'partselect' 'lshr_ln150_154' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_102)   --->   "%trunc_ln150_101 = trunc i32 %m_44 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2472 'trunc' 'trunc_ln150_101' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_102)   --->   "%or_ln150_117 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_101, i13 %lshr_ln150_154)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2473 'bitconcatenate' 'or_ln150_117' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_102)   --->   "%lshr_ln150_155 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_44, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2474 'partselect' 'lshr_ln150_155' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_102)   --->   "%zext_ln150_50 = zext i22 %lshr_ln150_155 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2475 'zext' 'zext_ln150_50' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_102)   --->   "%xor_ln150_101 = xor i32 %zext_ln150_50, %or_ln150_117" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2476 'xor' 'xor_ln150_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2477 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_102 = xor i32 %xor_ln150_101, %or_ln150_30" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2477 'xor' 'xor_ln150_102' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_69 = add i32 %xor_ln150_102, %xor_ln150_104" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2478 'add' 'add_ln150_69' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2479 [1/1] (1.20ns)   --->   "%add_ln150_70 = add i32 %m_39, %m_30" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2479 'add' 'add_ln150_70' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2480 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_46 = add i32 %add_ln150_70, %add_ln150_69" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2480 'add' 'm_46' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_106)   --->   "%lshr_ln150_31 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_45, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2481 'partselect' 'lshr_ln150_31' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_106)   --->   "%trunc_ln150_104 = trunc i32 %m_45 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2482 'trunc' 'trunc_ln150_104' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_106)   --->   "%or_ln150_31 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_104, i15 %lshr_ln150_31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2483 'bitconcatenate' 'or_ln150_31' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_106)   --->   "%lshr_ln150_159 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_45, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2484 'partselect' 'lshr_ln150_159' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_106)   --->   "%trunc_ln150_105 = trunc i32 %m_45 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2485 'trunc' 'trunc_ln150_105' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_106)   --->   "%or_ln150_120 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_105, i13 %lshr_ln150_159)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2486 'bitconcatenate' 'or_ln150_120' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_106)   --->   "%lshr_ln150_160 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_45, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2487 'partselect' 'lshr_ln150_160' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_106)   --->   "%zext_ln150_52 = zext i22 %lshr_ln150_160 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2488 'zext' 'zext_ln150_52' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_106)   --->   "%xor_ln150_105 = xor i32 %zext_ln150_52, %or_ln150_120" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2489 'xor' 'xor_ln150_105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2490 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_106 = xor i32 %xor_ln150_105, %or_ln150_31" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2490 'xor' 'xor_ln150_106' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_72 = add i32 %xor_ln150_106, %xor_ln150_108" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2491 'add' 'add_ln150_72' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2492 [1/1] (1.20ns)   --->   "%add_ln150_73 = add i32 %m_40, %m_31" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2492 'add' 'add_ln150_73' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2493 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_47 = add i32 %add_ln150_73, %add_ln150_72" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2493 'add' 'm_47' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_110)   --->   "%lshr_ln150_32 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_46, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2494 'partselect' 'lshr_ln150_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_110)   --->   "%trunc_ln150_108 = trunc i32 %m_46 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2495 'trunc' 'trunc_ln150_108' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_110)   --->   "%or_ln150_32 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_108, i15 %lshr_ln150_32)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2496 'bitconcatenate' 'or_ln150_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_110)   --->   "%lshr_ln150_164 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_46, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2497 'partselect' 'lshr_ln150_164' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_110)   --->   "%trunc_ln150_109 = trunc i32 %m_46 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2498 'trunc' 'trunc_ln150_109' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_110)   --->   "%or_ln150_123 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_109, i13 %lshr_ln150_164)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2499 'bitconcatenate' 'or_ln150_123' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_110)   --->   "%lshr_ln150_165 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_46, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2500 'partselect' 'lshr_ln150_165' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_110)   --->   "%zext_ln150_54 = zext i22 %lshr_ln150_165 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2501 'zext' 'zext_ln150_54' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_110)   --->   "%xor_ln150_109 = xor i32 %zext_ln150_54, %or_ln150_123" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2502 'xor' 'xor_ln150_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2503 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_110 = xor i32 %xor_ln150_109, %or_ln150_32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2503 'xor' 'xor_ln150_110' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_75 = add i32 %xor_ln150_110, %xor_ln150_112" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2504 'add' 'add_ln150_75' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2505 [1/1] (1.20ns)   --->   "%add_ln150_76 = add i32 %m_41, %m_32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2505 'add' 'add_ln150_76' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2506 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_48 = add i32 %add_ln150_76, %add_ln150_75" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2506 'add' 'm_48' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_114)   --->   "%lshr_ln150_33 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_47, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2507 'partselect' 'lshr_ln150_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_114)   --->   "%trunc_ln150_112 = trunc i32 %m_47 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2508 'trunc' 'trunc_ln150_112' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_114)   --->   "%or_ln150_33 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_112, i15 %lshr_ln150_33)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2509 'bitconcatenate' 'or_ln150_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_114)   --->   "%lshr_ln150_169 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_47, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2510 'partselect' 'lshr_ln150_169' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_114)   --->   "%trunc_ln150_113 = trunc i32 %m_47 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2511 'trunc' 'trunc_ln150_113' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_114)   --->   "%or_ln150_126 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_113, i13 %lshr_ln150_169)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2512 'bitconcatenate' 'or_ln150_126' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_114)   --->   "%lshr_ln150_170 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_47, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2513 'partselect' 'lshr_ln150_170' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_114)   --->   "%zext_ln150_56 = zext i22 %lshr_ln150_170 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2514 'zext' 'zext_ln150_56' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_114)   --->   "%xor_ln150_113 = xor i32 %zext_ln150_56, %or_ln150_126" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2515 'xor' 'xor_ln150_113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2516 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_114 = xor i32 %xor_ln150_113, %or_ln150_33" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2516 'xor' 'xor_ln150_114' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_78 = add i32 %xor_ln150_114, %xor_ln150_116" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2517 'add' 'add_ln150_78' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2518 [1/1] (1.20ns)   --->   "%add_ln150_79 = add i32 %m_42, %m_33" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2518 'add' 'add_ln150_79' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2519 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_49 = add i32 %add_ln150_79, %add_ln150_78" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2519 'add' 'm_49' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_118)   --->   "%lshr_ln150_34 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_48, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2520 'partselect' 'lshr_ln150_34' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_118)   --->   "%trunc_ln150_116 = trunc i32 %m_48 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2521 'trunc' 'trunc_ln150_116' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_118)   --->   "%or_ln150_34 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_116, i15 %lshr_ln150_34)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2522 'bitconcatenate' 'or_ln150_34' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_118)   --->   "%lshr_ln150_174 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_48, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2523 'partselect' 'lshr_ln150_174' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_118)   --->   "%trunc_ln150_117 = trunc i32 %m_48 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2524 'trunc' 'trunc_ln150_117' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_118)   --->   "%or_ln150_129 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_117, i13 %lshr_ln150_174)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2525 'bitconcatenate' 'or_ln150_129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_118)   --->   "%lshr_ln150_175 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_48, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2526 'partselect' 'lshr_ln150_175' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_118)   --->   "%zext_ln150_58 = zext i22 %lshr_ln150_175 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2527 'zext' 'zext_ln150_58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_118)   --->   "%xor_ln150_117 = xor i32 %zext_ln150_58, %or_ln150_129" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2528 'xor' 'xor_ln150_117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2529 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_118 = xor i32 %xor_ln150_117, %or_ln150_34" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2529 'xor' 'xor_ln150_118' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2530 [1/1] (1.20ns)   --->   "%add_ln150_82 = add i32 %m_43, %m_34" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2530 'add' 'add_ln150_82' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_122)   --->   "%lshr_ln150_35 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_49, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2531 'partselect' 'lshr_ln150_35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_122)   --->   "%trunc_ln150_120 = trunc i32 %m_49 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2532 'trunc' 'trunc_ln150_120' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_122)   --->   "%or_ln150_35 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_120, i15 %lshr_ln150_35)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2533 'bitconcatenate' 'or_ln150_35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_122)   --->   "%lshr_ln150_179 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_49, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2534 'partselect' 'lshr_ln150_179' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_122)   --->   "%trunc_ln150_121 = trunc i32 %m_49 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2535 'trunc' 'trunc_ln150_121' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_122)   --->   "%or_ln150_132 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_121, i13 %lshr_ln150_179)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2536 'bitconcatenate' 'or_ln150_132' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_122)   --->   "%lshr_ln150_180 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_49, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2537 'partselect' 'lshr_ln150_180' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_122)   --->   "%zext_ln150_60 = zext i22 %lshr_ln150_180 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2538 'zext' 'zext_ln150_60' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_122)   --->   "%xor_ln150_121 = xor i32 %zext_ln150_60, %or_ln150_132" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2539 'xor' 'xor_ln150_121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2540 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_122 = xor i32 %xor_ln150_121, %or_ln150_35" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2540 'xor' 'xor_ln150_122' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2541 [1/1] (1.20ns)   --->   "%add_ln150_85 = add i32 %m_44, %m_35" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2541 'add' 'add_ln150_85' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_132)   --->   "%lshr_ln150_191 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_38, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2542 'partselect' 'lshr_ln150_191' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_132)   --->   "%trunc_ln150_130 = trunc i32 %m_38 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2543 'trunc' 'trunc_ln150_130' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_132)   --->   "%or_ln150_139 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_130, i25 %lshr_ln150_191)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2544 'bitconcatenate' 'or_ln150_139' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_132)   --->   "%lshr_ln150_192 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_38, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2545 'partselect' 'lshr_ln150_192' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_132)   --->   "%trunc_ln150_131 = trunc i32 %m_38 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2546 'trunc' 'trunc_ln150_131' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_132)   --->   "%or_ln150_140 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_131, i14 %lshr_ln150_192)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2547 'bitconcatenate' 'or_ln150_140' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_132)   --->   "%lshr_ln150_193 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_38, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2548 'partselect' 'lshr_ln150_193' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_132)   --->   "%zext_ln150_65 = zext i29 %lshr_ln150_193 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2549 'zext' 'zext_ln150_65' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_132)   --->   "%xor_ln150_131 = xor i32 %zext_ln150_65, %or_ln150_140" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2550 'xor' 'xor_ln150_131' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2551 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_132 = xor i32 %xor_ln150_131, %or_ln150_139" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2551 'xor' 'xor_ln150_132' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_136)   --->   "%lshr_ln150_196 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_39, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2552 'partselect' 'lshr_ln150_196' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_136)   --->   "%trunc_ln150_134 = trunc i32 %m_39 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2553 'trunc' 'trunc_ln150_134' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_136)   --->   "%or_ln150_142 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_134, i25 %lshr_ln150_196)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2554 'bitconcatenate' 'or_ln150_142' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_136)   --->   "%lshr_ln150_197 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_39, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2555 'partselect' 'lshr_ln150_197' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_136)   --->   "%trunc_ln150_135 = trunc i32 %m_39 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2556 'trunc' 'trunc_ln150_135' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_136)   --->   "%or_ln150_143 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_135, i14 %lshr_ln150_197)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2557 'bitconcatenate' 'or_ln150_143' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_136)   --->   "%lshr_ln150_198 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_39, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2558 'partselect' 'lshr_ln150_198' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_136)   --->   "%zext_ln150_67 = zext i29 %lshr_ln150_198 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2559 'zext' 'zext_ln150_67' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_136)   --->   "%xor_ln150_135 = xor i32 %zext_ln150_67, %or_ln150_143" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2560 'xor' 'xor_ln150_135' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2561 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_136 = xor i32 %xor_ln150_135, %or_ln150_142" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2561 'xor' 'xor_ln150_136' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_140)   --->   "%lshr_ln150_201 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_40, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2562 'partselect' 'lshr_ln150_201' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_140)   --->   "%trunc_ln150_138 = trunc i32 %m_40 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2563 'trunc' 'trunc_ln150_138' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_140)   --->   "%or_ln150_145 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_138, i25 %lshr_ln150_201)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2564 'bitconcatenate' 'or_ln150_145' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_140)   --->   "%lshr_ln150_202 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_40, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2565 'partselect' 'lshr_ln150_202' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_140)   --->   "%trunc_ln150_139 = trunc i32 %m_40 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2566 'trunc' 'trunc_ln150_139' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_140)   --->   "%or_ln150_146 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_139, i14 %lshr_ln150_202)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2567 'bitconcatenate' 'or_ln150_146' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_140)   --->   "%lshr_ln150_203 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_40, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2568 'partselect' 'lshr_ln150_203' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_140)   --->   "%zext_ln150_69 = zext i29 %lshr_ln150_203 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2569 'zext' 'zext_ln150_69' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_140)   --->   "%xor_ln150_139 = xor i32 %zext_ln150_69, %or_ln150_146" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2570 'xor' 'xor_ln150_139' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2571 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_140 = xor i32 %xor_ln150_139, %or_ln150_145" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2571 'xor' 'xor_ln150_140' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_144)   --->   "%lshr_ln150_206 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_41, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2572 'partselect' 'lshr_ln150_206' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_144)   --->   "%trunc_ln150_142 = trunc i32 %m_41 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2573 'trunc' 'trunc_ln150_142' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_144)   --->   "%or_ln150_148 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_142, i25 %lshr_ln150_206)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2574 'bitconcatenate' 'or_ln150_148' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_144)   --->   "%lshr_ln150_207 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_41, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2575 'partselect' 'lshr_ln150_207' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_144)   --->   "%trunc_ln150_143 = trunc i32 %m_41 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2576 'trunc' 'trunc_ln150_143' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_144)   --->   "%or_ln150_149 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_143, i14 %lshr_ln150_207)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2577 'bitconcatenate' 'or_ln150_149' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_144)   --->   "%lshr_ln150_208 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_41, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2578 'partselect' 'lshr_ln150_208' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_144)   --->   "%zext_ln150_71 = zext i29 %lshr_ln150_208 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2579 'zext' 'zext_ln150_71' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_144)   --->   "%xor_ln150_143 = xor i32 %zext_ln150_71, %or_ln150_149" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2580 'xor' 'xor_ln150_143' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2581 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_144 = xor i32 %xor_ln150_143, %or_ln150_148" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2581 'xor' 'xor_ln150_144' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_148)   --->   "%lshr_ln150_211 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_42, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2582 'partselect' 'lshr_ln150_211' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_148)   --->   "%trunc_ln150_146 = trunc i32 %m_42 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2583 'trunc' 'trunc_ln150_146' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_148)   --->   "%or_ln150_151 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_146, i25 %lshr_ln150_211)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2584 'bitconcatenate' 'or_ln150_151' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_148)   --->   "%lshr_ln150_212 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_42, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2585 'partselect' 'lshr_ln150_212' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_148)   --->   "%trunc_ln150_147 = trunc i32 %m_42 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2586 'trunc' 'trunc_ln150_147' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_148)   --->   "%or_ln150_152 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_147, i14 %lshr_ln150_212)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2587 'bitconcatenate' 'or_ln150_152' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_148)   --->   "%lshr_ln150_213 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_42, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2588 'partselect' 'lshr_ln150_213' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_148)   --->   "%zext_ln150_73 = zext i29 %lshr_ln150_213 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2589 'zext' 'zext_ln150_73' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_148)   --->   "%xor_ln150_147 = xor i32 %zext_ln150_73, %or_ln150_152" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2590 'xor' 'xor_ln150_147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2591 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_148 = xor i32 %xor_ln150_147, %or_ln150_151" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2591 'xor' 'xor_ln150_148' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_152)   --->   "%lshr_ln150_216 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_43, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2592 'partselect' 'lshr_ln150_216' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_152)   --->   "%trunc_ln150_150 = trunc i32 %m_43 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2593 'trunc' 'trunc_ln150_150' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_152)   --->   "%or_ln150_154 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_150, i25 %lshr_ln150_216)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2594 'bitconcatenate' 'or_ln150_154' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_152)   --->   "%lshr_ln150_217 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_43, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2595 'partselect' 'lshr_ln150_217' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_152)   --->   "%trunc_ln150_151 = trunc i32 %m_43 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2596 'trunc' 'trunc_ln150_151' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_152)   --->   "%or_ln150_155 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_151, i14 %lshr_ln150_217)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2597 'bitconcatenate' 'or_ln150_155' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_152)   --->   "%lshr_ln150_218 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_43, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2598 'partselect' 'lshr_ln150_218' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_152)   --->   "%zext_ln150_75 = zext i29 %lshr_ln150_218 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2599 'zext' 'zext_ln150_75' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_152)   --->   "%xor_ln150_151 = xor i32 %zext_ln150_75, %or_ln150_155" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2600 'xor' 'xor_ln150_151' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2601 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_152 = xor i32 %xor_ln150_151, %or_ln150_154" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2601 'xor' 'xor_ln150_152' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_156)   --->   "%lshr_ln150_221 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_44, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2602 'partselect' 'lshr_ln150_221' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_156)   --->   "%trunc_ln150_154 = trunc i32 %m_44 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2603 'trunc' 'trunc_ln150_154' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_156)   --->   "%or_ln150_157 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_154, i25 %lshr_ln150_221)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2604 'bitconcatenate' 'or_ln150_157' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_156)   --->   "%lshr_ln150_222 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_44, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2605 'partselect' 'lshr_ln150_222' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_156)   --->   "%trunc_ln150_155 = trunc i32 %m_44 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2606 'trunc' 'trunc_ln150_155' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_156)   --->   "%or_ln150_158 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_155, i14 %lshr_ln150_222)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2607 'bitconcatenate' 'or_ln150_158' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_156)   --->   "%lshr_ln150_223 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_44, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2608 'partselect' 'lshr_ln150_223' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_156)   --->   "%zext_ln150_77 = zext i29 %lshr_ln150_223 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2609 'zext' 'zext_ln150_77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_156)   --->   "%xor_ln150_155 = xor i32 %zext_ln150_77, %or_ln150_158" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2610 'xor' 'xor_ln150_155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2611 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_156 = xor i32 %xor_ln150_155, %or_ln150_157" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2611 'xor' 'xor_ln150_156' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_160)   --->   "%lshr_ln150_226 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_45, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2612 'partselect' 'lshr_ln150_226' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_160)   --->   "%trunc_ln150_158 = trunc i32 %m_45 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2613 'trunc' 'trunc_ln150_158' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_160)   --->   "%or_ln150_160 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_158, i25 %lshr_ln150_226)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2614 'bitconcatenate' 'or_ln150_160' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_160)   --->   "%lshr_ln150_227 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_45, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2615 'partselect' 'lshr_ln150_227' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_160)   --->   "%trunc_ln150_159 = trunc i32 %m_45 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2616 'trunc' 'trunc_ln150_159' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_160)   --->   "%or_ln150_161 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_159, i14 %lshr_ln150_227)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2617 'bitconcatenate' 'or_ln150_161' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_160)   --->   "%lshr_ln150_228 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_45, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2618 'partselect' 'lshr_ln150_228' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_160)   --->   "%zext_ln150_79 = zext i29 %lshr_ln150_228 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2619 'zext' 'zext_ln150_79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_160)   --->   "%xor_ln150_159 = xor i32 %zext_ln150_79, %or_ln150_161" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2620 'xor' 'xor_ln150_159' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2621 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_160 = xor i32 %xor_ln150_159, %or_ln150_160" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2621 'xor' 'xor_ln150_160' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_164)   --->   "%lshr_ln150_231 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_46, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2622 'partselect' 'lshr_ln150_231' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_164)   --->   "%trunc_ln150_162 = trunc i32 %m_46 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2623 'trunc' 'trunc_ln150_162' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_164)   --->   "%or_ln150_163 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_162, i25 %lshr_ln150_231)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2624 'bitconcatenate' 'or_ln150_163' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_164)   --->   "%lshr_ln150_232 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_46, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2625 'partselect' 'lshr_ln150_232' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_164)   --->   "%trunc_ln150_163 = trunc i32 %m_46 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2626 'trunc' 'trunc_ln150_163' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_164)   --->   "%or_ln150_164 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_163, i14 %lshr_ln150_232)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2627 'bitconcatenate' 'or_ln150_164' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_164)   --->   "%lshr_ln150_233 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_46, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2628 'partselect' 'lshr_ln150_233' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_164)   --->   "%zext_ln150_81 = zext i29 %lshr_ln150_233 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2629 'zext' 'zext_ln150_81' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_164)   --->   "%xor_ln150_163 = xor i32 %zext_ln150_81, %or_ln150_164" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2630 'xor' 'xor_ln150_163' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2631 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_164 = xor i32 %xor_ln150_163, %or_ln150_163" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2631 'xor' 'xor_ln150_164' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_118)   --->   "%lshr_ln150_236 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_47, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2632 'partselect' 'lshr_ln150_236' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_118)   --->   "%trunc_ln150_166 = trunc i32 %m_47 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2633 'trunc' 'trunc_ln150_166' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_118)   --->   "%or_ln150_166 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_166, i25 %lshr_ln150_236)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2634 'bitconcatenate' 'or_ln150_166' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_118)   --->   "%lshr_ln150_237 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_47, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2635 'partselect' 'lshr_ln150_237' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_118)   --->   "%trunc_ln150_167 = trunc i32 %m_47 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2636 'trunc' 'trunc_ln150_167' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_118)   --->   "%or_ln150_167 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_167, i14 %lshr_ln150_237)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2637 'bitconcatenate' 'or_ln150_167' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_118)   --->   "%lshr_ln150_238 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_47, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2638 'partselect' 'lshr_ln150_238' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_118)   --->   "%zext_ln150_83 = zext i29 %lshr_ln150_238 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2639 'zext' 'zext_ln150_83' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_118)   --->   "%xor_ln150_167 = xor i32 %zext_ln150_83, %or_ln150_167" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2640 'xor' 'xor_ln150_167' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_118)   --->   "%xor_ln150_168 = xor i32 %xor_ln150_167, %or_ln150_166" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2641 'xor' 'xor_ln150_168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2642 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln150_118 = add i32 %xor_ln150_168, %m_46" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2642 'add' 'add_ln150_118' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_121)   --->   "%lshr_ln150_241 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_48, i32 7, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2643 'partselect' 'lshr_ln150_241' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_121)   --->   "%trunc_ln150_170 = trunc i32 %m_48 to i7" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2644 'trunc' 'trunc_ln150_170' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_121)   --->   "%or_ln150_169 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln150_170, i25 %lshr_ln150_241)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2645 'bitconcatenate' 'or_ln150_169' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_121)   --->   "%lshr_ln150_242 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_48, i32 18, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2646 'partselect' 'lshr_ln150_242' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_121)   --->   "%trunc_ln150_171 = trunc i32 %m_48 to i18" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2647 'trunc' 'trunc_ln150_171' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_121)   --->   "%or_ln150_170 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln150_171, i14 %lshr_ln150_242)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2648 'bitconcatenate' 'or_ln150_170' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_121)   --->   "%lshr_ln150_243 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_48, i32 3, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2649 'partselect' 'lshr_ln150_243' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_121)   --->   "%zext_ln150_85 = zext i29 %lshr_ln150_243 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2650 'zext' 'zext_ln150_85' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_121)   --->   "%xor_ln150_171 = xor i32 %zext_ln150_85, %or_ln150_170" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2651 'xor' 'xor_ln150_171' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node add_ln150_121)   --->   "%xor_ln150_172 = xor i32 %xor_ln150_171, %or_ln150_169" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2652 'xor' 'xor_ln150_172' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2653 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln150_121 = add i32 %xor_ln150_172, %m_47" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2653 'add' 'add_ln150_121' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 6> <Delay = 8.62>
ST_42 : Operation 2654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_81 = add i32 %xor_ln150_118, %xor_ln150_120" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2654 'add' 'add_ln150_81' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2655 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_50 = add i32 %add_ln150_82, %add_ln150_81" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2655 'add' 'm_50' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_84 = add i32 %xor_ln150_122, %xor_ln150_124" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2656 'add' 'add_ln150_84' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2657 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_51 = add i32 %add_ln150_85, %add_ln150_84" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2657 'add' 'm_51' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_126)   --->   "%lshr_ln150_36 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_50, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2658 'partselect' 'lshr_ln150_36' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_126)   --->   "%trunc_ln150_124 = trunc i32 %m_50 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2659 'trunc' 'trunc_ln150_124' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_126)   --->   "%or_ln150_36 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_124, i15 %lshr_ln150_36)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2660 'bitconcatenate' 'or_ln150_36' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_126)   --->   "%lshr_ln150_184 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_50, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2661 'partselect' 'lshr_ln150_184' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_126)   --->   "%trunc_ln150_125 = trunc i32 %m_50 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2662 'trunc' 'trunc_ln150_125' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_126)   --->   "%or_ln150_135 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_125, i13 %lshr_ln150_184)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2663 'bitconcatenate' 'or_ln150_135' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_126)   --->   "%lshr_ln150_185 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_50, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2664 'partselect' 'lshr_ln150_185' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_126)   --->   "%zext_ln150_62 = zext i22 %lshr_ln150_185 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2665 'zext' 'zext_ln150_62' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_126)   --->   "%xor_ln150_125 = xor i32 %zext_ln150_62, %or_ln150_135" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2666 'xor' 'xor_ln150_125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2667 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_126 = xor i32 %xor_ln150_125, %or_ln150_36" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2667 'xor' 'xor_ln150_126' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_87 = add i32 %xor_ln150_126, %xor_ln150_128" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2668 'add' 'add_ln150_87' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2669 [1/1] (1.20ns)   --->   "%add_ln150_88 = add i32 %m_45, %m_36" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2669 'add' 'add_ln150_88' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2670 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_52 = add i32 %add_ln150_88, %add_ln150_87" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2670 'add' 'm_52' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_130)   --->   "%lshr_ln150_37 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_51, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2671 'partselect' 'lshr_ln150_37' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_130)   --->   "%trunc_ln150_128 = trunc i32 %m_51 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2672 'trunc' 'trunc_ln150_128' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_130)   --->   "%or_ln150_37 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_128, i15 %lshr_ln150_37)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2673 'bitconcatenate' 'or_ln150_37' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_130)   --->   "%lshr_ln150_189 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_51, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2674 'partselect' 'lshr_ln150_189' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_130)   --->   "%trunc_ln150_129 = trunc i32 %m_51 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2675 'trunc' 'trunc_ln150_129' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_130)   --->   "%or_ln150_138 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_129, i13 %lshr_ln150_189)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2676 'bitconcatenate' 'or_ln150_138' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_130)   --->   "%lshr_ln150_190 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_51, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2677 'partselect' 'lshr_ln150_190' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_130)   --->   "%zext_ln150_64 = zext i22 %lshr_ln150_190 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2678 'zext' 'zext_ln150_64' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_130)   --->   "%xor_ln150_129 = xor i32 %zext_ln150_64, %or_ln150_138" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2679 'xor' 'xor_ln150_129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2680 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_130 = xor i32 %xor_ln150_129, %or_ln150_37" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2680 'xor' 'xor_ln150_130' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_90 = add i32 %xor_ln150_130, %xor_ln150_132" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2681 'add' 'add_ln150_90' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2682 [1/1] (1.20ns)   --->   "%add_ln150_91 = add i32 %m_46, %m_37" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2682 'add' 'add_ln150_91' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2683 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_53 = add i32 %add_ln150_91, %add_ln150_90" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2683 'add' 'm_53' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_134)   --->   "%lshr_ln150_38 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_52, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2684 'partselect' 'lshr_ln150_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_134)   --->   "%trunc_ln150_132 = trunc i32 %m_52 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2685 'trunc' 'trunc_ln150_132' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_134)   --->   "%or_ln150_38 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_132, i15 %lshr_ln150_38)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2686 'bitconcatenate' 'or_ln150_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_134)   --->   "%lshr_ln150_194 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_52, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2687 'partselect' 'lshr_ln150_194' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_134)   --->   "%trunc_ln150_133 = trunc i32 %m_52 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2688 'trunc' 'trunc_ln150_133' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_134)   --->   "%or_ln150_141 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_133, i13 %lshr_ln150_194)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2689 'bitconcatenate' 'or_ln150_141' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_134)   --->   "%lshr_ln150_195 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_52, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2690 'partselect' 'lshr_ln150_195' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_134)   --->   "%zext_ln150_66 = zext i22 %lshr_ln150_195 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2691 'zext' 'zext_ln150_66' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_134)   --->   "%xor_ln150_133 = xor i32 %zext_ln150_66, %or_ln150_141" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2692 'xor' 'xor_ln150_133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2693 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_134 = xor i32 %xor_ln150_133, %or_ln150_38" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2693 'xor' 'xor_ln150_134' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_93 = add i32 %xor_ln150_134, %xor_ln150_136" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2694 'add' 'add_ln150_93' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2695 [1/1] (1.20ns)   --->   "%add_ln150_94 = add i32 %m_47, %m_38" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2695 'add' 'add_ln150_94' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2696 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_54 = add i32 %add_ln150_94, %add_ln150_93" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2696 'add' 'm_54' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_138)   --->   "%lshr_ln150_39 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_53, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2697 'partselect' 'lshr_ln150_39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_138)   --->   "%trunc_ln150_136 = trunc i32 %m_53 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2698 'trunc' 'trunc_ln150_136' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_138)   --->   "%or_ln150_39 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_136, i15 %lshr_ln150_39)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2699 'bitconcatenate' 'or_ln150_39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_138)   --->   "%lshr_ln150_199 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_53, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2700 'partselect' 'lshr_ln150_199' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_138)   --->   "%trunc_ln150_137 = trunc i32 %m_53 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2701 'trunc' 'trunc_ln150_137' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_138)   --->   "%or_ln150_144 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_137, i13 %lshr_ln150_199)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2702 'bitconcatenate' 'or_ln150_144' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_138)   --->   "%lshr_ln150_200 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_53, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2703 'partselect' 'lshr_ln150_200' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_138)   --->   "%zext_ln150_68 = zext i22 %lshr_ln150_200 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2704 'zext' 'zext_ln150_68' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_138)   --->   "%xor_ln150_137 = xor i32 %zext_ln150_68, %or_ln150_144" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2705 'xor' 'xor_ln150_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2706 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_138 = xor i32 %xor_ln150_137, %or_ln150_39" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2706 'xor' 'xor_ln150_138' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_96 = add i32 %xor_ln150_138, %xor_ln150_140" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2707 'add' 'add_ln150_96' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2708 [1/1] (1.20ns)   --->   "%add_ln150_97 = add i32 %m_48, %m_39" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2708 'add' 'add_ln150_97' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2709 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_55 = add i32 %add_ln150_97, %add_ln150_96" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2709 'add' 'm_55' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_142)   --->   "%lshr_ln150_40 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_54, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2710 'partselect' 'lshr_ln150_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_142)   --->   "%trunc_ln150_140 = trunc i32 %m_54 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2711 'trunc' 'trunc_ln150_140' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_142)   --->   "%or_ln150_40 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_140, i15 %lshr_ln150_40)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2712 'bitconcatenate' 'or_ln150_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_142)   --->   "%lshr_ln150_204 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_54, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2713 'partselect' 'lshr_ln150_204' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_142)   --->   "%trunc_ln150_141 = trunc i32 %m_54 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2714 'trunc' 'trunc_ln150_141' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_142)   --->   "%or_ln150_147 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_141, i13 %lshr_ln150_204)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2715 'bitconcatenate' 'or_ln150_147' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_142)   --->   "%lshr_ln150_205 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_54, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2716 'partselect' 'lshr_ln150_205' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_142)   --->   "%zext_ln150_70 = zext i22 %lshr_ln150_205 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2717 'zext' 'zext_ln150_70' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_142)   --->   "%xor_ln150_141 = xor i32 %zext_ln150_70, %or_ln150_147" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2718 'xor' 'xor_ln150_141' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2719 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_142 = xor i32 %xor_ln150_141, %or_ln150_40" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2719 'xor' 'xor_ln150_142' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_99 = add i32 %xor_ln150_142, %xor_ln150_144" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2720 'add' 'add_ln150_99' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2721 [1/1] (1.20ns)   --->   "%add_ln150_100 = add i32 %m_49, %m_40" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2721 'add' 'add_ln150_100' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2722 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_56 = add i32 %add_ln150_100, %add_ln150_99" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2722 'add' 'm_56' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_146)   --->   "%lshr_ln150_41 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_55, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2723 'partselect' 'lshr_ln150_41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2724 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_146)   --->   "%trunc_ln150_144 = trunc i32 %m_55 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2724 'trunc' 'trunc_ln150_144' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_146)   --->   "%or_ln150_41 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_144, i15 %lshr_ln150_41)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2725 'bitconcatenate' 'or_ln150_41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_146)   --->   "%lshr_ln150_209 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_55, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2726 'partselect' 'lshr_ln150_209' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_146)   --->   "%trunc_ln150_145 = trunc i32 %m_55 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2727 'trunc' 'trunc_ln150_145' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_146)   --->   "%or_ln150_150 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_145, i13 %lshr_ln150_209)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2728 'bitconcatenate' 'or_ln150_150' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_146)   --->   "%lshr_ln150_210 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_55, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2729 'partselect' 'lshr_ln150_210' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_146)   --->   "%zext_ln150_72 = zext i22 %lshr_ln150_210 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2730 'zext' 'zext_ln150_72' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_146)   --->   "%xor_ln150_145 = xor i32 %zext_ln150_72, %or_ln150_150" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2731 'xor' 'xor_ln150_145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2732 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_146 = xor i32 %xor_ln150_145, %or_ln150_41" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2732 'xor' 'xor_ln150_146' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_102 = add i32 %xor_ln150_146, %xor_ln150_148" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2733 'add' 'add_ln150_102' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2734 [1/1] (1.20ns)   --->   "%add_ln150_103 = add i32 %m_50, %m_41" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2734 'add' 'add_ln150_103' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2735 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_57 = add i32 %add_ln150_103, %add_ln150_102" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2735 'add' 'm_57' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_150)   --->   "%lshr_ln150_42 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_56, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2736 'partselect' 'lshr_ln150_42' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_150)   --->   "%trunc_ln150_148 = trunc i32 %m_56 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2737 'trunc' 'trunc_ln150_148' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_150)   --->   "%or_ln150_42 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_148, i15 %lshr_ln150_42)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2738 'bitconcatenate' 'or_ln150_42' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_150)   --->   "%lshr_ln150_214 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_56, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2739 'partselect' 'lshr_ln150_214' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_150)   --->   "%trunc_ln150_149 = trunc i32 %m_56 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2740 'trunc' 'trunc_ln150_149' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_150)   --->   "%or_ln150_153 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_149, i13 %lshr_ln150_214)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2741 'bitconcatenate' 'or_ln150_153' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_150)   --->   "%lshr_ln150_215 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_56, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2742 'partselect' 'lshr_ln150_215' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_150)   --->   "%zext_ln150_74 = zext i22 %lshr_ln150_215 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2743 'zext' 'zext_ln150_74' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_150)   --->   "%xor_ln150_149 = xor i32 %zext_ln150_74, %or_ln150_153" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2744 'xor' 'xor_ln150_149' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2745 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_150 = xor i32 %xor_ln150_149, %or_ln150_42" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2745 'xor' 'xor_ln150_150' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_105 = add i32 %xor_ln150_150, %xor_ln150_152" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2746 'add' 'add_ln150_105' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2747 [1/1] (1.20ns)   --->   "%add_ln150_106 = add i32 %m_51, %m_42" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2747 'add' 'add_ln150_106' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2748 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_58 = add i32 %add_ln150_106, %add_ln150_105" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2748 'add' 'm_58' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_154)   --->   "%lshr_ln150_43 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_57, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2749 'partselect' 'lshr_ln150_43' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_154)   --->   "%trunc_ln150_152 = trunc i32 %m_57 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2750 'trunc' 'trunc_ln150_152' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_154)   --->   "%or_ln150_43 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_152, i15 %lshr_ln150_43)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2751 'bitconcatenate' 'or_ln150_43' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_154)   --->   "%lshr_ln150_219 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_57, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2752 'partselect' 'lshr_ln150_219' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_154)   --->   "%trunc_ln150_153 = trunc i32 %m_57 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2753 'trunc' 'trunc_ln150_153' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_154)   --->   "%or_ln150_156 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_153, i13 %lshr_ln150_219)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2754 'bitconcatenate' 'or_ln150_156' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_154)   --->   "%lshr_ln150_220 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_57, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2755 'partselect' 'lshr_ln150_220' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_154)   --->   "%zext_ln150_76 = zext i22 %lshr_ln150_220 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2756 'zext' 'zext_ln150_76' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_154)   --->   "%xor_ln150_153 = xor i32 %zext_ln150_76, %or_ln150_156" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2757 'xor' 'xor_ln150_153' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2758 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_154 = xor i32 %xor_ln150_153, %or_ln150_43" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2758 'xor' 'xor_ln150_154' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_108 = add i32 %xor_ln150_154, %xor_ln150_156" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2759 'add' 'add_ln150_108' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2760 [1/1] (1.20ns)   --->   "%add_ln150_109 = add i32 %m_52, %m_43" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2760 'add' 'add_ln150_109' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2761 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_59 = add i32 %add_ln150_109, %add_ln150_108" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2761 'add' 'm_59' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_158)   --->   "%lshr_ln150_44 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_58, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2762 'partselect' 'lshr_ln150_44' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_158)   --->   "%trunc_ln150_156 = trunc i32 %m_58 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2763 'trunc' 'trunc_ln150_156' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_158)   --->   "%or_ln150_44 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_156, i15 %lshr_ln150_44)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2764 'bitconcatenate' 'or_ln150_44' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_158)   --->   "%lshr_ln150_224 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_58, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2765 'partselect' 'lshr_ln150_224' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_158)   --->   "%trunc_ln150_157 = trunc i32 %m_58 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2766 'trunc' 'trunc_ln150_157' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_158)   --->   "%or_ln150_159 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_157, i13 %lshr_ln150_224)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2767 'bitconcatenate' 'or_ln150_159' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_158)   --->   "%lshr_ln150_225 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_58, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2768 'partselect' 'lshr_ln150_225' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_158)   --->   "%zext_ln150_78 = zext i22 %lshr_ln150_225 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2769 'zext' 'zext_ln150_78' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_158)   --->   "%xor_ln150_157 = xor i32 %zext_ln150_78, %or_ln150_159" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2770 'xor' 'xor_ln150_157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2771 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_158 = xor i32 %xor_ln150_157, %or_ln150_44" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2771 'xor' 'xor_ln150_158' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_111 = add i32 %xor_ln150_158, %xor_ln150_160" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2772 'add' 'add_ln150_111' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2773 [1/1] (1.20ns)   --->   "%add_ln150_112 = add i32 %m_53, %m_44" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2773 'add' 'add_ln150_112' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2774 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_60 = add i32 %add_ln150_112, %add_ln150_111" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2774 'add' 'm_60' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_162)   --->   "%lshr_ln150_45 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_59, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2775 'partselect' 'lshr_ln150_45' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_162)   --->   "%trunc_ln150_160 = trunc i32 %m_59 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2776 'trunc' 'trunc_ln150_160' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_162)   --->   "%or_ln150_45 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_160, i15 %lshr_ln150_45)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2777 'bitconcatenate' 'or_ln150_45' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_162)   --->   "%lshr_ln150_229 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_59, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2778 'partselect' 'lshr_ln150_229' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_162)   --->   "%trunc_ln150_161 = trunc i32 %m_59 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2779 'trunc' 'trunc_ln150_161' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_162)   --->   "%or_ln150_162 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_161, i13 %lshr_ln150_229)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2780 'bitconcatenate' 'or_ln150_162' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_162)   --->   "%lshr_ln150_230 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_59, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2781 'partselect' 'lshr_ln150_230' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_162)   --->   "%zext_ln150_80 = zext i22 %lshr_ln150_230 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2782 'zext' 'zext_ln150_80' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_162)   --->   "%xor_ln150_161 = xor i32 %zext_ln150_80, %or_ln150_162" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2783 'xor' 'xor_ln150_161' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2784 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_162 = xor i32 %xor_ln150_161, %or_ln150_45" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2784 'xor' 'xor_ln150_162' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_114 = add i32 %xor_ln150_162, %xor_ln150_164" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2785 'add' 'add_ln150_114' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2786 [1/1] (1.20ns)   --->   "%add_ln150_115 = add i32 %m_54, %m_45" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2786 'add' 'add_ln150_115' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2787 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_61 = add i32 %add_ln150_115, %add_ln150_114" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2787 'add' 'm_61' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_166)   --->   "%lshr_ln150_46 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_60, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2788 'partselect' 'lshr_ln150_46' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_166)   --->   "%trunc_ln150_164 = trunc i32 %m_60 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2789 'trunc' 'trunc_ln150_164' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_166)   --->   "%or_ln150_46 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_164, i15 %lshr_ln150_46)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2790 'bitconcatenate' 'or_ln150_46' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_166)   --->   "%lshr_ln150_234 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_60, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2791 'partselect' 'lshr_ln150_234' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_166)   --->   "%trunc_ln150_165 = trunc i32 %m_60 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2792 'trunc' 'trunc_ln150_165' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_166)   --->   "%or_ln150_165 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_165, i13 %lshr_ln150_234)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2793 'bitconcatenate' 'or_ln150_165' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_166)   --->   "%lshr_ln150_235 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_60, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2794 'partselect' 'lshr_ln150_235' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_166)   --->   "%zext_ln150_82 = zext i22 %lshr_ln150_235 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2795 'zext' 'zext_ln150_82' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_166)   --->   "%xor_ln150_165 = xor i32 %zext_ln150_82, %or_ln150_165" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2796 'xor' 'xor_ln150_165' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2797 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_166 = xor i32 %xor_ln150_165, %or_ln150_46" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2797 'xor' 'xor_ln150_166' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_117 = add i32 %m_55, %xor_ln150_166" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2798 'add' 'add_ln150_117' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2799 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_62 = add i32 %add_ln150_118, %add_ln150_117" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2799 'add' 'm_62' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_170)   --->   "%lshr_ln150_47 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_61, i32 17, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2800 'partselect' 'lshr_ln150_47' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_170)   --->   "%trunc_ln150_168 = trunc i32 %m_61 to i17" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2801 'trunc' 'trunc_ln150_168' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_170)   --->   "%or_ln150_47 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln150_168, i15 %lshr_ln150_47)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2802 'bitconcatenate' 'or_ln150_47' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_170)   --->   "%lshr_ln150_239 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_61, i32 19, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2803 'partselect' 'lshr_ln150_239' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_170)   --->   "%trunc_ln150_169 = trunc i32 %m_61 to i19" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2804 'trunc' 'trunc_ln150_169' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_170)   --->   "%or_ln150_168 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln150_169, i13 %lshr_ln150_239)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2805 'bitconcatenate' 'or_ln150_168' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_170)   --->   "%lshr_ln150_240 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_61, i32 10, i32 31)" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2806 'partselect' 'lshr_ln150_240' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_170)   --->   "%zext_ln150_84 = zext i22 %lshr_ln150_240 to i32" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2807 'zext' 'zext_ln150_84' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150_170)   --->   "%xor_ln150_169 = xor i32 %zext_ln150_84, %or_ln150_168" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2808 'xor' 'xor_ln150_169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2809 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln150_170 = xor i32 %xor_ln150_169, %or_ln150_47" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2809 'xor' 'xor_ln150_170' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_120 = add i32 %m_56, %xor_ln150_170" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2810 'add' 'add_ln150_120' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2811 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_63 = add i32 %add_ln150_121, %add_ln150_120" [fir_demo_stream/sources/fir.cpp:150]   --->   Operation 2811 'add' 'm_63' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2812 [1/1] (0.75ns)   --->   "br label %3" [fir_demo_stream/sources/fir.cpp:161]   --->   Operation 2812 'br' <Predicate = true> <Delay = 0.75>

State 43 <SV = 7> <Delay = 1.35>
ST_43 : Operation 2813 [1/1] (0.00ns)   --->   "%i18_2 = phi i7 [ 0, %.preheader43.preheader ], [ %i_1, %Updates_2 ]"   --->   Operation 2813 'phi' 'i18_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2814 [1/1] (0.86ns)   --->   "%icmp_ln161 = icmp eq i7 %i18_2, -64" [fir_demo_stream/sources/fir.cpp:161]   --->   Operation 2814 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2815 [1/1] (0.89ns)   --->   "%i_1 = add i7 %i18_2, 1" [fir_demo_stream/sources/fir.cpp:161]   --->   Operation 2815 'add' 'i_1' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2816 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161, label %4, label %Updates_2" [fir_demo_stream/sources/fir.cpp:161]   --->   Operation 2816 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2817 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i7 %i18_2 to i64" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2817 'zext' 'zext_ln162' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_43 : Operation 2818 [1/1] (0.00ns)   --->   "%K_addr_1 = getelementptr inbounds [64 x i32]* @K, i64 0, i64 %zext_ln162" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2818 'getelementptr' 'K_addr_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_43 : Operation 2819 [2/2] (1.35ns)   --->   "%K_load_1 = load i32* %K_addr_1, align 4" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2819 'load' 'K_load_1' <Predicate = (!icmp_ln161)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_43 : Operation 2820 [1/1] (0.00ns)   --->   "%trunc_ln162_3 = trunc i7 %i18_2 to i6" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2820 'trunc' 'trunc_ln162_3' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_43 : Operation 2821 [1/1] (0.97ns)   --->   "%tmp_51 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %a, i32 %b, i32 %c, i32 %d, i32 %e, i32 %f, i32 %g, i32 %h, i32 -2147483648, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 256, i32 %m_16, i32 %m_17, i32 %m_18, i32 %m_19, i32 %m_20, i32 %m_21, i32 %m_22, i32 %m_23, i32 %m_24, i32 %m_25, i32 %m_26, i32 %m_27, i32 %m_28, i32 %m_29, i32 %m_30, i32 %m_31, i32 %m_32, i32 %m_33, i32 %m_34, i32 %m_35, i32 %m_36, i32 %m_37, i32 %m_38, i32 %m_39, i32 %m_40, i32 %m_41, i32 %m_42, i32 %m_43, i32 %m_44, i32 %m_45, i32 %m_46, i32 %m_47, i32 %m_48, i32 %m_49, i32 %m_50, i32 %m_51, i32 %m_52, i32 %m_53, i32 %m_54, i32 %m_55, i32 %m_56, i32 %m_57, i32 %m_58, i32 %m_59, i32 %m_60, i32 %m_61, i32 %m_62, i32 %m_63, i6 %trunc_ln162_3)" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2821 'mux' 'tmp_51' <Predicate = (!icmp_ln161)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 8> <Delay = 3.44>
ST_44 : Operation 2822 [1/1] (0.00ns)   --->   "%b_2 = phi i32 [ 1779033703, %.preheader43.preheader ], [ %a_1, %Updates_2 ]"   --->   Operation 2822 'phi' 'b_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2823 [1/1] (0.00ns)   --->   "%c_2 = phi i32 [ -1150833019, %.preheader43.preheader ], [ %b_2, %Updates_2 ]"   --->   Operation 2823 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2824 [1/1] (0.00ns)   --->   "%d_2 = phi i32 [ 1013904242, %.preheader43.preheader ], [ %c_2, %Updates_2 ]"   --->   Operation 2824 'phi' 'd_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2825 [1/1] (0.00ns)   --->   "%d13_0 = phi i32 [ -1521486534, %.preheader43.preheader ], [ %d_2, %Updates_2 ]"   --->   Operation 2825 'phi' 'd13_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2826 [1/1] (0.00ns)   --->   "%f_2 = phi i32 [ 1359893119, %.preheader43.preheader ], [ %e_1, %Updates_2 ]"   --->   Operation 2826 'phi' 'f_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2827 [1/1] (0.00ns)   --->   "%g_2 = phi i32 [ -1694144372, %.preheader43.preheader ], [ %f_2, %Updates_2 ]"   --->   Operation 2827 'phi' 'g_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2828 [1/1] (0.00ns)   --->   "%h_2 = phi i32 [ 528734635, %.preheader43.preheader ], [ %g_2, %Updates_2 ]"   --->   Operation 2828 'phi' 'h_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2829 [1/1] (0.00ns)   --->   "%h17_0 = phi i32 [ 1541459225, %.preheader43.preheader ], [ %h_2, %Updates_2 ]"   --->   Operation 2829 'phi' 'h17_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2830 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 2830 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2831 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str18) nounwind" [fir_demo_stream/sources/fir.cpp:161]   --->   Operation 2831 'specloopname' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2832 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str18)" [fir_demo_stream/sources/fir.cpp:161]   --->   Operation 2832 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2833 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2833 'specpipeline' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln162_1)   --->   "%lshr_ln = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %f_2, i32 6, i32 31)" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2834 'partselect' 'lshr_ln' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln162_1)   --->   "%trunc_ln162 = trunc i32 %f_2 to i6" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2835 'trunc' 'trunc_ln162' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln162_1)   --->   "%or_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln162, i26 %lshr_ln)" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2836 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node xor_ln162_1)   --->   "%lshr_ln162_1 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %f_2, i32 11, i32 31)" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2837 'partselect' 'lshr_ln162_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln162_1)   --->   "%trunc_ln162_1 = trunc i32 %f_2 to i11" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2838 'trunc' 'trunc_ln162_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln162_1)   --->   "%or_ln162_1 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln162_1, i21 %lshr_ln162_1)" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2839 'bitconcatenate' 'or_ln162_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln162_1)   --->   "%lshr_ln162_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %f_2, i32 25, i32 31)" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2840 'partselect' 'lshr_ln162_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln162_1)   --->   "%trunc_ln162_2 = trunc i32 %f_2 to i25" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2841 'trunc' 'trunc_ln162_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln162_1)   --->   "%or_ln162_2 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln162_2, i7 %lshr_ln162_2)" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2842 'bitconcatenate' 'or_ln162_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln162_1)   --->   "%xor_ln162 = xor i32 %or_ln2, %or_ln162_1" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2843 'xor' 'xor_ln162' <Predicate = (!icmp_ln161)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2844 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln162_1 = xor i32 %xor_ln162, %or_ln162_2" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2844 'xor' 'xor_ln162_1' <Predicate = (!icmp_ln161)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln162_3)   --->   "%and_ln162 = and i32 %g_2, %f_2" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2845 'and' 'and_ln162' <Predicate = (!icmp_ln161)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln162_3)   --->   "%xor_ln162_2 = xor i32 %f_2, -1" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2846 'xor' 'xor_ln162_2' <Predicate = (!icmp_ln161)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln162_3)   --->   "%and_ln162_1 = and i32 %h_2, %xor_ln162_2" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2847 'and' 'and_ln162_1' <Predicate = (!icmp_ln161)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2848 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln162_3 = xor i32 %and_ln162_1, %and_ln162" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2848 'xor' 'xor_ln162_3' <Predicate = (!icmp_ln161)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2849 [1/2] (1.35ns)   --->   "%K_load_1 = load i32* %K_addr_1, align 4" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2849 'load' 'K_load_1' <Predicate = (!icmp_ln161)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_44 : Operation 2850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln162 = add i32 %K_load_1, %h17_0" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2850 'add' 'add_ln162' <Predicate = (!icmp_ln161)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 2851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln162_1 = add i32 %xor_ln162_1, %tmp_51" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2851 'add' 'add_ln162_1' <Predicate = (!icmp_ln161)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 2852 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln162_2 = add i32 %add_ln162_1, %xor_ln162_3" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2852 'add' 'add_ln162_2' <Predicate = (!icmp_ln161)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 2853 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%t1_1 = add i32 %add_ln162_2, %add_ln162" [fir_demo_stream/sources/fir.cpp:162]   --->   Operation 2853 'add' 't1_1' <Predicate = (!icmp_ln161)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_1)   --->   "%lshr_ln1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b_2, i32 2, i32 31)" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2854 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_1)   --->   "%trunc_ln163 = trunc i32 %b_2 to i2" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2855 'trunc' 'trunc_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_1)   --->   "%or_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln163, i30 %lshr_ln1)" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2856 'bitconcatenate' 'or_ln3' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_1)   --->   "%lshr_ln163_1 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %b_2, i32 13, i32 31)" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2857 'partselect' 'lshr_ln163_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_1)   --->   "%trunc_ln163_1 = trunc i32 %b_2 to i13" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2858 'trunc' 'trunc_ln163_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_1)   --->   "%or_ln163_1 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln163_1, i19 %lshr_ln163_1)" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2859 'bitconcatenate' 'or_ln163_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_1)   --->   "%lshr_ln163_2 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %b_2, i32 22, i32 31)" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2860 'partselect' 'lshr_ln163_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_1)   --->   "%trunc_ln163_2 = trunc i32 %b_2 to i22" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2861 'trunc' 'trunc_ln163_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_1)   --->   "%or_ln163_2 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln163_2, i10 %lshr_ln163_2)" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2862 'bitconcatenate' 'or_ln163_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_1)   --->   "%xor_ln163 = xor i32 %or_ln3, %or_ln163_1" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2863 'xor' 'xor_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2864 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln163_1 = xor i32 %xor_ln163, %or_ln163_2" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2864 'xor' 'xor_ln163_1' <Predicate = (!icmp_ln161)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_3)   --->   "%xor_ln163_2 = xor i32 %d_2, %c_2" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2865 'xor' 'xor_ln163_2' <Predicate = (!icmp_ln161)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_3)   --->   "%and_ln163 = and i32 %xor_ln163_2, %b_2" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2866 'and' 'and_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_3)   --->   "%and_ln163_1 = and i32 %d_2, %c_2" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2867 'and' 'and_ln163_1' <Predicate = (!icmp_ln161)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2868 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln163_3 = xor i32 %and_ln163, %and_ln163_1" [fir_demo_stream/sources/fir.cpp:163]   --->   Operation 2868 'xor' 'xor_ln163_3' <Predicate = (!icmp_ln161)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2869 [1/1] (1.20ns)   --->   "%e_1 = add i32 %t1_1, %d13_0" [fir_demo_stream/sources/fir.cpp:167]   --->   Operation 2869 'add' 'e_1' <Predicate = (!icmp_ln161)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln171 = add i32 %xor_ln163_1, %t1_1" [fir_demo_stream/sources/fir.cpp:171]   --->   Operation 2870 'add' 'add_ln171' <Predicate = (!icmp_ln161)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 2871 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%a_1 = add i32 %add_ln171, %xor_ln163_3" [fir_demo_stream/sources/fir.cpp:171]   --->   Operation 2871 'add' 'a_1' <Predicate = (!icmp_ln161)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 2872 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str18, i32 %tmp_s)" [fir_demo_stream/sources/fir.cpp:172]   --->   Operation 2872 'specregionend' 'empty_17' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_44 : Operation 2873 [1/1] (0.00ns)   --->   "br label %3" [fir_demo_stream/sources/fir.cpp:161]   --->   Operation 2873 'br' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 45 <SV = 9> <Delay = 1.20>
ST_45 : Operation 2874 [1/1] (1.20ns)   --->   "%state_0 = add i32 %b_2, 1779033703" [fir_demo_stream/sources/fir.cpp:174]   --->   Operation 2874 'add' 'state_0' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2875 [1/1] (1.20ns)   --->   "%state_1 = add i32 %c_2, -1150833019" [fir_demo_stream/sources/fir.cpp:175]   --->   Operation 2875 'add' 'state_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2876 [1/1] (1.20ns)   --->   "%state_2 = add i32 %d_2, 1013904242" [fir_demo_stream/sources/fir.cpp:176]   --->   Operation 2876 'add' 'state_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2877 [1/1] (1.20ns)   --->   "%state_3 = add i32 %d13_0, -1521486534" [fir_demo_stream/sources/fir.cpp:177]   --->   Operation 2877 'add' 'state_3' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2878 [1/1] (1.20ns)   --->   "%state_4 = add i32 %f_2, 1359893119" [fir_demo_stream/sources/fir.cpp:178]   --->   Operation 2878 'add' 'state_4' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2879 [1/1] (1.20ns)   --->   "%state_5 = add i32 %g_2, -1694144372" [fir_demo_stream/sources/fir.cpp:179]   --->   Operation 2879 'add' 'state_5' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2880 [1/1] (1.20ns)   --->   "%state_6 = add i32 %h_2, 528734635" [fir_demo_stream/sources/fir.cpp:180]   --->   Operation 2880 'add' 'state_6' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2881 [1/1] (1.20ns)   --->   "%state_7 = add i32 %h17_0, 1541459225" [fir_demo_stream/sources/fir.cpp:181]   --->   Operation 2881 'add' 'state_7' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2882 [1/1] (0.75ns)   --->   "br label %5" [fir_demo_stream/sources/fir.cpp:185]   --->   Operation 2882 'br' <Predicate = true> <Delay = 0.75>

State 46 <SV = 10> <Delay = 2.90>
ST_46 : Operation 2883 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i256 [ undef, %4 ], [ %p_Result_2, %6 ]"   --->   Operation 2883 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2884 [1/1] (0.00ns)   --->   "%i23_0 = phi i4 [ 0, %4 ], [ %i_3, %6 ]"   --->   Operation 2884 'phi' 'i23_0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2885 [1/1] (0.88ns)   --->   "%icmp_ln185 = icmp eq i4 %i23_0, -8" [fir_demo_stream/sources/fir.cpp:185]   --->   Operation 2885 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2886 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 2886 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2887 [1/1] (0.86ns)   --->   "%i_3 = add i4 %i23_0, 1" [fir_demo_stream/sources/fir.cpp:185]   --->   Operation 2887 'add' 'i_3' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2888 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %7, label %6" [fir_demo_stream/sources/fir.cpp:185]   --->   Operation 2888 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2889 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i4 %i23_0 to i3" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2889 'trunc' 'trunc_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_46 : Operation 2890 [1/1] (0.00ns)   --->   "%Lo_assign_1 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %trunc_ln186, i5 0)" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2890 'bitconcatenate' 'Lo_assign_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_46 : Operation 2891 [1/1] (0.00ns)   --->   "%or_ln186 = or i8 %Lo_assign_1, 31" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2891 'or' 'or_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_46 : Operation 2892 [1/1] (0.54ns)   --->   "%val_assign = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %state_0, i32 %state_1, i32 %state_2, i32 %state_3, i32 %state_4, i32 %state_5, i32 %state_6, i32 %state_7, i3 %trunc_ln186)" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2892 'mux' 'val_assign' <Predicate = (!icmp_ln185)> <Delay = 0.54> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node shl_ln392)   --->   "%tmp_V = zext i32 %val_assign to i256" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2893 'zext' 'tmp_V' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_46 : Operation 2894 [1/1] (0.85ns)   --->   "%icmp_ln392 = icmp ugt i8 %Lo_assign_1, %or_ln186" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2894 'icmp' 'icmp_ln392' <Predicate = (!icmp_ln185)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2895 [1/1] (0.00ns)   --->   "%zext_ln392 = zext i8 %Lo_assign_1 to i9" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2895 'zext' 'zext_ln392' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_46 : Operation 2896 [1/1] (0.00ns)   --->   "%zext_ln392_1 = zext i8 %or_ln186 to i9" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2896 'zext' 'zext_ln392_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_46 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node shl_ln392)   --->   "%xor_ln392 = xor i9 %zext_ln392, 255" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2897 'xor' 'xor_ln392' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node and_ln392)   --->   "%select_ln392 = select i1 %icmp_ln392, i9 %zext_ln392, i9 %zext_ln392_1" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2898 'select' 'select_ln392' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node and_ln392)   --->   "%select_ln392_1 = select i1 %icmp_ln392, i9 %zext_ln392_1, i9 %zext_ln392" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2899 'select' 'select_ln392_1' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node shl_ln392)   --->   "%select_ln392_2 = select i1 %icmp_ln392, i9 %xor_ln392, i9 %zext_ln392" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2900 'select' 'select_ln392_2' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node and_ln392)   --->   "%xor_ln392_1 = xor i9 %select_ln392, 255" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2901 'xor' 'xor_ln392_1' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node shl_ln392)   --->   "%zext_ln392_2 = zext i9 %select_ln392_2 to i256" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2902 'zext' 'zext_ln392_2' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_46 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node and_ln392)   --->   "%zext_ln392_3 = zext i9 %select_ln392_1 to i256" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2903 'zext' 'zext_ln392_3' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_46 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node and_ln392)   --->   "%zext_ln392_4 = zext i9 %xor_ln392_1 to i256" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2904 'zext' 'zext_ln392_4' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_46 : Operation 2905 [1/1] (1.45ns) (out node of the LUT)   --->   "%shl_ln392 = shl i256 %tmp_V, %zext_ln392_2" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2905 'shl' 'shl_ln392' <Predicate = (!icmp_ln185)> <Delay = 1.45> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%tmp_69 = call i256 @llvm.part.select.i256(i256 %shl_ln392, i32 255, i32 0)" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2906 'partselect' 'tmp_69' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_46 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%select_ln392_3 = select i1 %icmp_ln392, i256 %tmp_69, i256 %shl_ln392" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2907 'select' 'select_ln392_3' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node and_ln392)   --->   "%shl_ln392_1 = shl i256 -1, %zext_ln392_3" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2908 'shl' 'shl_ln392_1' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node and_ln392)   --->   "%lshr_ln392 = lshr i256 -1, %zext_ln392_4" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2909 'lshr' 'lshr_ln392' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2910 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln392 = and i256 %shl_ln392_1, %lshr_ln392" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2910 'and' 'and_ln392' <Predicate = (!icmp_ln185)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%xor_ln392_2 = xor i256 %and_ln392, -1" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2911 'xor' 'xor_ln392_2' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%and_ln392_1 = and i256 %p_Val2_1, %xor_ln392_2" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2912 'and' 'and_ln392_1' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%and_ln392_2 = and i256 %select_ln392_3, %and_ln392" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2913 'and' 'and_ln392_2' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2914 [1/1] (0.59ns) (out node of the LUT)   --->   "%p_Result_2 = or i256 %and_ln392_1, %and_ln392_2" [fir_demo_stream/sources/fir.cpp:186]   --->   Operation 2914 'or' 'p_Result_2' <Predicate = (!icmp_ln185)> <Delay = 0.59> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2915 [1/1] (0.00ns)   --->   "br label %5" [fir_demo_stream/sources/fir.cpp:185]   --->   Operation 2915 'br' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_46 : Operation 2916 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i32P.i1P(i256* %output_V_data_V, i32* %output_V_keep_V, i32* %output_V_strb_V, i1* %output_V_last_V, i256 %p_Val2_1, i32 undef, i32 undef, i1 %tmp_last_V)" [fir_demo_stream/sources/fir.cpp:189]   --->   Operation 2916 'write' <Predicate = (icmp_ln185)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 47 <SV = 11> <Delay = 0.00>
ST_47 : Operation 2917 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i32P.i1P(i256* %output_V_data_V, i32* %output_V_keep_V, i32* %output_V_strb_V, i1* %output_V_last_V, i256 %p_Val2_1, i32 undef, i32 undef, i1 %tmp_last_V)" [fir_demo_stream/sources/fir.cpp:189]   --->   Operation 2917 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_47 : Operation 2918 [1/1] (0.00ns)   --->   "ret void" [fir_demo_stream/sources/fir.cpp:190]   --->   Operation 2918 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fir_demo_stream/sources/fir.cpp:39) [108]  (0.755 ns)

 <State 2>: 4.11ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fir_demo_stream/sources/fir.cpp:39) [108]  (0 ns)
	'sub' operation ('sub_ln681_1', fir_demo_stream/sources/fir.cpp:40) [119]  (0.934 ns)
	'select' operation ('select_ln681_2', fir_demo_stream/sources/fir.cpp:40) [123]  (0 ns)
	'lshr' operation ('lshr_ln681', fir_demo_stream/sources/fir.cpp:40) [127]  (2.13 ns)
	'and' operation ('__Result__', fir_demo_stream/sources/fir.cpp:40) [129]  (1.05 ns)
	'store' operation ('store_ln40', fir_demo_stream/sources/fir.cpp:40) of variable 'input_data[0]', fir_demo_stream/sources/fir.cpp:40 on local variable 'data[1][12]' [139]  (0 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.8ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', fir_demo_stream/sources/fir.cpp:78) [449]  (0 ns)
	'select' operation ('select_ln82_1', fir_demo_stream/sources/fir.cpp:82) [539]  (0.445 ns)
	'store' operation ('store_ln82', fir_demo_stream/sources/fir.cpp:82) of variable 'or_ln82_5', fir_demo_stream/sources/fir.cpp:82 on array 'm', fir_demo_stream/sources/fir.cpp:79 [543]  (1.35 ns)

 <State 5>: 1.8ns
The critical path consists of the following:
	'load' operation ('data_0_8_load', fir_demo_stream/sources/fir.cpp:82) on local variable 'data[0][8]' [463]  (0 ns)
	'select' operation ('select_ln82_8', fir_demo_stream/sources/fir.cpp:82) [550]  (0.445 ns)
	'store' operation ('store_ln82', fir_demo_stream/sources/fir.cpp:82) of variable 'or_ln82_5_2', fir_demo_stream/sources/fir.cpp:82 on array 'm', fir_demo_stream/sources/fir.cpp:79 [555]  (1.35 ns)

 <State 6>: 1.8ns
The critical path consists of the following:
	'load' operation ('data_0_16_load', fir_demo_stream/sources/fir.cpp:82) on local variable 'data[0][16]' [471]  (0 ns)
	'select' operation ('select_ln82_16', fir_demo_stream/sources/fir.cpp:82) [562]  (0.445 ns)
	'store' operation ('store_ln82', fir_demo_stream/sources/fir.cpp:82) of variable 'or_ln82_5_4', fir_demo_stream/sources/fir.cpp:82 on array 'm', fir_demo_stream/sources/fir.cpp:79 [567]  (1.35 ns)

 <State 7>: 1.8ns
The critical path consists of the following:
	'load' operation ('data_0_24_load', fir_demo_stream/sources/fir.cpp:82) on local variable 'data[0][24]' [479]  (0 ns)
	'select' operation ('select_ln82_24', fir_demo_stream/sources/fir.cpp:82) [574]  (0.445 ns)
	'store' operation ('store_ln82', fir_demo_stream/sources/fir.cpp:82) of variable 'or_ln82_5_6', fir_demo_stream/sources/fir.cpp:82 on array 'm', fir_demo_stream/sources/fir.cpp:79 [579]  (1.35 ns)

 <State 8>: 1.8ns
The critical path consists of the following:
	'load' operation ('data_0_32_load', fir_demo_stream/sources/fir.cpp:82) on local variable 'data[0][32]' [487]  (0 ns)
	'select' operation ('select_ln82_32', fir_demo_stream/sources/fir.cpp:82) [586]  (0.445 ns)
	'store' operation ('store_ln82', fir_demo_stream/sources/fir.cpp:82) of variable 'or_ln82_5_8', fir_demo_stream/sources/fir.cpp:82 on array 'm', fir_demo_stream/sources/fir.cpp:79 [591]  (1.35 ns)

 <State 9>: 1.8ns
The critical path consists of the following:
	'load' operation ('data_0_40_load', fir_demo_stream/sources/fir.cpp:82) on local variable 'data[0][40]' [495]  (0 ns)
	'select' operation ('select_ln82_40', fir_demo_stream/sources/fir.cpp:82) [598]  (0.445 ns)
	'store' operation ('store_ln82', fir_demo_stream/sources/fir.cpp:82) of variable 'or_ln82_5_s', fir_demo_stream/sources/fir.cpp:82 on array 'm', fir_demo_stream/sources/fir.cpp:79 [603]  (1.35 ns)

 <State 10>: 1.8ns
The critical path consists of the following:
	'load' operation ('data_0_48_load', fir_demo_stream/sources/fir.cpp:82) on local variable 'data[0][48]' [503]  (0 ns)
	'select' operation ('select_ln82_48', fir_demo_stream/sources/fir.cpp:82) [610]  (0.445 ns)
	'store' operation ('store_ln82', fir_demo_stream/sources/fir.cpp:82) of variable 'or_ln82_5_11', fir_demo_stream/sources/fir.cpp:82 on array 'm', fir_demo_stream/sources/fir.cpp:79 [615]  (1.35 ns)

 <State 11>: 1.8ns
The critical path consists of the following:
	'load' operation ('data_0_56_load', fir_demo_stream/sources/fir.cpp:82) on local variable 'data[0][56]' [511]  (0 ns)
	'select' operation ('select_ln82_56', fir_demo_stream/sources/fir.cpp:82) [622]  (0.445 ns)
	'store' operation ('store_ln82', fir_demo_stream/sources/fir.cpp:82) of variable 'or_ln82_5_13', fir_demo_stream/sources/fir.cpp:82 on array 'm', fir_demo_stream/sources/fir.cpp:79 [627]  (1.35 ns)

 <State 12>: 3.44ns
The critical path consists of the following:
	'add' operation ('add_ln84_1', fir_demo_stream/sources/fir.cpp:84) [657]  (1.2 ns)
	'add' operation ('add_ln84_2', fir_demo_stream/sources/fir.cpp:84) [658]  (0.889 ns)
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_2', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [659]  (1.35 ns)

 <State 13>: 3.44ns
The critical path consists of the following:
	'add' operation ('add_ln84_7', fir_demo_stream/sources/fir.cpp:84) [708]  (1.2 ns)
	'add' operation ('add_ln84_8', fir_demo_stream/sources/fir.cpp:84) [709]  (0.889 ns)
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_8', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [710]  (1.35 ns)

 <State 14>: 3.44ns
The critical path consists of the following:
	'add' operation ('add_ln84_13', fir_demo_stream/sources/fir.cpp:84) [758]  (1.2 ns)
	'add' operation ('add_ln84_14', fir_demo_stream/sources/fir.cpp:84) [759]  (0.889 ns)
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_14', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [760]  (1.35 ns)

 <State 15>: 3.44ns
The critical path consists of the following:
	'add' operation ('add_ln84_19', fir_demo_stream/sources/fir.cpp:84) [808]  (1.2 ns)
	'add' operation ('add_ln84_20', fir_demo_stream/sources/fir.cpp:84) [809]  (0.889 ns)
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_20', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [810]  (1.35 ns)

 <State 16>: 3.44ns
The critical path consists of the following:
	'add' operation ('add_ln84_25', fir_demo_stream/sources/fir.cpp:84) [858]  (1.2 ns)
	'add' operation ('add_ln84_26', fir_demo_stream/sources/fir.cpp:84) [859]  (0.889 ns)
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_26', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [860]  (1.35 ns)

 <State 17>: 2.24ns
The critical path consists of the following:
	'add' operation ('add_ln84_30', fir_demo_stream/sources/fir.cpp:84) [907]  (0 ns)
	'add' operation ('add_ln84_32', fir_demo_stream/sources/fir.cpp:84) [909]  (0.889 ns)
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_32', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [910]  (1.35 ns)

 <State 18>: 7.74ns
The critical path consists of the following:
	'add' operation ('add_ln84_36', fir_demo_stream/sources/fir.cpp:84) [957]  (0 ns)
	'add' operation ('add_ln84_38', fir_demo_stream/sources/fir.cpp:84) [959]  (0.889 ns)
	'xor' operation ('xor_ln84_56', fir_demo_stream/sources/fir.cpp:84) [994]  (0 ns)
	'xor' operation ('xor_ln84_57', fir_demo_stream/sources/fir.cpp:84) [995]  (0.401 ns)
	'add' operation ('add_ln84_42', fir_demo_stream/sources/fir.cpp:84) [1007]  (0 ns)
	'add' operation ('add_ln84_44', fir_demo_stream/sources/fir.cpp:84) [1009]  (0.889 ns)
	'xor' operation ('xor_ln84_65', fir_demo_stream/sources/fir.cpp:84) [1044]  (0.401 ns)
	'add' operation ('add_ln84_48', fir_demo_stream/sources/fir.cpp:84) [1055]  (0 ns)
	'add' operation ('add_ln84_50', fir_demo_stream/sources/fir.cpp:84) [1057]  (0.889 ns)
	'xor' operation ('xor_ln84_73', fir_demo_stream/sources/fir.cpp:84) [1092]  (0.401 ns)
	'add' operation ('add_ln84_54', fir_demo_stream/sources/fir.cpp:84) [1103]  (0 ns)
	'add' operation ('add_ln84_56', fir_demo_stream/sources/fir.cpp:84) [1105]  (0.889 ns)
	'xor' operation ('xor_ln84_80', fir_demo_stream/sources/fir.cpp:84) [1139]  (0 ns)
	'xor' operation ('xor_ln84_81', fir_demo_stream/sources/fir.cpp:84) [1140]  (0.401 ns)
	'add' operation ('add_ln84_60', fir_demo_stream/sources/fir.cpp:84) [1151]  (0 ns)
	'add' operation ('add_ln84_62', fir_demo_stream/sources/fir.cpp:84) [1153]  (0.889 ns)
	'xor' operation ('xor_ln84_89', fir_demo_stream/sources/fir.cpp:84) [1188]  (0.401 ns)
	'add' operation ('add_ln84_66', fir_demo_stream/sources/fir.cpp:84) [1199]  (0 ns)
	'add' operation ('add_ln84_68', fir_demo_stream/sources/fir.cpp:84) [1201]  (0.889 ns)
	'xor' operation ('xor_ln84_96', fir_demo_stream/sources/fir.cpp:84) [1235]  (0 ns)
	'xor' operation ('xor_ln84_97', fir_demo_stream/sources/fir.cpp:84) [1236]  (0.401 ns)

 <State 19>: 7.74ns
The critical path consists of the following:
	'add' operation ('add_ln84_72', fir_demo_stream/sources/fir.cpp:84) [1247]  (0 ns)
	'add' operation ('add_ln84_74', fir_demo_stream/sources/fir.cpp:84) [1249]  (0.889 ns)
	'xor' operation ('xor_ln84_104', fir_demo_stream/sources/fir.cpp:84) [1283]  (0 ns)
	'xor' operation ('xor_ln84_105', fir_demo_stream/sources/fir.cpp:84) [1284]  (0.401 ns)
	'add' operation ('add_ln84_78', fir_demo_stream/sources/fir.cpp:84) [1295]  (0 ns)
	'add' operation ('add_ln84_80', fir_demo_stream/sources/fir.cpp:84) [1297]  (0.889 ns)
	'xor' operation ('xor_ln84_113', fir_demo_stream/sources/fir.cpp:84) [1332]  (0.401 ns)
	'add' operation ('add_ln84_84', fir_demo_stream/sources/fir.cpp:84) [1343]  (0 ns)
	'add' operation ('add_ln84_86', fir_demo_stream/sources/fir.cpp:84) [1345]  (0.889 ns)
	'xor' operation ('xor_ln84_120', fir_demo_stream/sources/fir.cpp:84) [1379]  (0 ns)
	'xor' operation ('xor_ln84_121', fir_demo_stream/sources/fir.cpp:84) [1380]  (0.401 ns)
	'add' operation ('add_ln84_90', fir_demo_stream/sources/fir.cpp:84) [1391]  (0 ns)
	'add' operation ('add_ln84_92', fir_demo_stream/sources/fir.cpp:84) [1393]  (0.889 ns)
	'xor' operation ('xor_ln84_128', fir_demo_stream/sources/fir.cpp:84) [1427]  (0 ns)
	'xor' operation ('xor_ln84_129', fir_demo_stream/sources/fir.cpp:84) [1428]  (0.401 ns)
	'add' operation ('add_ln84_96', fir_demo_stream/sources/fir.cpp:84) [1439]  (0 ns)
	'add' operation ('add_ln84_98', fir_demo_stream/sources/fir.cpp:84) [1441]  (0.889 ns)
	'xor' operation ('xor_ln84_136', fir_demo_stream/sources/fir.cpp:84) [1475]  (0 ns)
	'xor' operation ('xor_ln84_137', fir_demo_stream/sources/fir.cpp:84) [1476]  (0.401 ns)
	'add' operation ('add_ln84_102', fir_demo_stream/sources/fir.cpp:84) [1487]  (0 ns)
	'add' operation ('add_ln84_104', fir_demo_stream/sources/fir.cpp:84) [1489]  (0.889 ns)
	'xor' operation ('xor_ln84_144', fir_demo_stream/sources/fir.cpp:84) [1523]  (0 ns)
	'xor' operation ('xor_ln84_145', fir_demo_stream/sources/fir.cpp:84) [1524]  (0.401 ns)

 <State 20>: 8.54ns
The critical path consists of the following:
	'add' operation ('add_ln84_109', fir_demo_stream/sources/fir.cpp:84) [1536]  (1.2 ns)
	'add' operation ('add_ln84_110', fir_demo_stream/sources/fir.cpp:84) [1537]  (0.889 ns)
	'xor' operation ('xor_ln84_152', fir_demo_stream/sources/fir.cpp:84) [1571]  (0 ns)
	'xor' operation ('xor_ln84_153', fir_demo_stream/sources/fir.cpp:84) [1572]  (0.401 ns)
	'add' operation ('add_ln84_114', fir_demo_stream/sources/fir.cpp:84) [1583]  (0 ns)
	'add' operation ('add_ln84_116', fir_demo_stream/sources/fir.cpp:84) [1585]  (0.889 ns)
	'xor' operation ('xor_ln84_161', fir_demo_stream/sources/fir.cpp:84) [1620]  (0.401 ns)
	'add' operation ('add_ln84_120', fir_demo_stream/sources/fir.cpp:84) [1631]  (0 ns)
	'add' operation ('add_ln84_122', fir_demo_stream/sources/fir.cpp:84) [1633]  (0.889 ns)
	'xor' operation ('xor_ln84_168', fir_demo_stream/sources/fir.cpp:84) [1667]  (0 ns)
	'xor' operation ('xor_ln84_169', fir_demo_stream/sources/fir.cpp:84) [1668]  (0.401 ns)
	'add' operation ('add_ln84_126', fir_demo_stream/sources/fir.cpp:84) [1679]  (0 ns)
	'add' operation ('add_ln84_128', fir_demo_stream/sources/fir.cpp:84) [1681]  (0.889 ns)
	'xor' operation ('xor_ln84_177', fir_demo_stream/sources/fir.cpp:84) [1716]  (0.401 ns)
	'add' operation ('add_ln84_132', fir_demo_stream/sources/fir.cpp:84) [1727]  (0 ns)
	'add' operation ('add_ln84_134', fir_demo_stream/sources/fir.cpp:84) [1729]  (0.889 ns)
	'xor' operation ('xor_ln84_185', fir_demo_stream/sources/fir.cpp:84) [1764]  (0.401 ns)
	'add' operation ('add_ln84_138', fir_demo_stream/sources/fir.cpp:84) [1775]  (0 ns)
	'add' operation ('add_ln84_140', fir_demo_stream/sources/fir.cpp:84) [1777]  (0.889 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_56', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1106]  (1.35 ns)

 <State 22>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_62', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1154]  (1.35 ns)

 <State 23>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_68', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1202]  (1.35 ns)

 <State 24>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_74', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1250]  (1.35 ns)

 <State 25>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_80', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1298]  (1.35 ns)

 <State 26>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_86', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1346]  (1.35 ns)

 <State 27>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_92', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1394]  (1.35 ns)

 <State 28>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_98', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1442]  (1.35 ns)

 <State 29>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_104', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1490]  (1.35 ns)

 <State 30>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_110', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1538]  (1.35 ns)

 <State 31>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_116', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1586]  (1.35 ns)

 <State 32>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_122', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1634]  (1.35 ns)

 <State 33>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_128', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1682]  (1.35 ns)

 <State 34>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_134', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1730]  (1.35 ns)

 <State 35>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln84', fir_demo_stream/sources/fir.cpp:84) of variable 'add_ln84_140', fir_demo_stream/sources/fir.cpp:84 on array 'm', fir_demo_stream/sources/fir.cpp:79 [1778]  (1.35 ns)

 <State 36>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fir_demo_stream/sources/fir.cpp:95) [1813]  (0 ns)
	'getelementptr' operation ('K_addr', fir_demo_stream/sources/fir.cpp:96) [1838]  (0 ns)
	'load' operation ('K_load', fir_demo_stream/sources/fir.cpp:96) on array 'K' [1839]  (1.35 ns)

 <State 37>: 3.44ns
The critical path consists of the following:
	'load' operation ('K_load', fir_demo_stream/sources/fir.cpp:96) on array 'K' [1839]  (1.35 ns)
	'add' operation ('add_ln96', fir_demo_stream/sources/fir.cpp:96) [1842]  (0 ns)
	'add' operation ('t1', fir_demo_stream/sources/fir.cpp:96) [1845]  (0.889 ns)
	'add' operation ('e', fir_demo_stream/sources/fir.cpp:101) [1861]  (1.2 ns)

 <State 38>: 1.2ns
The critical path consists of the following:
	'add' operation ('state[0]', fir_demo_stream/sources/fir.cpp:108) [1867]  (1.2 ns)

 <State 39>: 7.88ns
The critical path consists of the following:
	'xor' operation ('xor_ln150_11', fir_demo_stream/sources/fir.cpp:150) [1942]  (0.401 ns)
	'add' operation ('add_ln150_4', fir_demo_stream/sources/fir.cpp:150) [1943]  (0 ns)
	'add' operation ('m[19]', fir_demo_stream/sources/fir.cpp:150) [1944]  (0.889 ns)
	'xor' operation ('xor_ln150_17', fir_demo_stream/sources/fir.cpp:150) [1976]  (0.401 ns)
	'add' operation ('m[21]', fir_demo_stream/sources/fir.cpp:150) [1988]  (0.889 ns)
	'xor' operation ('xor_ln150_25', fir_demo_stream/sources/fir.cpp:150) [2021]  (0.401 ns)
	'add' operation ('add_ln150_13', fir_demo_stream/sources/fir.cpp:150) [2022]  (0 ns)
	'add' operation ('m[23]', fir_demo_stream/sources/fir.cpp:150) [2024]  (0.889 ns)
	'xor' operation ('xor_ln150_29', fir_demo_stream/sources/fir.cpp:150) [2045]  (0 ns)
	'xor' operation ('xor_ln150_30', fir_demo_stream/sources/fir.cpp:150) [2046]  (0 ns)
	'add' operation ('m[25]', fir_demo_stream/sources/fir.cpp:150) [2047]  (1.2 ns)
	'xor' operation ('xor_ln150_34', fir_demo_stream/sources/fir.cpp:150) [2068]  (0 ns)
	'add' operation ('m[27]', fir_demo_stream/sources/fir.cpp:150) [2069]  (1.2 ns)
	'xor' operation ('xor_ln150_38', fir_demo_stream/sources/fir.cpp:150) [2090]  (0 ns)
	'add' operation ('m[29]', fir_demo_stream/sources/fir.cpp:150) [2091]  (1.2 ns)
	'xor' operation ('xor_ln150_42', fir_demo_stream/sources/fir.cpp:150) [2113]  (0.401 ns)

 <State 40>: 8.37ns
The critical path consists of the following:
	'xor' operation ('m[24]', fir_demo_stream/sources/fir.cpp:150) [2036]  (0.401 ns)
	'xor' operation ('xor_ln150_31', fir_demo_stream/sources/fir.cpp:150) [2056]  (0 ns)
	'xor' operation ('xor_ln150_32', fir_demo_stream/sources/fir.cpp:150) [2057]  (0 ns)
	'add' operation ('m[26]', fir_demo_stream/sources/fir.cpp:150) [2058]  (1.2 ns)
	'xor' operation ('xor_ln150_36', fir_demo_stream/sources/fir.cpp:150) [2079]  (0 ns)
	'add' operation ('m[28]', fir_demo_stream/sources/fir.cpp:150) [2080]  (1.2 ns)
	'xor' operation ('xor_ln150_40', fir_demo_stream/sources/fir.cpp:150) [2101]  (0.401 ns)
	'add' operation ('add_ln150_22', fir_demo_stream/sources/fir.cpp:150) [2102]  (0 ns)
	'add' operation ('m[30]', fir_demo_stream/sources/fir.cpp:150) [2103]  (0.889 ns)
	'xor' operation ('xor_ln150_46', fir_demo_stream/sources/fir.cpp:150) [2136]  (0.401 ns)
	'add' operation ('add_ln150_27', fir_demo_stream/sources/fir.cpp:150) [2147]  (0 ns)
	'add' operation ('m[32]', fir_demo_stream/sources/fir.cpp:150) [2149]  (0.889 ns)
	'xor' operation ('xor_ln150_54', fir_demo_stream/sources/fir.cpp:150) [2182]  (0.401 ns)
	'add' operation ('add_ln150_33', fir_demo_stream/sources/fir.cpp:150) [2193]  (0 ns)
	'add' operation ('m[34]', fir_demo_stream/sources/fir.cpp:150) [2195]  (0.889 ns)
	'xor' operation ('xor_ln150_62', fir_demo_stream/sources/fir.cpp:150) [2228]  (0.401 ns)
	'add' operation ('add_ln150_39', fir_demo_stream/sources/fir.cpp:150) [2239]  (0 ns)
	'add' operation ('m[36]', fir_demo_stream/sources/fir.cpp:150) [2241]  (0.889 ns)
	'xor' operation ('xor_ln150_69', fir_demo_stream/sources/fir.cpp:150) [2273]  (0 ns)
	'xor' operation ('xor_ln150_70', fir_demo_stream/sources/fir.cpp:150) [2274]  (0.401 ns)

 <State 41>: 8.54ns
The critical path consists of the following:
	'add' operation ('add_ln150_45', fir_demo_stream/sources/fir.cpp:150) [2285]  (0 ns)
	'add' operation ('m[38]', fir_demo_stream/sources/fir.cpp:150) [2287]  (0.889 ns)
	'xor' operation ('xor_ln150_78', fir_demo_stream/sources/fir.cpp:150) [2320]  (0.401 ns)
	'add' operation ('add_ln150_51', fir_demo_stream/sources/fir.cpp:150) [2331]  (0 ns)
	'add' operation ('m[40]', fir_demo_stream/sources/fir.cpp:150) [2333]  (0.889 ns)
	'xor' operation ('xor_ln150_85', fir_demo_stream/sources/fir.cpp:150) [2365]  (0 ns)
	'xor' operation ('xor_ln150_86', fir_demo_stream/sources/fir.cpp:150) [2366]  (0.401 ns)
	'add' operation ('add_ln150_57', fir_demo_stream/sources/fir.cpp:150) [2377]  (0 ns)
	'add' operation ('m[42]', fir_demo_stream/sources/fir.cpp:150) [2379]  (0.889 ns)
	'xor' operation ('xor_ln150_93', fir_demo_stream/sources/fir.cpp:150) [2411]  (0 ns)
	'xor' operation ('xor_ln150_94', fir_demo_stream/sources/fir.cpp:150) [2412]  (0.401 ns)
	'add' operation ('add_ln150_63', fir_demo_stream/sources/fir.cpp:150) [2423]  (0 ns)
	'add' operation ('m[44]', fir_demo_stream/sources/fir.cpp:150) [2425]  (0.889 ns)
	'xor' operation ('xor_ln150_101', fir_demo_stream/sources/fir.cpp:150) [2457]  (0 ns)
	'xor' operation ('xor_ln150_102', fir_demo_stream/sources/fir.cpp:150) [2458]  (0.401 ns)
	'add' operation ('add_ln150_69', fir_demo_stream/sources/fir.cpp:150) [2469]  (0 ns)
	'add' operation ('m[46]', fir_demo_stream/sources/fir.cpp:150) [2471]  (0.889 ns)
	'xor' operation ('xor_ln150_110', fir_demo_stream/sources/fir.cpp:150) [2504]  (0.401 ns)
	'add' operation ('add_ln150_75', fir_demo_stream/sources/fir.cpp:150) [2515]  (0 ns)
	'add' operation ('m[48]', fir_demo_stream/sources/fir.cpp:150) [2517]  (0.889 ns)
	'xor' operation ('xor_ln150_172', fir_demo_stream/sources/fir.cpp:150) [2859]  (0 ns)
	'add' operation ('add_ln150_121', fir_demo_stream/sources/fir.cpp:150) [2861]  (1.2 ns)

 <State 42>: 8.63ns
The critical path consists of the following:
	'add' operation ('add_ln150_81', fir_demo_stream/sources/fir.cpp:150) [2561]  (0 ns)
	'add' operation ('m[50]', fir_demo_stream/sources/fir.cpp:150) [2563]  (0.889 ns)
	'xor' operation ('xor_ln150_125', fir_demo_stream/sources/fir.cpp:150) [2595]  (0 ns)
	'xor' operation ('xor_ln150_126', fir_demo_stream/sources/fir.cpp:150) [2596]  (0.401 ns)
	'add' operation ('add_ln150_87', fir_demo_stream/sources/fir.cpp:150) [2607]  (0 ns)
	'add' operation ('m[52]', fir_demo_stream/sources/fir.cpp:150) [2609]  (0.889 ns)
	'xor' operation ('xor_ln150_133', fir_demo_stream/sources/fir.cpp:150) [2641]  (0 ns)
	'xor' operation ('xor_ln150_134', fir_demo_stream/sources/fir.cpp:150) [2642]  (0.401 ns)
	'add' operation ('add_ln150_93', fir_demo_stream/sources/fir.cpp:150) [2653]  (0 ns)
	'add' operation ('m[54]', fir_demo_stream/sources/fir.cpp:150) [2655]  (0.889 ns)
	'xor' operation ('xor_ln150_142', fir_demo_stream/sources/fir.cpp:150) [2688]  (0.401 ns)
	'add' operation ('add_ln150_99', fir_demo_stream/sources/fir.cpp:150) [2699]  (0 ns)
	'add' operation ('m[56]', fir_demo_stream/sources/fir.cpp:150) [2701]  (0.889 ns)
	'xor' operation ('xor_ln150_149', fir_demo_stream/sources/fir.cpp:150) [2733]  (0 ns)
	'xor' operation ('xor_ln150_150', fir_demo_stream/sources/fir.cpp:150) [2734]  (0.401 ns)
	'add' operation ('add_ln150_105', fir_demo_stream/sources/fir.cpp:150) [2745]  (0 ns)
	'add' operation ('m[58]', fir_demo_stream/sources/fir.cpp:150) [2747]  (0.889 ns)
	'xor' operation ('xor_ln150_157', fir_demo_stream/sources/fir.cpp:150) [2779]  (0 ns)
	'xor' operation ('xor_ln150_158', fir_demo_stream/sources/fir.cpp:150) [2780]  (0.401 ns)
	'add' operation ('add_ln150_111', fir_demo_stream/sources/fir.cpp:150) [2791]  (0 ns)
	'add' operation ('m[60]', fir_demo_stream/sources/fir.cpp:150) [2793]  (0.889 ns)
	'xor' operation ('xor_ln150_165', fir_demo_stream/sources/fir.cpp:150) [2825]  (0 ns)
	'xor' operation ('xor_ln150_166', fir_demo_stream/sources/fir.cpp:150) [2826]  (0.401 ns)
	'add' operation ('add_ln150_117', fir_demo_stream/sources/fir.cpp:150) [2837]  (0 ns)
	'add' operation ('m[62]', fir_demo_stream/sources/fir.cpp:150) [2839]  (0.889 ns)

 <State 43>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fir_demo_stream/sources/fir.cpp:161) [2873]  (0 ns)
	'getelementptr' operation ('K_addr_1', fir_demo_stream/sources/fir.cpp:162) [2898]  (0 ns)
	'load' operation ('K_load_1', fir_demo_stream/sources/fir.cpp:162) on array 'K' [2899]  (1.35 ns)

 <State 44>: 3.44ns
The critical path consists of the following:
	'load' operation ('K_load_1', fir_demo_stream/sources/fir.cpp:162) on array 'K' [2899]  (1.35 ns)
	'add' operation ('add_ln162', fir_demo_stream/sources/fir.cpp:162) [2902]  (0 ns)
	'add' operation ('t1', fir_demo_stream/sources/fir.cpp:162) [2905]  (0.889 ns)
	'add' operation ('e', fir_demo_stream/sources/fir.cpp:167) [2921]  (1.2 ns)

 <State 45>: 1.2ns
The critical path consists of the following:
	'add' operation ('state[0]', fir_demo_stream/sources/fir.cpp:174) [2927]  (1.2 ns)

 <State 46>: 2.91ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fir_demo_stream/sources/fir.cpp:185) [2938]  (0 ns)
	'icmp' operation ('icmp_ln392', fir_demo_stream/sources/fir.cpp:186) [2949]  (0.856 ns)
	'select' operation ('select_ln392_2', fir_demo_stream/sources/fir.cpp:186) [2955]  (0 ns)
	'shl' operation ('shl_ln392', fir_demo_stream/sources/fir.cpp:186) [2960]  (1.45 ns)
	'select' operation ('select_ln392_3', fir_demo_stream/sources/fir.cpp:186) [2962]  (0 ns)
	'and' operation ('and_ln392_2', fir_demo_stream/sources/fir.cpp:186) [2968]  (0 ns)
	'or' operation ('__Result__', fir_demo_stream/sources/fir.cpp:186) [2969]  (0.595 ns)

 <State 47>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
