Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_elab.v -l t_assert_elab.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_assert_elab.v:8:13: Bad relative location: Child: 12, RefTypespec,  Parent: 6, Function, checkParameter.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_for0.v -l t_gen_for0.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_if_blk.v -l t_param_if_blk.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_genx_bad.v -l t_case_genx_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_realcvt_bad.v -l t_lint_realcvt_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_pull2_bad.v -l t_tri_pull2_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_typedef_circ_bad.v -l t_typedef_circ_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_bad_width.v -l t_func_bad_width.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_bad_width.v:16:13: Bad relative location: Child: 12, RefTypespec,  Parent: 6, Function, MUX.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen6.v -l t_interface_gen6.v.log
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_inp_init.v -l t_clk_inp_init.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_under.v -l t_func_under.v.log
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_under.v Missing location information: 9, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_mem_attr.v -l t_param_mem_attr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_msvc_64.v -l t_math_msvc_64.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_msvc_64.v:64:10: Bad relative location: Child: 30, RefTypespec,  Parent: 29, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_msvc_64.v:66:11: Bad relative location: Child: 33, RefTypespec,  Parent: 32, LogicNet, line0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_msvc_64.v:67:11: Bad relative location: Child: 36, RefTypespec,  Parent: 35, LogicNet, line1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_msvc_64.v:68:11: Bad relative location: Child: 39, RefTypespec,  Parent: 38, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_ena.v -l t_trace_ena.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_cellarray.v -l t_cellarray.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_real_param.v -l t_real_param.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_reverse.v -l t_math_reverse.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_readmem.v -l t_sys_readmem.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_pkg_colon_bad.v -l t_lint_pkg_colon_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pkg_colon_bad.v:7:14: Syntax error: mismatched input '::' expecting ';',
   reg mispkgb::bar_t b;
              ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pkg_colon_bad.v:7:14:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_wild.v -l t_case_wild.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_wild.v:64:6: Syntax error: mismatched input 'endcase' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', INTEGRAL_NUMBER, REAL_NUMBER, QUOTED_STRING, 'default', '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'matches', 'tagged', ''', 'inside', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', ESCAPED_IDENTIFIER, '~', '^', '~^', SIMPLE_IDENTIFIER},
      endcase
      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_case_wild.v:64:6:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_in_assign.v -l t_var_in_assign.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_in_assign.v:49:13: Bad relative location: Child: 23, RefTypespec,  Parent: 20, Function, assignin.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_huge_sub.v -l t_case_huge_sub.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge_sub.v:13:10: Bad relative location: Child: 3089, RefTypespec,  Parent: 3088, LogicNet, index.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge_sub.v:14:11: Bad relative location: Child: 3095, RefTypespec,  Parent: 3094, LogicNet, outa.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge_sub.v:15:11: Bad relative location: Child: 3101, RefTypespec,  Parent: 3100, LogicNet, outb.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_incabspath.v -l t_lint_incabspath.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_latchgate.v -l t_clk_latchgate.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_latchgate.v:107:10: Bad relative location: Child: 225, RefTypespec,  Parent: 224, LogicNet, d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_latchgate.v:108:11: Bad relative location: Child: 233, RefTypespec,  Parent: 232, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_latchgate.v:126:10: Bad relative location: Child: 182, RefTypespec,  Parent: 181, LogicNet, d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_latchgate.v:127:11: Bad relative location: Child: 190, RefTypespec,  Parent: 189, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_latchgate.v:146:10: Bad relative location: Child: 124, RefTypespec,  Parent: 123, LogicNet, dvld.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_latchgate.v:147:10: Bad relative location: Child: 130, RefTypespec,  Parent: 129, LogicNet, ff_en_e1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_latchgate.v:149:11: Bad relative location: Child: 136, RefTypespec,  Parent: 135, LogicNet, ff_en_vld.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_latchgate.v:150:11: Bad relative location: Child: 142, RefTypespec,  Parent: 141, LogicNet, entry_vld.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_wireloop.v -l t_order_wireloop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_slice.v -l t_mem_slice.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_const.v -l t_math_const.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_real.v -l t_math_real.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_libinc.v -l t_flag_libinc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_query.v -l t_array_query.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_public.v -l t_func_public.v.log
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_public.v Missing location information: 184, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_public.v:194:13: Bad relative location: Child: 197, RefTypespec,  Parent: 86, Function, publicGetSetLong.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_public.v:203:13: Bad relative location: Child: 215, RefTypespec,  Parent: 88, Function, publicGetSetQuad.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_public.v:212:13: Bad relative location: Child: 233, RefTypespec,  Parent: 90, Function, publicGetSetWide.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_errorlimit_bad.v -l t_flag_errorlimit_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_div0.v -l t_math_div0.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_div0.v:2:11: Bad relative location: Child: 28, RefTypespec,  Parent: 27, LogicNet, y.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_skipidentical.v -l t_flag_skipidentical.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_once_bad.v -l t_lint_once_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_imm2.v -l t_math_imm2.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm2.v:19:11: Bad relative location: Child: 71, RefTypespec,  Parent: 70, LogicNet, LowMaskSel_Top.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm2.v:23:11: Bad relative location: Child: 101, RefTypespec,  Parent: 100, LogicNet, LowLogicImm.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm2.v:19:11: Bad relative location: Child: 77, RefTypespec,  Parent: 76, LogicNet, HighMaskSel_Top.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm2.v:23:11: Bad relative location: Child: 107, RefTypespec,  Parent: 106, LogicNet, HighLogicImm.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm2.v:20:10: Bad relative location: Child: 83, RefTypespec,  Parent: 82, LogicNet, LowMaskSel_Bot.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm2.v:20:10: Bad relative location: Child: 89, RefTypespec,  Parent: 88, LogicNet, HighMaskSel_Bot.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm2.v:21:11: Bad relative location: Child: 95, RefTypespec,  Parent: 94, LogicNet, LogicImm.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_ifbegin.v -l t_tri_ifbegin.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_blocking.v -l t_blocking.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_dup_bad.v -l t_var_dup_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_dup_bad.v:65:3: Syntax error: extraneous input 'output' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   output bad_reout_port;
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_var_dup_bad.v:65:3:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_dup_bad.v:65:24: Syntax error: no viable alternative at input 'bad_reout_port;',
   output bad_reout_port;
                        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_var_dup_bad.v:65:24:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const_bad.v -l t_func_const_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_bad.v:12:13: Bad relative location: Child: 25, RefTypespec,  Parent: 6, Function, f_bad_output.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_bad.v:21:13: Bad relative location: Child: 40, RefTypespec,  Parent: 8, Function, f_bad_dotted.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_bad.v:28:13: Bad relative location: Child: 53, RefTypespec,  Parent: 10, Function, f_bad_nonparam.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_bad.v:36:13: Bad relative location: Child: 64, RefTypespec,  Parent: 12, Function, f_bad_infinite.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_bad.v:44:13: Bad relative location: Child: 78, RefTypespec,  Parent: 14, Function, f_bad_stop.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_bad.v:50:13: Bad relative location: Child: 88, RefTypespec,  Parent: 16, Function, f_bad_fatal.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_sel.v -l t_param_sel.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_sel.v:90:10: Bad relative location: Child: 54, RefTypespec,  Parent: 53, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_sel.v:91:11: Bad relative location: Child: 60, RefTypespec,  Parent: 59, LogicNet, out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_sel.v:72:10: Bad relative location: Child: 39, RefTypespec,  Parent: 38, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_sel.v:73:11: Bad relative location: Child: 45, RefTypespec,  Parent: 44, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_twod.v -l t_interface_twod.v.log
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_twod.v:40:17: Port "isubb" definition missing its direction (input, output, inout).
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_twod.v:8:22: Parented to neither scope nor design: 99, IODecl, value.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_twod.v:9:21: Parented to neither scope nor design: 100, IODecl, value.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, ifc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_defaults.v -l t_func_defaults.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_defaults.v:13:20: Bad relative location: Child: 27, RefTypespec,  Parent: 21, Function, foo.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_defaults.v:9:20: Bad relative location: Child: 18, RefTypespec,  Parent: 15, Function, calc_y.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_recurse2_bad.v -l t_inst_recurse2_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_array.v -l t_interface_array.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_array.v:10:14: Parented to neither scope nor design: 208, IODecl, a.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_array.v:14:13: Parented to neither scope nor design: 207, IODecl, a.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, foo_intf.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_array.v:18:10: Bad relative location: Child: 13, RefTypespec,  Parent: 10, Function, identity.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_rnd.v -l t_rnd.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -elabuhdm -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_slice_conc_bad.v -l t_mem_slice_conc_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_openfirst.v -l t_dpi_openfirst.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_openfirst.v:19:28: Bad relative location: Child: 13, RefTypespec,  Parent: 10, FunctionDecl, dpii_failure.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_openfirst.v:20:55: Parented to neither scope nor design: 16, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_openfirst.v:20:72: Parented to neither scope nor design: 27, IODecl, o.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_names.v -l t_flag_names.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_const.v -l t_var_const.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed6.v -l t_math_signed6.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_signed6.v:6:39: Bad relative location: Child: 153, LogicNet, s Parent: 12, Begin, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_signed6.v:6:39: Bad relative location: Child: 154, LogicNet, u Parent: 12, Begin, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_sformat.v -l t_sys_sformat.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_sformat.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_upscope.v -l t_gen_upscope.v.log
[ERR:IG0801] Missing location information: 159, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 159, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bound2.v -l t_select_bound2.v.log
[ERR:IG0801] Missing location information: 16, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 16, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_bound2.v:76:10: Bad relative location: Child: 79, RefTypespec,  Parent: 78, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_bound2.v:77:11: Bad relative location: Child: 82, RefTypespec,  Parent: 81, LogicNet, out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_bound2.v:78:11: Bad relative location: Child: 85, RefTypespec,  Parent: 84, LogicNet, mask.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_multi_io3.v -l t_mem_multi_io3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_pindup_bad.v -l t_lint_pindup_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:14:7: Syntax error: no viable alternative at input 'sub\n     #(,',
     #(,  // Not found
       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:14:7:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:15:15: Syntax error: no viable alternative at input '(1',
       .NEXIST(1),  // Not found
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:15:15:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:16:10: Syntax error: no viable alternative at input '(2',
       .P(2),
          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:16:10:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:17:10: Syntax error: no viable alternative at input '(3',
       .P(3))  // Dup
          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:17:10:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:18:8: Syntax error: no viable alternative at input '(.',
   sub (.o(o),
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:18:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:18:12: Syntax error: extraneous input ')' expecting ',',
   sub (.o(o),
            ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:18:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:19:8: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', INTEGRAL_NUMBER, REAL_NUMBER, QUOTED_STRING, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', ESCAPED_IDENTIFIER, '~', '^', '~^', SIMPLE_IDENTIFIER},
        .i(i),
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:19:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:20:8: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', INTEGRAL_NUMBER, REAL_NUMBER, QUOTED_STRING, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', ESCAPED_IDENTIFIER, '~', '^', '~^', SIMPLE_IDENTIFIER},
        .i(i2),  // Dup
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:20:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:21:8: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', INTEGRAL_NUMBER, REAL_NUMBER, QUOTED_STRING, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', ESCAPED_IDENTIFIER, '~', '^', '~^', SIMPLE_IDENTIFIER},
        .nexist(i2)  // Not found
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:21:8:.
[  FATAL] : 0
[ SYNTAX] : 9
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_comboclkloop.v -l t_order_comboclkloop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_public.v -l t_trace_public.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_const_part.v -l t_param_const_part.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_const_part.v:7:13: Bad relative location: Child: 11, RefTypespec,  Parent: 6, Function, bottom_4bits.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_const_part.v:13:13: Bad relative location: Child: 30, RefTypespec,  Parent: 8, Function, bottom_2_unknown.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unroll_genf.v -l t_unroll_genf.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unroll_genf.v:10:10: Bad relative location: Child: 12, RefTypespec,  Parent: 9, Function, cdiv.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_type_pins.v -l t_enum_type_pins.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_typedef_array.v -l t_typedef_array.v.log
[ERR:IG0804] Missing/invalid file: 51, RefTypespec, logic_alias_t.
[ERR:IG0804] Missing/invalid file: 58, RefTypespec, logic_alias_t.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_public.v -l t_param_public.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_star.v -l t_interface_star.v.log
[ERR:IG0810] Invalid location: 8, InterfaceTypespec, counter_io.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_lib.v -l t_pp_lib.v.log
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib.v:9:4: Unbound: 10, RefModule, n1.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_display.v -l t_dpi_display.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_display.v:11:4: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_display.v:11:39: Syntax error: no viable alternative at input 'module t ();\n\n\n   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls and sformat conversion."',
   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls and sformat conversion."
                                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_display.v:11:39:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_display.v:11:39: Syntax error: mismatched input '"Only Verilator supports PLI-ish DPI calls and sformat conversion."' expecting <EOF>,
   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls and sformat conversion."
                                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_display.v:11:39:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_display.v:11: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_dimport.v -l t_package_dimport.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_package_dimport.v:7:23: Bad relative location: Child: 18, RefTypespec,  Parent: 11, Function, max.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_package_dimport.v:13:23: Bad relative location: Child: 34, RefTypespec,  Parent: 13, Function, log2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_package_dimport.v:20:23: Bad relative location: Child: 62, RefTypespec,  Parent: 15, Function, ceil_log2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen.v -l t_interface_gen.v.log
[ERR:CP0313] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_gen.v:77:15: Illegal modport in generate statement.
[ERR:CP0313] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_gen.v:82:15: Illegal modport in generate statement.
[ERR:IG0810] Invalid location: 11, InterfaceTypespec, ifc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_gater.v -l t_clk_gater.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_gater.v:78:10: Bad relative location: Child: 135, RefTypespec,  Parent: 134, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_gater.v:79:11: Bad relative location: Child: 141, RefTypespec,  Parent: 140, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_type.v -l t_param_type.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_combdly.v -l t_alw_combdly.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_param2.v -l t_interface_param2.v.log
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:48:22: Port "b" definition missing its direction (input, output, inout).
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:37:22: Port "a" definition missing its direction (input, output, inout).
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:24:25: Parented to neither scope nor design: 159, IODecl, req.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:24:30: Parented to neither scope nor design: 160, IODecl, addr.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:24:36: Parented to neither scope nor design: 161, IODecl, clk.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:25:26: Parented to neither scope nor design: 162, IODecl, gnt.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:26:26: Parented to neither scope nor design: 163, IODecl, data.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:28:25: Parented to neither scope nor design: 154, IODecl, gnt.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:28:30: Parented to neither scope nor design: 155, IODecl, clk.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:29:26: Parented to neither scope nor design: 156, IODecl, req.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:29:31: Parented to neither scope nor design: 157, IODecl, addr.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:30:26: Parented to neither scope nor design: 158, IODecl, data.
[ERR:IG0810] Invalid location: 8, InterfaceTypespec, simple_bus.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 11
[WARNING] : 2
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_shortcircuit.v -l t_dpi_shortcircuit.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit.v:21:28: Bad relative location: Child: 9, RefTypespec,  Parent: 6, FunctionDecl, dpii_clear.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit.v:22:28: Bad relative location: Child: 13, RefTypespec,  Parent: 10, FunctionDecl, dpii_count.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit.v:22:54: Parented to neither scope nor design: 14, IODecl, ctr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit.v:23:28: Bad relative location: Child: 20, RefTypespec,  Parent: 17, FunctionDecl, dpii_inc0.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit.v:23:54: Parented to neither scope nor design: 21, IODecl, ctr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit.v:24:28: Bad relative location: Child: 27, RefTypespec,  Parent: 24, FunctionDecl, dpii_inc1.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit.v:24:54: Parented to neither scope nor design: 28, IODecl, ctr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit.v:25:28: Bad relative location: Child: 34, RefTypespec,  Parent: 31, FunctionDecl, dpii_incx.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit.v:25:54: Parented to neither scope nor design: 35, IODecl, ctr.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit.v:25:69: Parented to neither scope nor design: 38, IODecl, value.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 10
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_lsb.v -l t_gen_lsb.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inside_wild.v -l t_inside_wild.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inside_wild.v:75:10: Bad relative location: Child: 24, RefTypespec,  Parent: 23, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inside_wild.v:77:11: Bad relative location: Child: 27, RefTypespec,  Parent: 26, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_slice_init.v -l t_slice_init.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_slice_init.v:12:10: Bad relative location: Child: 189, RefTypespec,  Parent: 188, LogicNet, d0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_slice_init.v:12:10: Bad relative location: Child: 195, RefTypespec,  Parent: 194, LogicNet, d1.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_parameter_access.v -l t_interface_parameter_access.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_parameter_access.v:19:13: Bad relative location: Child: 57, RefTypespec,  Parent: 49, Function, getFoo.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_parameter_access.v:16:16: Parented to neither scope nor design: 143, IODecl, data.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, test_if.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_parameter_access.v:25:10: Bad relative location: Child: 16, RefTypespec,  Parent: 13, Function, identity.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_export.v -l t_package_export.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_eq.v -l t_math_eq.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_eq.v:73:11: Bad relative location: Child: 49, RefTypespec,  Parent: 48, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_eq.v:74:11: Bad relative location: Child: 55, RefTypespec,  Parent: 54, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_width_genfor_bad.v -l t_lint_width_genfor_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_width_genfor_bad.v:15:11: Bad relative location: Child: 61, RefTypespec,  Parent: 60, LogicNet, rg.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_width_genfor_bad.v:17:11: Bad relative location: Child: 67, RefTypespec,  Parent: 66, LogicNet, rp.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_width_genfor_bad.v:19:11: Bad relative location: Child: 70, RefTypespec,  Parent: 69, LogicNet, rw.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_width_genfor_bad.v:14:11: Bad relative location: Child: 58, RefTypespec,  Parent: 57, LogicNet, rc.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_width_genfor_bad.v:16:11: Bad relative location: Child: 64, RefTypespec,  Parent: 63, LogicNet, ri.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen9.v -l t_interface_gen9.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_public.v -l t_tri_public.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_public.v:58:10: Bad relative location: Child: 32, RefTypespec,  Parent: 31, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_public.v:63:11: Bad relative location: Child: 41, RefTypespec,  Parent: 40, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_public.v:16:11: Bad relative location: Child: 85, RefTypespec,  Parent: 84, LogicNet, out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_public.v:19:10: Bad relative location: Child: 91, RefTypespec,  Parent: 90, LogicNet, data.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_name3.v -l t_enum_name3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_cover_sva_notflat.v -l t_cover_sva_notflat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_string.v -l t_string.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_reloop_cam.v -l t_reloop_cam.v.log
[ERR:IG0804] Missing/invalid file: 271, RefTypespec, entry_t.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_gen.v -l t_func_gen.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_sv.v -l t_inst_sv.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_numones.v -l t_func_numones.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_numones.v:17:13: Bad relative location: Child: 14, RefTypespec,  Parent: 6, Function, NUMONES_8.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_numones.v:25:13: Bad relative location: Child: 33, RefTypespec,  Parent: 8, Function, NUMONES_16.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_pat_width.v -l t_struct_pat_width.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_multitop1s.v -l t_multitop1s.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_nest.v -l t_interface_nest.v.log
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, if1.
[ERR:IG0810] Invalid location: 9, InterfaceTypespec, if2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_array_bufif.v -l t_tri_array_bufif.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_array3.v -l t_param_array3.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_array3.v:10:13: Bad relative location: Child: 31, RefTypespec, calc_sums_t Parent: 6, Function, calc_sums.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_hierarchy_unnamed.v -l t_hierarchy_unnamed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_name_bad.v -l t_dpi_name_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_name_bad.v:11:28: Bad relative location: Child: 9, RefTypespec,  Parent: 6, FunctionDecl, badly.named.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_name_bad.v:11:54: Parented to neither scope nor design: 10, IODecl, i.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_type_methods.v -l t_array_type_methods.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_language.v -l t_flag_language.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_language.v:10:11: Syntax error: no viable alternative at input 'module t (/*AUTOARG*/);\n\n   // See also t_preproc_kwd.v\n\n   integer bit',
   integer bit; initial bit = 1;
           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_language.v:10:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_language.v:10:11: Syntax error: mismatched input 'bit' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   integer bit; initial bit = 1;
           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_language.v:10:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_language.v:10:16: Syntax error: mismatched input 'initial' expecting <EOF>,
   integer bit; initial bit = 1;
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_language.v:10:16:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dedupe_clk_gate.v -l t_dedupe_clk_gate.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_modport_bad.v -l t_interface_modport_bad.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport_bad.v:8:32: Parented to neither scope nor design: 30, IODecl, ok.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, ifc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_for.v -l t_gen_for.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_for.v:145:11: Bad relative location: Child: 76, RefTypespec,  Parent: 75, LogicNet, a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_for.v:146:11: Bad relative location: Child: 84, RefTypespec,  Parent: 83, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_for.v:62:11: Bad relative location: Child: 170, RefTypespec,  Parent: 169, LogicNet, out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_for.v:61:10: Bad relative location: Child: 164, RefTypespec,  Parent: 163, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_for.v:82:10: Bad relative location: Child: 318, RefTypespec,  Parent: 317, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_for.v:83:11: Bad relative location: Child: 326, RefTypespec,  Parent: 325, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_return.v -l t_func_return.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_return.v:59:13: Bad relative location: Child: 28, RefTypespec, wb_ind_t Parent: 26, Function, line_wb_ind.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_unsup.v -l t_gate_unsup.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_for1.v -l t_gen_for1.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_for1.v:72:11: Bad relative location: Child: 94, RefTypespec,  Parent: 93, LogicNet, w.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_reorder.v -l t_alw_reorder.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_elim.v -l t_gate_elim.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_top_bad.v -l t_interface_top_bad.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_top_bad.v:9:30: Parented to neither scope nor design: 42, IODecl, reset.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_top_bad.v:9:44: Parented to neither scope nor design: 43, IODecl, value.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_top_bad.v:10:28: Parented to neither scope nor design: 40, IODecl, reset.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_top_bad.v:10:41: Parented to neither scope nor design: 41, IODecl, value.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, ifc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_wide.v -l t_display_wide.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_unpacked_bad.v -l t_struct_unpacked_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_range.v -l t_func_range.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_range.v:17:13: Bad relative location: Child: 23, RefTypespec,  Parent: 17, Function, copy_range.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_basic.v -l t_gate_basic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_defparam.v -l t_lint_defparam.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_latch.v -l t_clk_latch.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen5.v -l t_interface_gen5.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_gen5.v:12:13: Bad relative location: Child: 19, RefTypespec,  Parent: 13, Function, func.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_tree.v -l t_inst_tree.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_context.v -l t_dpi_context.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_context.v:27:36: Bad relative location: Child: 12, RefTypespec,  Parent: 9, FunctionDecl, dpic_line.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_context.v:28:36: Bad relative location: Child: 16, RefTypespec,  Parent: 13, FunctionDecl, dpic_save.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_context.v:28:54: Parented to neither scope nor design: 17, IODecl, value.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_context.v:29:36: Bad relative location: Child: 23, RefTypespec,  Parent: 20, FunctionDecl, dpic_restore.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_context.v:30:36: Bad relative location: Child: 27, RefTypespec,  Parent: 24, FunctionDecl, dpic_getcontext.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_unit.v -l t_func_unit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vpi_var.v -l t_vpi_var.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_fst.v -l t_trace_fst.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_trace_fst.v:15:11: Bad relative location: Child: 205, RefTypespec,  Parent: 204, LogicNet, state.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_interface_array.v -l t_mod_interface_array.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_interface_array.v:10:27: Parented to neither scope nor design: 198, IODecl, long_name.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_interface_array.v:11:24: Parented to neither scope nor design: 197, IODecl, long_name.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, a_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_udp_noname.v -l t_udp_noname.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp_noname.v:36:11: Parented to neither scope nor design: 67, LogicNet, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp_noname.v:37:11: Parented to neither scope nor design: 68, LogicNet, a.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_typo_bad.v -l t_interface_typo_bad.v.log
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, foo_intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_x.v -l t_case_x.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_cast.v -l t_cast.v.log
[ERR:IG0801] Missing location information: 34, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 34, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inside.v -l t_inside.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inside.v:18:23: Bad relative location: Child: 51, RefTypespec,  Parent: 23, Function, is_odd.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_wire_types.v -l t_wire_types.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_runtime_range.v -l t_select_runtime_range.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_bad2.v -l t_func_bad2.v.log
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_bad2.v Missing location information: 11, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_bad2.v Missing location information: 19, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_in_assign_bad.v -l t_var_in_assign_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_in_assign_bad.v:19:10: Bad relative location: Child: 17, RefTypespec,  Parent: 16, LogicNet, valueSub.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_in_assign_bad.v:10:10: Bad relative location: Child: 31, RefTypespec,  Parent: 30, LogicNet, value.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_signed1.v -l t_inst_signed1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_fi.v -l t_flag_fi.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_embed1_wrap.v -l t_embed1_wrap.v.log
[ERR:IG0801] Missing location information: 26, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 26, RefTypespec, .
[ERR:IG0801] Missing location information: 34, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 34, RefTypespec, .
[ERR:IG0801] Missing location information: 48, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 48, RefTypespec, .
[ERR:IG0801] Missing location information: 56, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 56, RefTypespec, .
[ERR:IG0801] Missing location information: 140, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 140, RefTypespec, .
[ERR:IG0801] Missing location information: 148, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 148, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_wrap.v:16:11: Bad relative location: Child: 106, RefTypespec,  Parent: 105, LogicNet, vec_out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_wrap.v:17:11: Bad relative location: Child: 112, RefTypespec,  Parent: 111, LogicNet, wide_out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_wrap.v:21:10: Bad relative location: Child: 121, RefTypespec,  Parent: 120, LogicNet, vec_in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_wrap.v:22:10: Bad relative location: Child: 127, RefTypespec,  Parent: 126, LogicNet, wide_in.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_wrap.v:37:17: Parented to neither scope nor design: 14, IODecl, clk.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_wrap.v:38:17: Parented to neither scope nor design: 17, IODecl, bit_in.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_wrap.v:39:24: Parented to neither scope nor design: 20, IODecl, vec_in.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_wrap.v:40:25: Parented to neither scope nor design: 28, IODecl, wide_in.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_wrap.v:41:17: Parented to neither scope nor design: 36, IODecl, is_ref.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_wrap.v:42:18: Parented to neither scope nor design: 39, IODecl, bit_out.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_wrap.v:43:25: Parented to neither scope nor design: 42, IODecl, vec_out.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_wrap.v:44:26: Parented to neither scope nor design: 50, IODecl, wide_out.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_wrap.v:45:18: Parented to neither scope nor design: 58, IODecl, did_init_out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 25
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_modport_export.v -l t_interface_modport_export.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport_export.v:19:16: Parented to neither scope nor design: 76, IODecl, data.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport_export.v:25:16: Parented to neither scope nor design: 77, IODecl, data.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, test_if.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport_export.v:50:23: Bad relative location: Child: 42, RefTypespec,  Parent: 37, Function, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_long.v -l t_param_long.v.log
[ERR:IG0801] Missing location information: 14, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 14, RefTypespec, .
[ERR:IG0801] Missing location information: 24, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 24, RefTypespec, .
[ERR:IG0801] Missing location information: 34, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 34, RefTypespec, .
[ERR:IG0801] Missing location information: 44, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 44, RefTypespec, .
[ERR:IG0801] Missing location information: 54, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 54, RefTypespec, .
[ERR:IG0801] Missing location information: 64, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 64, RefTypespec, .
[ERR:IG0801] Missing location information: 74, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 74, RefTypespec, .
[ERR:IG0801] Missing location information: 84, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 84, RefTypespec, .
[ERR:IG0801] Missing location information: 94, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 94, RefTypespec, .
[ERR:IG0801] Missing location information: 104, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 104, RefTypespec, .
[ERR:IG0801] Missing location information: 114, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 114, RefTypespec, .
[ERR:IG0801] Missing location information: 124, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 124, RefTypespec, .
[ERR:IG0801] Missing location information: 134, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 134, RefTypespec, .
[ERR:IG0801] Missing location information: 144, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 144, RefTypespec, .
[ERR:IG0801] Missing location information: 154, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 154, RefTypespec, .
[ERR:IG0801] Missing location information: 164, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 164, RefTypespec, .
[ERR:IG0801] Missing location information: 174, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 174, RefTypespec, .
[ERR:IG0801] Missing location information: 184, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 184, RefTypespec, .
[ERR:IG0801] Missing location information: 194, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 194, RefTypespec, .
[ERR:IG0801] Missing location information: 204, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 204, RefTypespec, .
[ERR:IG0801] Missing location information: 214, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 214, RefTypespec, .
[ERR:IG0801] Missing location information: 224, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 224, RefTypespec, .
[ERR:IG0801] Missing location information: 234, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 234, RefTypespec, .
[ERR:IG0801] Missing location information: 244, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 244, RefTypespec, .
[ERR:IG0801] Missing location information: 254, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 254, RefTypespec, .
[ERR:IG0801] Missing location information: 264, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 264, RefTypespec, .
[ERR:IG0801] Missing location information: 274, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 274, RefTypespec, .
[ERR:IG0801] Missing location information: 284, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 284, RefTypespec, .
[ERR:IG0801] Missing location information: 294, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 294, RefTypespec, .
[ERR:IG0801] Missing location information: 304, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 304, RefTypespec, .
[ERR:IG0801] Missing location information: 314, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 314, RefTypespec, .
[ERR:IG0801] Missing location information: 324, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 324, RefTypespec, .
[ERR:IG0801] Missing location information: 334, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 334, RefTypespec, .
[ERR:IG0801] Missing location information: 344, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 344, RefTypespec, .
[ERR:IG0801] Missing location information: 354, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 354, RefTypespec, .
[ERR:IG0801] Missing location information: 364, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 364, RefTypespec, .
[ERR:IG0801] Missing location information: 374, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 374, RefTypespec, .
[ERR:IG0801] Missing location information: 384, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 384, RefTypespec, .
[ERR:IG0801] Missing location information: 394, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 394, RefTypespec, .
[ERR:IG0801] Missing location information: 404, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 404, RefTypespec, .
[ERR:IG0801] Missing location information: 414, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 414, RefTypespec, .
[ERR:IG0801] Missing location information: 424, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 424, RefTypespec, .
[ERR:IG0801] Missing location information: 434, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 434, RefTypespec, .
[ERR:IG0801] Missing location information: 444, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 444, RefTypespec, .
[ERR:IG0801] Missing location information: 454, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 454, RefTypespec, .
[ERR:IG0801] Missing location information: 464, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 464, RefTypespec, .
[ERR:IG0801] Missing location information: 474, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 474, RefTypespec, .
[ERR:IG0801] Missing location information: 484, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 484, RefTypespec, .
[ERR:IG0801] Missing location information: 494, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 494, RefTypespec, .
[ERR:IG0801] Missing location information: 504, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 504, RefTypespec, .
[ERR:IG0801] Missing location information: 514, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 514, RefTypespec, .
[ERR:IG0801] Missing location information: 524, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 524, RefTypespec, .
[ERR:IG0801] Missing location information: 534, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 534, RefTypespec, .
[ERR:IG0801] Missing location information: 544, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 544, RefTypespec, .
[ERR:IG0801] Missing location information: 554, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 554, RefTypespec, .
[ERR:IG0801] Missing location information: 564, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 564, RefTypespec, .
[ERR:IG0801] Missing location information: 574, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 574, RefTypespec, .
[ERR:IG0801] Missing location information: 584, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 584, RefTypespec, .
[ERR:IG0801] Missing location information: 594, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 594, RefTypespec, .
[ERR:IG0801] Missing location information: 604, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 604, RefTypespec, .
[ERR:IG0801] Missing location information: 614, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 614, RefTypespec, .
[ERR:IG0801] Missing location information: 624, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 624, RefTypespec, .
[ERR:IG0801] Missing location information: 634, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 634, RefTypespec, .
[ERR:IG0801] Missing location information: 644, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 644, RefTypespec, .
[ERR:IG0801] Missing location information: 654, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 654, RefTypespec, .
[ERR:IG0801] Missing location information: 664, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 664, RefTypespec, .
[ERR:IG0801] Missing location information: 674, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 674, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 134
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sv_cpu.v -l t_sv_cpu.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu.v:136:3: Unknown port "pad".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu.v:131:4: Unbound: 79, RefModule, i_chip.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed.v -l t_math_signed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_bind_public.v -l t_interface_bind_public.v.log
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, hex2ram_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_begin2.v -l t_func_begin2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_shift_rep.v -l t_math_shift_rep.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_shift_rep.v:73:11: Bad relative location: Child: 26, RefTypespec,  Parent: 25, LogicNet, y.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_topmodule.v -l t_flag_topmodule.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_pragmas.v -l t_pp_pragmas.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_pragmas.v:7:1: Unknown macro "verilog".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_pragmas.v:40:1: Unknown macro "remove_gatenames".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_pragmas.v:42:1: Unknown macro "remove_netnames".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_pragmas.v:7: Unknown macro "verilog".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_pragmas.v:40: Unknown macro "remove_gatenames".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_pragmas.v:42: Unknown macro "remove_netnames".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_precedence.v -l t_math_precedence.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_precedence.v:81:13: Bad relative location: Child: 14, RefTypespec,  Parent: 8, Function, pow.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface2.v -l t_interface2.v.log
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface2.v:95:28: Port "c_data" definition missing its direction (input, output, inout).
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface2.v:70:13: Bad relative location: Child: 63, RefTypespec,  Parent: 54, Function, get_lcl.
[ERR:IG0810] Invalid location: 8, InterfaceTypespec, counter_io.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface2.v:98:10: Bad relative location: Child: 100, RefTypespec,  Parent: 99, LogicNet, i_value.
[ERR:IG0808] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface2.v:106:1: Object has duplicates: 20, Module, work@modunused.
[ERR:IG0810] Invalid location: 12, InterfaceTypespec, ifunused.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_sum.v -l t_func_sum.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_sum.v:70:10: Bad relative location: Child: 77, RefTypespec,  Parent: 76, LogicNet, I1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_sum.v:71:10: Bad relative location: Child: 83, RefTypespec,  Parent: 82, LogicNet, I2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_sum.v:72:11: Bad relative location: Child: 86, RefTypespec,  Parent: 85, LogicNet, S.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_merge.v -l t_display_merge.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_forif.v -l t_gen_forif.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_forif.v:88:10: Bad relative location: Child: 150, RefTypespec,  Parent: 149, LogicNet, Value.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_forif.v:89:11: Bad relative location: Child: 156, RefTypespec,  Parent: 155, LogicNet, Result.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_forif.v:90:11: Bad relative location: Child: 162, RefTypespec,  Parent: 161, LogicNet, Result2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unroll_complexcond.v -l t_unroll_complexcond.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_file_basic.v -l t_sys_file_basic.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_file_basic.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_file_basic.v Missing location information: 41, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_runflag.v -l t_runflag.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_inside.v -l t_case_inside.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_inside.v:51:15: Bad relative location: Child: 92, RefTypespec,  Parent: 91, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_inside.v:52:11: Bad relative location: Child: 95, RefTypespec,  Parent: 94, LogicNet, out1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_inside.v:53:11: Bad relative location: Child: 98, RefTypespec,  Parent: 97, LogicNet, out2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_bad_hide.v -l t_var_bad_hide.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_comma_bad.v -l t_for_comma_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed4.v -l t_math_signed4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_break.v -l t_for_break.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_for_break.v:63:13: Bad relative location: Child: 20, RefTypespec,  Parent: 8, Function, Test0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_for_break.v:89:13: Bad relative location: Child: 109, RefTypespec,  Parent: 10, Function, Test1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_for_break.v:108:13: Bad relative location: Child: 184, RefTypespec,  Parent: 12, Function, Test2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_for_break.v:125:13: Bad relative location: Child: 255, RefTypespec,  Parent: 14, Function, Test3.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unopt_bound.v -l t_unopt_bound.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_decoration.v -l t_trace_decoration.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_string.v -l t_display_string.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_display_string.v:7:23: Bad relative location: Child: 9, RefTypespec,  Parent: 6, Function, foo.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_initial_dlyass.v -l t_initial_dlyass.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pipe_filter.v -l t_pipe_filter.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter.v:10:13: Syntax error: no viable alternative at input 'example line 10',
example line 10;
             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter.v:10:13:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter.v:11:13: Syntax error: no viable alternative at input 'example line 11',
example line 11;
             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter.v:11:13:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:6:9: Syntax error: no viable alternative at input 'inc line 6',
inc line 6;
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:6:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:7:9: Syntax error: no viable alternative at input 'inc line 7',
inc line 7;  // example_lint_off_line FOO
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:7:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:8:9: Syntax error: no viable alternative at input 'inc line 8',
inc line 8;  // example_lint_off_line BAR
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:8:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:9:9: Syntax error: no viable alternative at input 'inc line 9',
inc line 9;
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:9:9:.
[  FATAL] : 0
[ SYNTAX] : 6
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_realtime.v -l t_display_realtime.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param.v -l t_param.v.log
[ERR:IG0801] Missing location information: 41, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 41, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_const.v -l t_const.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unsized_bad.v -l t_lint_unsized_bad.v.log
[ERR:IG0801] Missing location information: 11, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 11, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_plusargs_bad.v -l t_sys_plusargs_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_rev.v -l t_array_rev.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_bad_hide2.v -l t_var_bad_hide2.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_hide2.v:10:28: Bad relative location: Child: 9, RefTypespec,  Parent: 6, FunctionDecl, dpii_func.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_hide2.v:10:59: Parented to neither scope nor design: 10, IODecl, tcp_port.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_hide2.v:11:59: Parented to neither scope nor design: 13, IODecl, obj.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_ifdef.v -l t_preproc_ifdef.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_dly.v -l t_alw_dly.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_ref_bad1.v -l t_var_ref_bad1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_concat_sel_bad.v -l t_math_concat_sel_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_vliw.v -l t_math_vliw.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func.v -l t_func.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func.v:67:13: Bad relative location: Child: 34, RefTypespec,  Parent: 6, Function, add.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func.v:79:13: Bad relative location: Child: 68, RefTypespec,  Parent: 8, Function, munge4.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func.v:137:13: Bad relative location: Child: 204, RefTypespec,  Parent: 24, Function, nil_func.
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_func.v Missing location information: 196, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func.v:144:13: Bad relative location: Child: 223, RefTypespec,  Parent: 26, Function, toint.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func.v:149:13: Bad relative location: Child: 236, RefTypespec,  Parent: 28, Function, inc_and_return.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_twocall.v -l t_func_twocall.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_twocall.v:21:13: Bad relative location: Child: 12, RefTypespec,  Parent: 6, Function, func.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_write1_tasks.v -l t_case_write1_tasks.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_write1_tasks.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_chg_first.v -l t_chg_first.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_chg_first.v:67:10: Bad relative location: Child: 148, RefTypespec,  Parent: 147, LogicNet, a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_chg_first.v:67:29: Bad relative location: Child: 154, RefTypespec,  Parent: 153, LogicNet, a_p1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_chg_first.v:68:10: Bad relative location: Child: 166, RefTypespec,  Parent: 165, LogicNet, b.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_chg_first.v:68:29: Bad relative location: Child: 172, RefTypespec,  Parent: 171, LogicNet, b_p1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_chg_first.v:69:10: Bad relative location: Child: 184, RefTypespec,  Parent: 183, LogicNet, c.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_chg_first.v:69:29: Bad relative location: Child: 190, RefTypespec,  Parent: 189, LogicNet, c_p1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_chg_first.v:70:10: Bad relative location: Child: 202, RefTypespec,  Parent: 201, LogicNet, d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_chg_first.v:70:29: Bad relative location: Child: 208, RefTypespec,  Parent: 207, LogicNet, d_p1.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_concat.v -l t_clk_concat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unsup_mixed.v -l t_lint_unsup_mixed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_bsspace_bad.v -l t_lint_bsspace_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_bsspace_bad.v:12: Syntax error: no viable alternative at input 'blak\n\nmodule',
module t;
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_bsspace_bad.v:12:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_port2_bad.v -l t_var_port2_bad.v.log
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_port2_bad.v:6:11: Port "portwithoin" definition missing its direction (input, output, inout).
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_longname.v -l t_mod_longname.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_blksync_bad.v -l t_lint_blksync_bad.v.log
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_blksync_bad.v Missing location information: 9, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_slice_struct_array_modport.v -l t_slice_struct_array_modport.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_csplit.v -l t_flag_csplit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_EXAMPLE.v -l t_EXAMPLE.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_EXAMPLE.v:90:10: Bad relative location: Child: 25, RefTypespec,  Parent: 24, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_EXAMPLE.v:91:11: Bad relative location: Child: 28, RefTypespec,  Parent: 27, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_interface_array1.v -l t_mod_interface_array1.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_interface_array1.v:10:27: Parented to neither scope nor design: 196, IODecl, long_name.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_interface_array1.v:11:24: Parented to neither scope nor design: 195, IODecl, long_name.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, a_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_outoforder.v -l t_var_outoforder.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_rand.v -l t_func_rand.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_rand.v:16:13: Bad relative location: Child: 12, RefTypespec,  Parent: 6, Function, QxRand32.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_rand.v:8:11: Bad relative location: Child: 44, RefTypespec,  Parent: 43, LogicNet, Rand.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_dpulse.v -l t_clk_dpulse.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_clkinst.v -l t_order_clkinst.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_clkinst.v:68:11: Bad relative location: Child: 62, RefTypespec,  Parent: 61, LogicNet, count.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_clkinst.v:97:11: Bad relative location: Child: 125, RefTypespec,  Parent: 124, LogicNet, count.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_large_methods.v -l t_enum_large_methods.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_large_methods.v:7:37: Bad relative location: Child: 213, LogicNet, name Parent: 46, Begin, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_large_methods.v:6:37: Bad relative location: Child: 214, LogicNet, next Parent: 46, Begin, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_large_methods.v:7:37: Bad relative location: Child: 215, LogicNet, name Parent: 94, Begin, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_large_methods.v:6:37: Bad relative location: Child: 216, LogicNet, next Parent: 94, Begin, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_large_methods.v:6:37: Bad relative location: Child: 217, LogicNet, prev Parent: 94, Begin, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_large_methods.v:7:37: Bad relative location: Child: 218, LogicNet, name Parent: 170, Begin, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_modportlist.v -l t_interface_modportlist.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modportlist.v:10:26: Syntax error: no viable alternative at input 'my_module m(.clk(clk), iface',
   my_module m(.clk(clk), iface);
                          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modportlist.v:10:26:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modportlist.v:10:15: Syntax error: no viable alternative at input '(.',
   my_module m(.clk(clk), iface);
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modportlist.v:10:15:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modportlist.v:10:23: Syntax error: extraneous input ')' expecting ',',
   my_module m(.clk(clk), iface);
                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modportlist.v:10:23:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen8.v -l t_interface_gen8.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_gen8.v:12:13: Bad relative location: Child: 19, RefTypespec,  Parent: 13, Function, func.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_savable.v -l t_savable.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_wide.v -l t_func_wide.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_wide.v:38:13: Bad relative location: Child: 15, RefTypespec,  Parent: 9, Function, MUX.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_ttempty.v -l t_preproc_ttempty.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_dff.v -l t_inst_dff.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_dff.v:121:10: Bad relative location: Child: 107, RefTypespec,  Parent: 106, LogicNet, d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_dff.v:122:11: Bad relative location: Child: 110, RefTypespec,  Parent: 109, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_dff.v:90:10: Bad relative location: Child: 44, RefTypespec,  Parent: 43, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_dff.v:91:11: Bad relative location: Child: 52, RefTypespec,  Parent: 51, LogicNet, b.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_dff.v:92:11: Bad relative location: Child: 60, RefTypespec,  Parent: 59, LogicNet, c.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unoptflat_simple_2.v -l t_unoptflat_simple_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_abs.v -l t_package_abs.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_package_abs.v:9:13: Bad relative location: Child: 13, RefTypespec,  Parent: 8, Function, abs.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_package_abs.v:12:13: Bad relative location: Child: 27, RefTypespec,  Parent: 10, Function, neg.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sv_bus_mux_demux.v -l t_sv_bus_mux_demux.v.log
[ERR:CP0341] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux.v:48:1: Unmached label "t",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux.v:193:13: closing label "sv_bus_mux_demux_tb".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_const_overflow_bad.v -l t_const_overflow_bad.v.log
[ERR:IG0801] Missing location information: 11, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 11, RefTypespec, .
[ERR:IG0801] Missing location information: 21, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 21, RefTypespec, .
[ERR:IG0801] Missing location information: 31, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 31, RefTypespec, .
[ERR:IG0801] Missing location information: 41, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 41, RefTypespec, .
[ERR:IG0801] Missing location information: 51, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 51, RefTypespec, .
[ERR:IG0801] Missing location information: 61, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 61, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 12
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_persist_inc.v -l t_preproc_persist_inc.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist_inc.v:8:7: Syntax error: no viable alternative at input 'Inside "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist_inc.v"',
Inside "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist_inc.v".
       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist_inc.v:8:7:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_cover_line.v -l t_cover_line.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_func.v -l t_mem_func.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_onehot.v -l t_case_onehot.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_onehot.v:80:10: Bad relative location: Child: 55, RefTypespec,  Parent: 54, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_onehot.v:81:11: Bad relative location: Child: 58, RefTypespec,  Parent: 57, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_past.v -l t_past.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_past.v:55:10: Bad relative location: Child: 65, RefTypespec,  Parent: 64, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_past.v:90:10: Bad relative location: Child: 105, RefTypespec,  Parent: 104, LogicNet, in.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_shift.v -l t_math_shift.v.log
[ERR:IG0801] Missing location information: 11, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 11, RefTypespec, .
[ERR:IG0801] Missing location information: 26, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 26, RefTypespec, .
[ERR:IG0801] Missing location information: 39, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 39, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_shift.v:14:11: Bad relative location: Child: 507, RefTypespec,  Parent: 506, LogicNet, ign.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_shift.v:15:11: Bad relative location: Child: 513, RefTypespec,  Parent: 512, LogicNet, ign2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_shift.v:16:11: Bad relative location: Child: 519, RefTypespec,  Parent: 518, LogicNet, ign3.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_topmod2_bad.v -l t_flag_topmod2_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_const_dec_mixed_bad.v -l t_const_dec_mixed_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_const_dec_mixed_bad.v:8:35: Syntax error: no viable alternative at input 'module t (/*AUTOARG*/);\n\n   parameter [200:0] MIXED = 32'dx_1',
   parameter [200:0] MIXED = 32'dx_1;
                                   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_const_dec_mixed_bad.v:8:35:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_const_dec_mixed_bad.v:8:35: Syntax error: extraneous input '1' expecting ';',
   parameter [200:0] MIXED = 32'dx_1;
                                   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_const_dec_mixed_bad.v:8:35:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_const_dec_mixed_bad.v:10: Syntax error: extraneous input 'endmodule' expecting <EOF>,
endmodule
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_const_dec_mixed_bad.v:10:0:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface1_modport.v -l t_interface1_modport.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface1_modport.v:11:32: Parented to neither scope nor design: 93, IODecl, value.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, ifc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_inout2.v -l t_tri_inout2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_primitive.v -l t_trace_primitive.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_trace_primitive.v:34: Syntax error: extraneous input 'assign' expecting {'input', 'output', 'reg', '(*', 'table', 'initial'},
assign b = ~a;
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_trace_primitive.v:34:0:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_trace_primitive.v:35: Syntax error: mismatched input 'endprimitive' expecting <EOF>,
endprimitive
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_trace_primitive.v:35:0:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_name2.v -l t_enum_name2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum.v -l t_enum.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:16: Syntax error: no viable alternative at input 'module t (/*AUTOARG*/);\n\n   localparam FIVE = 5;\n\n   enum { e0,\n\t  e1,\n\t  e3=3,\n\t  e5=FIVE,\n\t  e10_[2] = 10,\n\t  e12,\n\t  e20_[5:7] = 25,\n\t  e20_z,\n\t  e30_[7:5] = 30,\n\t  e30_z\n\t  } EN;\n\n   enum {\n\t z5 = e5\n\t } ZN;\n\n   typedef enum [',
   typedef enum [2:0] { ONES=~0 } three_t;
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:16: Syntax error: no viable alternative at input 'enum [',
   typedef enum [2:0] { ONES=~0 } three_t;
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:16: Syntax error: mismatched input '[' expecting {'{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   typedef enum [2:0] { ONES=~0 } three_t;
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:22: Syntax error: mismatched input '{' expecting ';',
   typedef enum [2:0] { ONES=~0 } three_t;
                      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:22:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:41:3: Syntax error: mismatched input 'initial' expecting <EOF>,
   initial begin
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:41:3:.
[  FATAL] : 0
[ SYNTAX] : 5
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_extend.v -l t_extend.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_misdef_bad.v -l t_pp_misdef_bad.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_misdef_bad.v:10:4: Unknown macro "NDEFINED".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_misdef_bad.v:13:6: Unknown macro "imescale".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_misdef_bad.v:10: Unknown macro "NDEFINED".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_misdef_bad.v:13: Unknown macro "imescale".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_delref.v -l t_gate_delref.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gate_delref.v:14:11: Bad relative location: Child: 47, RefTypespec,  Parent: 46, LogicNet, ID_45.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gate_delref.v:17:11: Bad relative location: Child: 52, RefTypespec,  Parent: 51, LogicNet, IDa_f4c.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_genvar_misuse_bad.v -l t_genvar_misuse_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_array_bad.v -l t_interface_array_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_array_bad.v:48:13: Bad relative location: Child: 29, RefTypespec,  Parent: 22, Function, the_func.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, foo_intf.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_array_bad.v:10:10: Bad relative location: Child: 16, RefTypespec,  Parent: 13, Function, the_other_func.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_arraysel_wide.v -l t_arraysel_wide.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_arraysel_wide.v:13:10: Bad relative location: Child: 36, RefTypespec,  Parent: 35, LogicNet, inibble.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_arraysel_wide.v:14:10: Bad relative location: Child: 42, RefTypespec,  Parent: 41, LogicNet, onibble.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_arraysel_wide.v:16:11: Bad relative location: Child: 50, RefTypespec,  Parent: 49, ArrayNet, nnext.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -elabuhdm -sverilog -timescale=1ns/1ns t_lint_always_comb_bad.v -l t_lint_always_comb_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_always_comb_bad.v:13:11: Bad relative location: Child: 58, RefTypespec,  Parent: 57, LogicNet, mid.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_always_comb_bad.v:15:11: Bad relative location: Child: 62, RefTypespec,  Parent: 61, LogicNet, o3.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_threads.v -l t_dpi_threads.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_threads.v:19:4: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_threads.v:19:39: Syntax error: extraneous input '"Only Verilator supports PLI-ish DPI calls."' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'input', 'output', 'inout', 'ref', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls."
                                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_threads.v:19:39:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_threads.v:19: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_grey.v -l t_func_grey.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_grey.v:59:10: Bad relative location: Child: 135, RefTypespec,  Parent: 134, LogicNet, g.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_grey.v:58:11: Bad relative location: Child: 127, RefTypespec,  Parent: 126, LogicNet, b.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_typedef.v -l t_typedef.v.log
[WRN:CP0314] ${SURELOG_DIR}/third_party/tests/Verilator/t_typedef.v:6:1: Using programs is discouraged "work@t", programs are obsoleted by UVM.
[WRN:CP0323] ${SURELOG_DIR}/third_party/tests/Verilator/t_typedef.v:29:15: Multiply defined typedef "instr_mem_t",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_typedef.v:29:7: previous definition.
[ERR:IG0801] Missing location information: 25, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 25, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 2
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bind2.v -l t_bind2.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind2.v:73:10: Bad relative location: Child: 146, RefTypespec,  Parent: 145, LogicNet, p1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind2.v:74:10: Bad relative location: Child: 152, RefTypespec,  Parent: 151, LogicNet, p2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind2.v:75:10: Bad relative location: Child: 158, RefTypespec,  Parent: 157, LogicNet, p3.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_slice.v -l t_inst_slice.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_nest.v -l t_case_nest.v.log
[ERR:IG0801] Missing location information: 14, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 14, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_nest.v:58:15: Bad relative location: Child: 308, RefTypespec,  Parent: 307, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_nest.v:59:11: Bad relative location: Child: 311, RefTypespec,  Parent: 310, LogicNet, out1.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_param1.v -l t_interface_param1.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param1.v:49:26: Parented to neither scope nor design: 83, IODecl, a.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param1.v:49:36: Parented to neither scope nor design: 84, IODecl, b.
[ERR:IG0810] Invalid location: 11, InterfaceTypespec, test_if.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param1.v:12:11: Bad relative location: Child: 39, RefTypespec,  Parent: 38, LogicNet, clk.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_program.v -l t_program.v.log
[WRN:CP0314] ${SURELOG_DIR}/third_party/tests/Verilator/t_program.v:6:1: Using programs is discouraged "work@t", programs are obsoleted by UVM.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed3.v -l t_math_signed3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_slice_dtype_bad.v -l t_mem_slice_dtype_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_dtype_bad.v:12:10: Bad relative location: Child: 74, RefTypespec,  Parent: 73, LogicNet, clk.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_loop.v -l t_select_loop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_synth.v -l t_assert_synth.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_verilated_all.v -l t_verilated_all.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_verilated_all.v:28:13: Bad relative location: Child: 11, RefTypespec,  Parent: 8, Function, dpix_f_int.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_huge_sub2.v -l t_case_huge_sub2.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge_sub2.v:13:10: Bad relative location: Child: 1555, RefTypespec,  Parent: 1554, LogicNet, index.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge_sub2.v:14:11: Bad relative location: Child: 1561, RefTypespec,  Parent: 1560, LogicNet, outa.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_eqcase.v -l t_tri_eqcase.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_self_return.v -l t_gen_self_return.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_self_return.v:20:23: Bad relative location: Child: 48, RefTypespec, block_index_t Parent: 9, Function, index_calc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_nomod_bad.v -l t_flag_nomod_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_init.v -l t_struct_init.v.log
[ERR:IG0801] Missing location information: 40, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 40, RefTypespec, .
[ERR:IG0801] Missing location information: 68, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 68, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_struct_init.v Missing location information: 73, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_dotted.v -l t_var_dotted.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_missing.v -l t_inst_missing.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing.v:10:21: Syntax error: no viable alternative at input 'module t (/*AUTOARG*/);\n   wire ok = 1'b0;\n   // verilator lint_off PINNOCONNECT\n   // verilator lint_off PINCONNECTEMPTY\n   sub sub (.ok(ok), ,',
   sub sub (.ok(ok), , .nc());
                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing.v:10:21:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing.v:10:11: Syntax error: no viable alternative at input 'sub sub (',
   sub sub (.ok(ok), , .nc());
           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing.v:10:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing.v:13: Syntax error: mismatched input 'endmodule' expecting <EOF>,
endmodule
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing.v:13:0:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_split.v -l t_alw_split.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_hierarchy_identifier_bad.v -l t_hierarchy_identifier_bad.v.log
[ERR:CP0341] ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier_bad.v:6:1: Unmached label "t",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier_bad.v:53:13: closing label "t_bad".
[ERR:CP0341] ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier_bad.v:30:27: Unmached label "if_cnt_finish",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier_bad.v:33:10: closing label "if_cnt_finish_bad".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_kwd.v -l t_preproc_kwd.v.log
[ERR:PA0209] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:73: Unsupported keyword set: "VAMS-2.3".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:16: Syntax error: missing {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER} at ';',
  integer signed; initial signed = 1;
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:26: Syntax error: mismatched input 'signed' expecting {POUND_POUND_DELAY, POUND_DELAY, ATSTAR, AT_PARENS_STAR, ';', 'type', 'local', 'super', '{', '->', 'if', 'foreach', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'void', '$', '++', '--', DOLLAR_UNIT, '(*', 'assert', 'assume', 'cover', 'expect', 'disable', '##', '#', 'begin', 'case', 'for', 'assign', 'deassign', 'force', 'release', 'fork', 'repeat', '@', 'return', 'break', 'continue', 'wait', 'wait_order', 'unique', 'unique0', 'priority', 'casez', 'casex', 'randcase', 'forever', 'while', 'do', 'restrict', ''', 'randsequence', 'this', DOLLAR_ROOT, 'randomize', 'sample', '->>', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, SURELOG_MACRO_NOT_DEFINED},
  integer signed; initial signed = 1;
                          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:26:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:33: Syntax error: mismatched input '=' expecting {'[', 'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
  integer signed; initial signed = 1;
                                 ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:33:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:35: Syntax error: mismatched input '1' expecting {POUND_POUND_DELAY, POUND_DELAY, 'type', 'local', 'super', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
  integer signed; initial signed = 1;
                                   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:35:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:35:10: Syntax error: mismatched input 'bit' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
  integer bit; initial bit = 1;
          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:35:10:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:35:23: Syntax error: mismatched input 'bit' expecting {POUND_POUND_DELAY, POUND_DELAY, ATSTAR, AT_PARENS_STAR, ';', 'type', 'local', 'super', '{', '->', 'if', 'foreach', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'void', '$', '++', '--', DOLLAR_UNIT, '(*', 'assert', 'assume', 'cover', 'expect', 'disable', '##', '#', 'begin', 'case', 'for', 'assign', 'deassign', 'force', 'release', 'fork', 'repeat', '@', 'return', 'break', 'continue', 'wait', 'wait_order', 'unique', 'unique0', 'priority', 'casez', 'casex', 'randcase', 'forever', 'while', 'do', 'restrict', ''', 'randsequence', 'this', DOLLAR_ROOT, 'randomize', 'sample', '->>', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, SURELOG_MACRO_NOT_DEFINED},
  integer bit; initial bit = 1;
                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:35:23:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:35:27: Syntax error: missing {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER} at '=',
  integer bit; initial bit = 1;
                           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:35:27:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:41:10: Syntax error: mismatched input 'final' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
  integer final; initial final = 1;
          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:41:10:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:41:25: Syntax error: mismatched input 'final' expecting {POUND_POUND_DELAY, POUND_DELAY, ATSTAR, AT_PARENS_STAR, ';', 'type', 'local', 'super', '{', '->', 'if', 'foreach', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'void', '$', '++', '--', DOLLAR_UNIT, '(*', 'assert', 'assume', 'cover', 'expect', 'disable', '##', '#', 'begin', 'case', 'for', 'assign', 'deassign', 'force', 'release', 'fork', 'repeat', '@', 'return', 'break', 'continue', 'wait', 'wait_order', 'unique', 'unique0', 'priority', 'casez', 'casex', 'randcase', 'forever', 'while', 'do', 'restrict', ''', 'randsequence', 'this', DOLLAR_ROOT, 'randomize', 'sample', '->>', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, SURELOG_MACRO_NOT_DEFINED},
  integer final; initial final = 1;
                         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:41:25:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:41:31: Syntax error: mismatched input '=' expecting {POUND_POUND_DELAY, POUND_DELAY, ATSTAR, AT_PARENS_STAR, 'type', 'local', 'super', '{', '->', 'if', 'foreach', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'void', '$', '++', '--', DOLLAR_UNIT, '(*', 'assert', 'assume', 'cover', 'expect', 'disable', '##', '#', 'begin', 'case', 'for', 'assign', 'deassign', 'force', 'release', 'fork', 'repeat', '@', 'return', 'break', 'continue', 'wait', 'wait_order', 'unique', 'unique0', 'priority', 'casez', 'casex', 'randcase', 'forever', 'while', 'do', 'restrict', ''', 'randsequence', 'this', DOLLAR_ROOT, 'randomize', 'sample', '->>', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, SURELOG_MACRO_NOT_DEFINED},
  integer final; initial final = 1;
                               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:41:31:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_threads_counter.v -l t_threads_counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_svl.v -l t_math_svl.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_mp_func.v -l t_interface_mp_func.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_mp_func.v:11:4: Bad relative location: Child: 37, RefTypespec,  Parent: 36, ArrayVar, exists.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_mp_func.v:12:23: Bad relative location: Child: 15, RefTypespec,  Parent: 10, Function, fIn.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, pads_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_fread.v -l t_sys_fread.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bind.v -l t_bind.v.log
[WRN:CP0314] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:44:1: Using programs is discouraged "work@Prog", programs are obsoleted by UVM.
[WRN:CP0314] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:75:1: Using programs is discouraged "work@Prog2", programs are obsoleted by UVM.
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:45:12: Failed to bind object: "id: 81, name: a_finished".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:45:12: Illegal implicit net "id:81, name: a_finished".
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:76:12: Failed to bind object: "id: 85, name: b_finished".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:76:12: Illegal implicit net "id:85, name: b_finished".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:45:12: Unbound: 81, RefObj, a_finished.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:76:12: Unbound: 85, RefObj, b_finished.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:49:11: Bad relative location: Child: 27, RefTypespec,  Parent: 26, LogicNet, o.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 2
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unused_iface.v -l t_lint_unused_iface.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_unused_iface.v:11:13: Parented to neither scope nor design: 57, IODecl, signal.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_unused_iface.v:16:14: Parented to neither scope nor design: 56, IODecl, signal.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, dummy_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_stop_bad.v -l t_stop_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_pattern_unpacked.v -l t_array_pattern_unpacked.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_implicit_def_bad.v -l t_lint_implicit_def_bad.v.log
[ERR:PP0120] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_implicit_def_bad.v:21: Illegal directive in design element "`resetall".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_implicit_def_bad.v:14: Syntax error: extraneous input '`default_nettype' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'input', 'output', 'inout', 'ref', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
`default_nettype none
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_implicit_def_bad.v:14:0:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_implicit_def_bad.v:15:3: Syntax error: mismatched input 'assign' expecting <EOF>,
   assign imp_err = 1'b1;
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_implicit_def_bad.v:15:3:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_file_scan.v -l t_sys_file_scan.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_file_scan.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_nonamebegin.v -l t_var_nonamebegin.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_split_rst.v -l t_alw_split_rst.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_alw_split_rst.v:87:10: Bad relative location: Child: 148, RefTypespec,  Parent: 147, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_alw_split_rst.v:89:11: Bad relative location: Child: 151, RefTypespec,  Parent: 150, LogicNet, ff_out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_alw_split_rst.v:110:11: Bad relative location: Child: 178, RefTypespec,  Parent: 177, LogicNet, fg_out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_alw_split_rst.v:133:11: Bad relative location: Child: 205, RefTypespec,  Parent: 204, LogicNet, fh_out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_missing_bad.v -l t_interface_missing_bad.v.log
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_missing_bad.v:19:4: Unbound: 13, RefModule, the_foo.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_parse_delay.v -l t_parse_delay.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_lib.v -l t_func_lib.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_missing_bad.v -l t_inst_missing_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing_bad.v:8:21: Syntax error: no viable alternative at input 'module t (/*AUTOARG*/);\n   wire ok = 1'b0;\n   sub sub (.ok(ok), ,',
   sub sub (.ok(ok), , .nc());
                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing_bad.v:8:21:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing_bad.v:8:11: Syntax error: no viable alternative at input 'sub sub (',
   sub sub (.ok(ok), , .nc());
           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing_bad.v:8:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing_bad.v:9: Syntax error: mismatched input 'endmodule' expecting <EOF>,
endmodule
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing_bad.v:9:0:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_bad.v -l t_display_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const_packed_array_bad.v -l t_func_const_packed_array_bad.v.log
[ERR:IG0801] Missing location information: 18, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 18, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_packed_array_bad.v:19:13: Bad relative location: Child: 47, RefTypespec,  Parent: 6, Function, f_add.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_packed_array_bad.v:26:13: Bad relative location: Child: 66, RefTypespec,  Parent: 8, Function, f_add2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_array.v -l t_struct_array.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_struct_array.v:28:11: Bad relative location: Child: 42, RefTypespec, TEST_TYPES::a_struct_t Parent: 41, StructNet, a_out.
[ERR:IG0804] Missing/invalid file: 89, RefTypespec, TEST_TYPES::a_struct_t.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_readmem_bad_addr.v -l t_sys_readmem_bad_addr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_pattern_bad.v -l t_array_pattern_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_named.v -l t_func_named.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_named.v:8:13: Bad relative location: Child: 18, RefTypespec,  Parent: 15, Function, f.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_named.v:12:38: Bad relative location: Child: 204, LogicNet, s Parent: 34, Begin, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_named.v:12:44: Bad relative location: Child: 205, LogicNet, j Parent: 34, Begin, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unused_bad.v -l t_lint_unused_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_shortcircuit2.v -l t_dpi_shortcircuit2.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit2.v:21:28: Bad relative location: Child: 9, RefTypespec,  Parent: 6, FunctionDecl, dpii_clear.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit2.v:22:28: Bad relative location: Child: 13, RefTypespec,  Parent: 10, FunctionDecl, dpii_count.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit2.v:22:54: Parented to neither scope nor design: 14, IODecl, ctr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit2.v:23:28: Bad relative location: Child: 20, RefTypespec,  Parent: 17, FunctionDecl, dpii_inc0.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit2.v:23:54: Parented to neither scope nor design: 21, IODecl, ctr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit2.v:24:28: Bad relative location: Child: 27, RefTypespec,  Parent: 24, FunctionDecl, dpii_inc1.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit2.v:24:54: Parented to neither scope nor design: 28, IODecl, ctr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit2.v:25:28: Bad relative location: Child: 34, RefTypespec,  Parent: 31, FunctionDecl, dpii_incx.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit2.v:25:54: Parented to neither scope nor design: 35, IODecl, ctr.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_shortcircuit2.v:25:69: Parented to neither scope nor design: 38, IODecl, value.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 10
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_display.v -l t_pp_display.v.log
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:20:9: Unused macro argument "left".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:23:55: Syntax error: no viable alternative at input '$display("pre thrupre thrumid thrupost post: #~@"right',
      $display("pre thrupre thrumid thrupost post: #~@"right#~@side#~@"#~");
                                                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:23:55:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:23:14: Syntax error: mismatched input '(' expecting ';',
      $display("pre thrupre thrumid thrupost post: #~@"right#~@side#~@"#~");
              ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:23:14:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:23:70: Syntax error: missing '(' at '"#~"',
      $display("pre thrupre thrumid thrupost post: #~@"right#~@side#~@"#~");
                                                                      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:23:70:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:26:31: Syntax error: no viable alternative at input '$display("left_side: #~@"`',
      $display("left_side: #~@"`rs\"#~");
                               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:26:31:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:26:14: Syntax error: mismatched input '(' expecting ';',
      $display("left_side: #~@"`rs\"#~");
              ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:26:14:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:26:34: Syntax error: mismatched input '\' expecting <EOF>,
      $display("left_side: #~@"`rs\"#~");
                                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:26:34:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 6
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_array.v -l t_param_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_param.v -l t_trace_param.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_trace_param.v:7:23: Bad relative location: Child: 13, RefTypespec,  Parent: 10, Function, simple_func.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_leak.v -l t_leak.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_escape.v -l t_var_escape.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_dangle.v -l t_tri_dangle.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pow6.v -l t_math_pow6.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:14:10: Bad relative location: Child: 18, RefTypespec,  Parent: 17, LogicNet, a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:15:10: Bad relative location: Child: 24, RefTypespec,  Parent: 23, LogicNet, a40.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:16:10: Bad relative location: Child: 30, RefTypespec,  Parent: 29, LogicNet, a70.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:20:12: Bad relative location: Child: 39, RefTypespec,  Parent: 38, LogicNet, i65.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:21:12: Bad relative location: Child: 49, RefTypespec,  Parent: 48, LogicNet, j65.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:22:12: Bad relative location: Child: 58, RefTypespec,  Parent: 57, LogicNet, i33.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:23:12: Bad relative location: Child: 67, RefTypespec,  Parent: 66, LogicNet, j33.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:24:12: Bad relative location: Child: 76, RefTypespec,  Parent: 75, LogicNet, i30.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:25:12: Bad relative location: Child: 85, RefTypespec,  Parent: 84, LogicNet, j30.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:27:12: Bad relative location: Child: 94, RefTypespec,  Parent: 93, LogicNet, q65.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:28:12: Bad relative location: Child: 103, RefTypespec,  Parent: 102, LogicNet, r65.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:29:12: Bad relative location: Child: 112, RefTypespec,  Parent: 111, LogicNet, q33.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:30:12: Bad relative location: Child: 121, RefTypespec,  Parent: 120, LogicNet, r33.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:31:12: Bad relative location: Child: 130, RefTypespec,  Parent: 129, LogicNet, q30.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:32:12: Bad relative location: Child: 139, RefTypespec,  Parent: 138, LogicNet, r30.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:34:12: Bad relative location: Child: 148, RefTypespec,  Parent: 147, LogicNet, w65.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:35:12: Bad relative location: Child: 157, RefTypespec,  Parent: 156, LogicNet, x65.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:36:12: Bad relative location: Child: 166, RefTypespec,  Parent: 165, LogicNet, w33.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:37:12: Bad relative location: Child: 175, RefTypespec,  Parent: 174, LogicNet, x33.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:38:12: Bad relative location: Child: 184, RefTypespec,  Parent: 183, LogicNet, w30.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow6.v:39:12: Bad relative location: Child: 193, RefTypespec,  Parent: 192, LogicNet, x30.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 21
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_initial_edge.v -l t_initial_edge.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_xref_gen.v -l t_var_xref_gen.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_xref_gen.v:31:10: Bad relative location: Child: 30, RefTypespec,  Parent: 29, LogicNet, addr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_xref_gen.v:32:11: Bad relative location: Child: 36, RefTypespec,  Parent: 35, LogicNet, dout.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_xref_gen.v:16:10: Bad relative location: Child: 57, RefTypespec,  Parent: 56, LogicNet, addr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_xref_gen.v:17:11: Bad relative location: Child: 63, RefTypespec,  Parent: 62, LogicNet, res.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unused.v -l t_lint_unused.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_unused.v:51:11: Parented to neither scope nor design: 84, LogicNet, q.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_unused.v:52:11: Parented to neither scope nor design: 85, LogicNet, a.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_unused.v:52:14: Parented to neither scope nor design: 86, LogicNet, b.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_unused.v:52:17: Parented to neither scope nor design: 87, LogicNet, s.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_readmem_bad_digit.v -l t_sys_readmem_bad_digit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_loop.v -l t_for_loop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_value.v -l t_param_value.v.log
[WRN:PA0215] Invalid VObject location.
[ERR:IG0801] Missing location information: 51, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 51, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unsup_deassign.v -l t_lint_unsup_deassign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_const_bad.v -l t_const_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_real.v -l t_param_real.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_enum.v -l t_package_enum.v.log
[ERR:IG0801] Missing location information: 14, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 14, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_backw_index_bad.v -l t_array_backw_index_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_slice_bad.v -l t_mem_slice_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:30: Syntax error: mismatched input '[' expecting '=',
   assign active_command3[1:0][2:0][3:0] = (use_AnB) ?  command_A3[1:0][2:0][3:0] : command_B3[1:0][1:0][3:0];
                              ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:30:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:41: Syntax error: extraneous input '=' expecting {'[', 'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   assign active_command3[1:0][2:0][3:0] = (use_AnB) ?  command_A3[1:0][2:0][3:0] : command_B3[1:0][1:0][3:0];
                                         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:41:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:53: Syntax error: mismatched input '?' expecting ';',
   assign active_command3[1:0][2:0][3:0] = (use_AnB) ?  command_A3[1:0][2:0][3:0] : command_B3[1:0][1:0][3:0];
                                                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:53:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:82: Syntax error: extraneous input ':' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   assign active_command3[1:0][2:0][3:0] = (use_AnB) ?  command_A3[1:0][2:0][3:0] : command_B3[1:0][1:0][3:0];
                                                                                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:82:.
[  FATAL] : 0
[ SYNTAX] : 4
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_group.v -l t_case_group.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_declfilename.v -l t_lint_declfilename.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_width.v -l t_math_width.v.log
[ERR:IG0801] Missing location information: 59, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 59, RefTypespec, .
[ERR:IG0801] Missing location information: 75, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 75, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_string.v -l t_trace_string.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_trace_string.v:24:13: Bad relative location: Child: 71, RefTypespec,  Parent: 6, Function, regx.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_trace_string.v:28:13: Bad relative location: Child: 95, RefTypespec,  Parent: 8, Function, dis32.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_optm_redor.v -l t_optm_redor.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_optm_redor.v:71:10: Bad relative location: Child: 43, RefTypespec,  Parent: 42, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_optm_redor.v:72:11: Bad relative location: Child: 46, RefTypespec,  Parent: 45, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_past_unsup_bad.v -l t_past_unsup_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_comma.v -l t_inst_comma.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_typedef_param.v -l t_typedef_param.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_typedef_param.v:85:10: Bad relative location: Child: 52, RefTypespec, p_t Parent: 51, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_typedef_param.v:86:11: Bad relative location: Child: 54, RefTypespec, p_t Parent: 53, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_gen.v -l t_clk_gen.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_multi_ref_bad.v -l t_mem_multi_ref_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_ref_bad.v:18:18: Syntax error: no viable alternative at input 'module t (/*AUTOARG*/);\n   reg       dimn;\n   reg [1:0] dim0;\n   reg [1:0] dim1 [1:0];\n   reg [1:0] dim2 [1:0][1:0];\n   reg       dim0nv[1:0];\n\n   initial begin\n      dimn[1:0] = 0;            // Bad: Not ranged\n      dim0[1][1] = 0;           // Bad: Not arrayed\n      dim1[1][1][1] = 0;        // Bad: Not arrayed to right depth\n      dim2[1][1][1] = 0;        // OK\n      dim2[0 +: 1][',
      dim2[0 +: 1][1] = 0;      // Bad: Range on non-bits
                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_ref_bad.v:18:18:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_ref_bad.v:13:3: Syntax error: mismatched input 'initial' expecting <EOF>,
   initial begin
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_ref_bad.v:13:3:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_2exp_bad.v -l t_dpi_2exp_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_fifo.v -l t_mem_fifo.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_fifo.v:76:20: Bad relative location: Child: 305, RefObj, fifoDepthLog2 Parent: 304, Range, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_fifo.v:76:20: Bad relative location: Child: 311, RefObj, fifoDepthLog2 Parent: 310, Range, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_fifo.v:80:10: Bad relative location: Child: 63, RefTypespec,  Parent: 62, LogicNet, inWordPtr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_fifo.v:81:10: Bad relative location: Child: 69, RefTypespec,  Parent: 68, LogicNet, inData.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_fifo.v:82:10: Bad relative location: Child: 75, RefTypespec,  Parent: 74, LogicNet, wrPtr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_fifo.v:83:10: Bad relative location: Child: 81, RefTypespec,  Parent: 80, LogicNet, rdPtr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_fifo.v:85:11: Bad relative location: Child: 87, RefTypespec,  Parent: 86, LogicNet, outData.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_while.v -l t_param_while.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_while.v:20:13: Bad relative location: Child: 20, RefTypespec,  Parent: 6, Function, num_out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_typedef_port.v -l t_typedef_port.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_typedef_port.v:86:10: Bad relative location: Child: 53, RefTypespec, three_t Parent: 52, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_typedef_port.v:87:11: Bad relative location: Child: 55, RefTypespec, three_t Parent: 54, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_persist.v -l t_preproc_persist.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist.v:6:7: Syntax error: no viable alternative at input 'Inside "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist.v"',
Inside "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist.v".
       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist.v:6:7:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_cdc_async_bad.v -l t_cdc_async_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_cdc_async_bad.v:17:11: Bad relative location: Child: 150, RefTypespec,  Parent: 149, LogicNet, q0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_cdc_async_bad.v:23:11: Bad relative location: Child: 156, RefTypespec,  Parent: 155, LogicNet, q1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_cdc_async_bad.v:28:11: Bad relative location: Child: 162, RefTypespec,  Parent: 161, LogicNet, q2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_cdc_async_bad.v:34:11: Bad relative location: Child: 168, RefTypespec,  Parent: 167, LogicNet, q3.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_cdc_async_bad.v:40:11: Bad relative location: Child: 177, RefTypespec,  Parent: 176, LogicNet, q4.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_cdc_async_bad.v:47:11: Bad relative location: Child: 183, RefTypespec,  Parent: 182, LogicNet, q5.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_cdc_async_bad.v:54:11: Bad relative location: Child: 195, RefTypespec,  Parent: 194, LogicNet, q6a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_cdc_async_bad.v:55:11: Bad relative location: Child: 198, RefTypespec,  Parent: 197, LogicNet, q6b.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_concat0.v -l t_math_concat0.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_concat0.v:76:10: Bad relative location: Child: 45, RefTypespec,  Parent: 44, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_concat0.v:77:11: Bad relative location: Child: 48, RefTypespec,  Parent: 47, LogicNet, outa.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_concat0.v:78:11: Bad relative location: Child: 51, RefTypespec,  Parent: 50, LogicNet, outb.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_concat0.v:79:11: Bad relative location: Child: 54, RefTypespec,  Parent: 53, LogicNet, outc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_timescale.v -l t_trace_timescale.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_dup_bad.v -l t_assert_dup_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_ref_bad2.v -l t_var_ref_bad2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_dotted.v -l t_func_dotted.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_dotted.v:71:13: Bad relative location: Child: 35, RefTypespec,  Parent: 24, Function, getName.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_dotted.v:72:13: Bad relative location: Child: 44, RefTypespec,  Parent: 26, Function, getGlob.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_dotted.v:80:13: Bad relative location: Child: 64, RefTypespec,  Parent: 56, Function, getName.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_dotted.v:99:13: Bad relative location: Child: 138, RefTypespec,  Parent: 125, Function, getName.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_dotted.v:100:13: Bad relative location: Child: 147, RefTypespec,  Parent: 127, Function, getP2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_dotted.v:124:13: Bad relative location: Child: 260, RefTypespec,  Parent: 244, Function, getName.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_dotted.v:125:13: Bad relative location: Child: 269, RefTypespec,  Parent: 246, Function, getP3.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_dotted.v:21:13: Bad relative location: Child: 377, RefTypespec,  Parent: 371, Function, getName.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_implicit.v -l t_lint_implicit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_xinitial_unique.v -l t_flag_xinitial_unique.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_xinitial_unique.v:11:11: Bad relative location: Child: 15, RefTypespec,  Parent: 14, LogicNet, value.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_real2.v -l t_param_real2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_inc_notfound_bad.v -l t_preproc_inc_notfound_bad.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc_notfound_bad.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/this_file_is_not_found.vh".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_crazy_sel.v -l t_crazy_sel.v.log
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, foo_intf.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_crazy_sel.v:11:10: Bad relative location: Child: 19, RefTypespec,  Parent: 16, Function, the_other_func.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_dup2_bad.v -l t_var_dup2_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen2.v -l t_interface_gen2.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_gen2.v:60:31: Parented to neither scope nor design: 237, IODecl, valuei.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_gen2.v:60:46: Parented to neither scope nor design: 238, IODecl, valueo.
[ERR:IG0810] Invalid location: 8, InterfaceTypespec, ifc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_langext_order.v -l t_langext_order.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order.v:10:15: Syntax error: no viable alternative at input 'input do',
module t(input do);
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order.v:10:15:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order.v:11:29: Syntax error: no viable alternative at input 't_langext_order_sub sub (.do',
   t_langext_order_sub sub (.do(do));
                             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order.v:11:29:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order.v:11:28: Syntax error: no viable alternative at input '(.',
   t_langext_order_sub sub (.do(do));
                            ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order.v:11:28:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vams_basic.v -l t_vams_basic.v.log
[ERR:PA0209] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_basic.v:6: Unsupported keyword set: "VAMS-2.3".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_dot.v -l t_package_dot.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_arith.v -l t_math_arith.v.log
[ERR:IG0801] Missing location information: 11, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 11, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_dupdef.v -l t_pp_dupdef.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_dupitems.v -l t_case_dupitems.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_dupitems.v:70:10: Bad relative location: Child: 32, RefTypespec,  Parent: 31, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_dupitems.v:71:11: Bad relative location: Child: 35, RefTypespec,  Parent: 34, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_bboxsys.v -l t_flag_bboxsys.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_aport.v -l t_inst_aport.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_aport.v:76:10: Bad relative location: Child: 123, RefTypespec,  Parent: 122, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_aport.v:77:11: Bad relative location: Child: 126, RefTypespec,  Parent: 125, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bad_range3.v -l t_select_bad_range3.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_bad_range3.v:13:10: Bad relative location: Child: 31, RefTypespec,  Parent: 30, ArrayNet, inwires.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_bad_range3.v:14:11: Bad relative location: Child: 42, RefTypespec,  Parent: 41, ArrayNet, outwires.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_packed_struct.v -l t_trace_packed_struct.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_stats.v -l t_flag_stats.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_stats.v:7:11: Bad relative location: Child: 18, RefTypespec,  Parent: 17, LogicNet, b.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_packed.v -l t_mem_packed.v.log
[ERR:IG0801] Missing location information: 743, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 743, RefTypespec, .
[ERR:IG0801] Missing location information: 781, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 781, RefTypespec, .
[ERR:IG0801] Missing location information: 795, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 795, RefTypespec, .
[ERR:IG0801] Missing location information: 809, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 809, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_vams.v -l t_dpi_vams.v.log
[ERR:PA0209] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_vams.v:7: Unsupported keyword set: "1800+VAMS".
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_vams.v:21:62: Parented to neither scope nor design: 8, IODecl, in.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_vams.v:21:78: Parented to neither scope nor design: 11, IODecl, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed5.v -l t_math_signed5.v.log
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_signed5.v:11:10: Unused macro argument "vs".
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_signed5.v:187:11: Bad relative location: Child: 1060, RefTypespec,  Parent: 1059, LogicNet, ow4_u.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_comboloop.v -l t_order_comboloop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_array.v -l t_tri_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const2_bad.v -l t_func_const2_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const2_bad.v:13:10: Bad relative location: Child: 35, RefTypespec,  Parent: 32, Function, f_add2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const2_bad.v:6:10: Bad relative location: Child: 15, RefTypespec,  Parent: 12, Function, f_add.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_size_bad.v -l t_interface_size_bad.v.log
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, foo_intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_sys.v -l t_dpi_sys.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_sys.v:15:4: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_sys.v:15:39: Syntax error: no viable alternative at input 'module t ();\n\n\n   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls."',
   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls."
                                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_sys.v:15:39:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_sys.v:15:39: Syntax error: mismatched input '"Only Verilator supports PLI-ish DPI calls."' expecting <EOF>,
   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls."
                                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_sys.v:15:39:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_sys.v:15: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_concat3.v -l t_clk_concat3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_assign_landr.v -l t_var_assign_landr.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_assign_landr.v:82:10: Bad relative location: Child: 81, RefTypespec,  Parent: 80, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_assign_landr.v:83:11: Bad relative location: Child: 84, RefTypespec,  Parent: 83, LogicNet, o1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_assign_landr.v:84:11: Bad relative location: Child: 87, RefTypespec,  Parent: 86, LogicNet, o2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_index2.v -l t_select_index2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_flip.v -l t_func_flip.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_flip.v:21:13: Bad relative location: Child: 28, RefTypespec,  Parent: 13, Function, func_tree_left.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_svl2.v -l t_math_svl2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_packed_write_read.v -l t_struct_packed_write_read.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_ref.v -l t_var_ref.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_regfirst.v -l t_func_regfirst.v.log
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_regfirst.v Missing location information: 12, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_regfirst.v:50:11: Bad relative location: Child: 59, RefTypespec,  Parent: 58, LogicNet, a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_regfirst.v:51:10: Bad relative location: Child: 65, RefTypespec,  Parent: 64, LogicNet, b.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_exp_bad.v -l t_dpi_exp_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_exp_bad.v:11:13: Bad relative location: Child: 16, RefTypespec,  Parent: 8, Function, dpix_f_bit48.
[ERR:IG0801] Missing location information: 15, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 15, RefTypespec, .
[ERR:IG0801] Missing location information: 23, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 23, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_stream2.v -l t_stream2.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_stream2.v:74:10: Bad relative location: Child: 28, RefTypespec,  Parent: 27, LogicNet, amt.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_stream2.v:75:10: Bad relative location: Child: 34, RefTypespec,  Parent: 33, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_stream2.v:78:11: Bad relative location: Child: 40, RefTypespec,  Parent: 39, LogicNet, left.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_stream2.v:79:11: Bad relative location: Child: 46, RefTypespec,  Parent: 45, LogicNet, right.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_bad_hide.v -l t_enum_bad_hide.v.log
[WRN:CP0323] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_bad_hide.v:10:12: Multiply defined typedef "hide_enum_t",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_bad_hide.v:6:1: previous definition.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_shiftrs.v -l t_math_shiftrs.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_scope_map.v -l t_scope_map.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_cmp.v -l t_math_cmp.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dos.v -l t_dos.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_deep.v -l t_case_deep.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_deep.v:77:11: Bad relative location: Child: 2427, RefTypespec,  Parent: 2426, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_deep.v:79:11: Bad relative location: Child: 2434, RefTypespec,  Parent: 2433, LogicNet, code.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_deep.v:80:11: Bad relative location: Child: 2440, RefTypespec,  Parent: 2439, LogicNet, len.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_mod_paren_bad.v -l t_lint_mod_paren_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_mod_paren_bad.v:12:5: Syntax error: mismatched input '(' expecting ';',
   ) (
     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_mod_paren_bad.v:12:5:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_zx_bad.v -l t_case_zx_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_zx_bad.v:11:10: Bad relative location: Child: 28, RefTypespec,  Parent: 27, LogicNet, value.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_werror.v -l t_flag_werror.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clocker.v -l t_clocker.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clocker.v:20:11: Bad relative location: Child: 87, RefTypespec,  Parent: 86, LogicNet, res8.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clocker.v:21:11: Bad relative location: Child: 93, RefTypespec,  Parent: 92, LogicNet, res16.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_module.v -l t_param_module.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_module.v:44:11: Bad relative location: Child: 76, RefTypespec,  Parent: 75, LogicNet, b.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_concat2.v -l t_clk_concat2.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat2.v:85:3: Syntax error: extraneous input 'input' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   input       clk;
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat2.v:85:3:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat2.v:85:18: Syntax error: no viable alternative at input 'clk;',
   input       clk;
                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat2.v:85:18:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_pull01.v -l t_tri_pull01.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_pull01.v:89:11: Bad relative location: Child: 179, RefTypespec,  Parent: 178, LogicNet, t3.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_pullup.v -l t_tri_pullup.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_outp.v -l t_func_outp.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_outp.v:73:13: Bad relative location: Child: 21, RefTypespec,  Parent: 15, Function, myadd.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_shift_over_bad.v -l t_math_shift_over_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_shift_over_bad.v:15:10: Bad relative location: Child: 17, RefTypespec,  Parent: 16, LogicNet, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_shift_over_bad.v:16:11: Bad relative location: Child: 23, RefTypespec,  Parent: 22, LogicNet, o.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_packed_sysfunct.v -l t_array_packed_sysfunct.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_delay.v -l t_delay.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_endian.v -l t_func_endian.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_endian.v:80:13: Bad relative location: Child: 15, RefTypespec,  Parent: 9, Function, EndianSwap.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_endian.v:77:11: Bad relative location: Child: 123, RefTypespec,  Parent: 122, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_endian.v:78:11: Bad relative location: Child: 129, RefTypespec,  Parent: 128, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_detectarray_2.v -l t_detectarray_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem.v -l t_mem.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_banks.v -l t_mem_banks.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_intdot2.v -l t_gen_intdot2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_mislevel.v -l t_gen_mislevel.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vpi_unimpl.v -l t_vpi_unimpl.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_array_bad.v -l t_inst_array_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_arraymux.v -l t_interface_arraymux.v.log
[ERR:IG0804] Missing/invalid file: 182, RefTypespec, pkg::outer_thing_t.
[ERR:IG0804] Missing/invalid file: 195, RefTypespec, pkg::outer_thing_t.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_arraymux.v:25:16: Parented to neither scope nor design: 200, IODecl, things.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_arraymux.v:26:16: Parented to neither scope nor design: 201, IODecl, valid.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_arraymux.v:28:15: Parented to neither scope nor design: 202, IODecl, things.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_arraymux.v:29:15: Parented to neither scope nor design: 203, IODecl, valid.
[ERR:IG0810] Invalid location: 7, InterfaceTypespec, the_intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_twodeep.v -l t_package_twodeep.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_compare.v -l t_array_compare.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_first_b.v -l t_param_first_b.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first_b.v:15:11: Bad relative location: Child: 20, RefTypespec,  Parent: 19, LogicNet, par.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first_b.v:16:11: Bad relative location: Child: 26, RefTypespec,  Parent: 25, LogicNet, varwidth.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_cat.v -l t_trace_cat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_concat_opt.v -l t_concat_opt.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_sign_extend.v -l t_math_sign_extend.v.log
[ERR:IG0801] Missing location information: 11, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 11, RefTypespec, .
[ERR:IG0801] Missing location information: 21, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 21, RefTypespec, .
[ERR:IG0801] Missing location information: 31, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 31, RefTypespec, .
[ERR:IG0801] Missing location information: 41, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 41, RefTypespec, .
[ERR:IG0801] Missing location information: 51, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 51, RefTypespec, .
[ERR:IG0801] Missing location information: 61, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 61, RefTypespec, .
[ERR:IG0801] Missing location information: 71, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 71, RefTypespec, .
[ERR:IG0801] Missing location information: 81, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 81, RefTypespec, .
[ERR:IG0801] Missing location information: 91, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 91, RefTypespec, .
[ERR:IG0801] Missing location information: 101, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 101, RefTypespec, .
[ERR:IG0801] Missing location information: 111, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 111, RefTypespec, .
[ERR:IG0801] Missing location information: 121, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 121, RefTypespec, .
[ERR:IG0801] Missing location information: 131, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 131, RefTypespec, .
[ERR:IG0801] Missing location information: 141, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 141, RefTypespec, .
[ERR:IG0801] Missing location information: 151, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 151, RefTypespec, .
[ERR:IG0801] Missing location information: 161, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 161, RefTypespec, .
[ERR:IG0801] Missing location information: 171, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 171, RefTypespec, .
[ERR:IG0801] Missing location information: 181, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 181, RefTypespec, .
[ERR:IG0801] Missing location information: 191, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 191, RefTypespec, .
[ERR:IG0801] Missing location information: 201, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 201, RefTypespec, .
[ERR:IG0801] Missing location information: 211, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 211, RefTypespec, .
[ERR:IG0801] Missing location information: 221, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 221, RefTypespec, .
[ERR:IG0801] Missing location information: 231, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 231, RefTypespec, .
[ERR:IG0801] Missing location information: 241, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 241, RefTypespec, .
[ERR:IG0801] Missing location information: 251, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 251, RefTypespec, .
[ERR:IG0801] Missing location information: 261, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 261, RefTypespec, .
[ERR:IG0801] Missing location information: 271, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 271, RefTypespec, .
[ERR:IG0801] Missing location information: 281, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 281, RefTypespec, .
[ERR:IG0801] Missing location information: 291, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 291, RefTypespec, .
[ERR:IG0801] Missing location information: 301, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 301, RefTypespec, .
[ERR:IG0801] Missing location information: 311, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 311, RefTypespec, .
[ERR:IG0801] Missing location information: 321, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 321, RefTypespec, .
[ERR:IG0801] Missing location information: 331, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 331, RefTypespec, .
[ERR:IG0801] Missing location information: 341, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 341, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 68
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_assign.v -l t_gen_assign.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_assign.v:50:11: Bad relative location: Child: 50, RefTypespec,  Parent: 49, LogicNet, Input.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_assign.v:51:11: Bad relative location: Child: 56, RefTypespec,  Parent: 55, LogicNet, Output.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_funcbound.v -l t_for_funcbound.v.log
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_for_funcbound.v Missing location information: 30, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_for_funcbound.v:68:13: Bad relative location: Child: 46, RefTypespec,  Parent: 13, Function, stringByte.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_lib.v -l t_dpi_lib.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_lib.v:10:28: Bad relative location: Child: 9, RefTypespec,  Parent: 6, FunctionDecl, dpii_failure.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_final.v -l t_final.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_inc.v -l t_gen_inc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_if.v -l t_gen_if.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_if.v:11:10: Bad relative location: Child: 45, RefTypespec,  Parent: 44, LogicNet, data_i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_if.v:12:11: Bad relative location: Child: 51, RefTypespec,  Parent: 50, LogicNet, data_o.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_concat64.v -l t_math_concat64.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen3.v -l t_interface_gen3.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_gen3.v:60:31: Parented to neither scope nor design: 241, IODecl, valuei.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_gen3.v:60:46: Parented to neither scope nor design: 242, IODecl, valueo.
[ERR:IG0810] Invalid location: 8, InterfaceTypespec, ifc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_int.v -l t_enum_int.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_default_bad.v -l t_param_default_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen12.v -l t_interface_gen12.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order.v -l t_order.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:34:4: Unknown port "one".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:37:4: Unknown port "m_from_clk_lev1_r".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:38:4: Unknown port "n_from_clk_lev2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:39:4: Unknown port "o_from_com_levs11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:40:4: Unknown port "o_from_comandclk_levs12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:43:4: Unknown port "a_to_clk_levm3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:44:4: Unknown port "b_to_clk_levm1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:45:4: Unknown port "c_com_levs10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:46:4: Unknown port "d_to_clk_levm2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:51:4: Unknown port "o_subfrom_clk_lev2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:53:4: Unknown port "m_from_clk_lev1_r".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:33:4: Unbound: 11, RefModule, a.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:48:4: Unbound: 49, RefModule, b.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 13
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_notunsized.v -l t_inst_notunsized.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_notunsized.v:101:11: Bad relative location: Child: 36, RefTypespec,  Parent: 35, LogicNet, muxed.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_notunsized.v:102:10: Bad relative location: Child: 42, RefTypespec,  Parent: 41, LogicNet, a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_notunsized.v:103:10: Bad relative location: Child: 48, RefTypespec,  Parent: 47, LogicNet, b.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_notunsized.v:74:10: Bad relative location: Child: 73, RefTypespec,  Parent: 72, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_notunsized.v:75:11: Bad relative location: Child: 79, RefTypespec,  Parent: 78, LogicNet, muxed.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_underline_bad.v -l t_pp_underline_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_colonplus_bad.v -l t_lint_colonplus_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_colonplus_bad.v:12:12: Bad relative location: Child: 23, RefTypespec,  Parent: 22, LogicNet, z.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_typedef_signed.v -l t_typedef_signed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_div.v -l t_math_div.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_overzero.v -l t_var_overzero.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overzero.v:109:10: Bad relative location: Child: 57, RefTypespec,  Parent: 56, LogicNet, dval0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overzero.v:110:10: Bad relative location: Child: 63, RefTypespec,  Parent: 62, LogicNet, dbgsel.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overzero.v:111:11: Bad relative location: Child: 66, RefTypespec,  Parent: 65, LogicNet, dout0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overzero.v:148:10: Bad relative location: Child: 115, RefTypespec,  Parent: 114, LogicNet, dval1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overzero.v:149:10: Bad relative location: Child: 121, RefTypespec,  Parent: 120, LogicNet, dbgsel.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overzero.v:150:11: Bad relative location: Child: 124, RefTypespec,  Parent: 123, LogicNet, dout1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overzero.v:42:10: Bad relative location: Child: 260, RefTypespec,  Parent: 259, LogicNet, dval0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overzero.v:43:10: Bad relative location: Child: 266, RefTypespec,  Parent: 265, LogicNet, dval1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overzero.v:44:10: Bad relative location: Child: 272, RefTypespec,  Parent: 271, LogicNet, dbgsel_w.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overzero.v:45:11: Bad relative location: Child: 278, RefTypespec,  Parent: 277, LogicNet, dout.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overzero.v:15:11: Bad relative location: Child: 159, RefTypespec,  Parent: 158, LogicNet, dout.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overzero.v:17:10: Bad relative location: Child: 165, RefTypespec,  Parent: 164, LogicNet, dval0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overzero.v:18:10: Bad relative location: Child: 171, RefTypespec,  Parent: 170, LogicNet, dval1.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 13
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_plusloop.v -l t_select_plusloop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_optm_if_array.v -l t_optm_if_array.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_optm_if_array.v:15:11: Bad relative location: Child: 71, RefTypespec,  Parent: 70, LogicNet, dinitout.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_woff.v -l t_flag_woff.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_darray.v -l t_inst_darray.v.log
[ERR:IG0804] Missing/invalid file: 140, RefTypespec, value_t.
[ERR:IG0804] Missing/invalid file: 155, RefTypespec, value_t.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_darray.v:15:14: Parented to neither scope nor design: 157, IODecl, valid.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_darray.v:16:14: Parented to neither scope nor design: 158, IODecl, uid.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_darray.v:17:14: Parented to neither scope nor design: 159, IODecl, values.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_darray.v:20:13: Parented to neither scope nor design: 160, IODecl, valid.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_darray.v:21:13: Parented to neither scope nor design: 161, IODecl, uid.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_darray.v:22:13: Parented to neither scope nor design: 162, IODecl, values.
[ERR:IG0808] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_darray.v:26:1: Object has duplicates: 7, Module, work@Contemplator.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, the_intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 10
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_multidriven.v -l t_order_multidriven.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_langext_2.v -l t_langext_2.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_2.v:39:11: Bad relative location: Child: 31, RefTypespec,  Parent: 30, LogicNet, res.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_dup_ign.v -l t_mod_dup_ign.v.log
[WRN:CP0334] ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_dup_ign.v:18:1: Colliding compilation unit name: "sub",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_dup_ign.v:10:1: previous usage.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_hierarchy_identifier.v -l t_hierarchy_identifier.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier.v:30:26: Syntax error: mismatched input '\' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   if (cnt==SIZE) begin : \0escaped___name
                          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier.v:30:26:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier.v:33:3: Syntax error: extraneous input 'end' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'input', 'output', 'inout', 'ref', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   end : \0escaped___name
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier.v:33:3:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_array_nocolon.v -l t_interface_array_nocolon.v.log
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, foo_intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_list_bad.v -l t_array_list_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const_packed_struct_bad2.v -l t_func_const_packed_struct_bad2.v.log
[ERR:IG0804] Missing/invalid file: 58, RefTypespec, params_t.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_packed_struct_bad2.v:27:13: Bad relative location: Child: 52, RefTypespec,  Parent: 6, Function, f_add.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_packed_struct_bad2.v:34:13: Bad relative location: Child: 82, RefTypespec,  Parent: 8, Function, f_add2.
[ERR:IG0804] Missing/invalid file: 92, RefTypespec, params_t.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_stream3.v -l t_stream3.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_stream3.v:68:10: Bad relative location: Child: 124, RefTypespec,  Parent: 123, LogicNet, ins.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_concat.v -l t_math_concat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_index.v -l t_select_index.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_debug_noleak.v -l t_flag_debug_noleak.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_named_2.v -l t_param_named_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_iforder.v -l t_mem_iforder.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_iforder.v:70:10: Bad relative location: Child: 86, RefTypespec,  Parent: 85, LogicNet, inData.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_iforder.v:72:11: Bad relative location: Child: 92, RefTypespec,  Parent: 91, LogicNet, out0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_iforder.v:73:11: Bad relative location: Child: 98, RefTypespec,  Parent: 97, LogicNet, out1.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_getenv.v -l t_flag_getenv.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_input_eq_bad.v -l t_lint_input_eq_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_def09.v -l t_preproc_def09.v.log
[ERR:PP0115] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:50:9: Recursive macro definition for "DTOP",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:50:9: macro used in macro "DTOP".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:50:1: Unknown macro "DTOP".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:50:14: Unknown macro "DTOP".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:55:9: Unused macro argument "a="=".
[ERR:PP0109] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:56: Macro instantiation omits argument 1 (a) for "MACROQUOTE",
${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:55:9: No default value for argument 1 (a) in macro definition.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:11: Syntax error: mismatched input ''' expecting <EOF>,
'initial $display("start", "msg1" , "msg2", "end");'
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:11:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 4
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_overwidth_bad.v -l t_var_overwidth_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_wide_io.v -l t_param_wide_io.v.log
[ERR:IG0801] Missing location information: 11, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 11, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_subout_bad.v -l t_lint_subout_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vpi_get.v -l t_vpi_get.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_scope_bad.v -l t_clk_scope_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_scope_bad.v:14:10: Bad relative location: Child: 62, RefTypespec,  Parent: 61, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_scope_bad.v:15:11: Bad relative location: Child: 68, RefTypespec,  Parent: 67, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_initial.v -l t_initial.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_packed_sysfunct.v -l t_struct_packed_sysfunct.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_b.v -l t_order_b.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_b.v:13:11: Bad relative location: Child: 11, RefTypespec,  Parent: 10, LogicNet, m_from_clk_lev1_r.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_b.v:14:11: Bad relative location: Child: 17, RefTypespec,  Parent: 16, LogicNet, o_subfrom_clk_lev2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_debugi9.v -l t_flag_debugi9.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_debugi9.v:15:11: Bad relative location: Child: 19, RefTypespec,  Parent: 18, LogicNet, o.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_pattern_packed.v -l t_array_pattern_packed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_altera_lpm.v -l t_altera_lpm.v.log
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 354, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 418, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 458, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 498, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 538, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 578, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 618, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 690, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 738, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 770, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 798, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 858, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:1270:10: Bad relative location: Child: 3597, RefTypespec,  Parent: 3589, Function, GET_PARAMETER_VALUE.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:89:10: Bad relative location: Child: 3923, RefTypespec,  Parent: 3911, Function, tolower.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3497:12: Bad relative location: Child: 7645, RefTypespec,  Parent: 7644, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3500:12: Bad relative location: Child: 7653, RefTypespec,  Parent: 7652, LogicNet, result.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2636:12: Bad relative location: Child: 8115, RefTypespec,  Parent: 8114, LogicNet, dataa.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2637:12: Bad relative location: Child: 8123, RefTypespec,  Parent: 8122, LogicNet, datab.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2645:12: Bad relative location: Child: 8136, RefTypespec,  Parent: 8135, LogicNet, result.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:1702:12: Bad relative location: Child: 8313, RefTypespec,  Parent: 8312, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:1705:12: Bad relative location: Child: 8321, RefTypespec,  Parent: 8320, LogicNet, result.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6741:12: Bad relative location: Child: 8410, RefTypespec,  Parent: 8409, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6745:12: Bad relative location: Child: 8419, RefTypespec,  Parent: 8418, LogicNet, result.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6748:12: Bad relative location: Child: 8427, RefTypespec,  Parent: 8426, LogicNet, pad.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:1992:12: Bad relative location: Child: 8527, RefTypespec,  Parent: 8526, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:1997:12: Bad relative location: Child: 8537, RefTypespec,  Parent: 8536, LogicNet, result.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2000:12: Bad relative location: Child: 8545, RefTypespec,  Parent: 8544, LogicNet, tridata.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2396:14: Bad relative location: Child: 8596, RefTypespec,  Parent: 8566, Function, LogicShift.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2426:14: Bad relative location: Child: 8718, RefTypespec,  Parent: 8568, Function, ArithShift.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2493:14: Bad relative location: Child: 8942, RefTypespec,  Parent: 8570, Function, RotateShift.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2351:12: Bad relative location: Child: 9304, RefTypespec,  Parent: 9303, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2352:12: Bad relative location: Child: 9312, RefTypespec,  Parent: 9311, LogicNet, distance.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2359:12: Bad relative location: Child: 9324, RefTypespec,  Parent: 9323, LogicNet, result.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2845:12: Bad relative location: Child: 9712, RefTypespec,  Parent: 9711, LogicNet, dataa.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2846:12: Bad relative location: Child: 9720, RefTypespec,  Parent: 9719, LogicNet, datab.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:1597:12: Bad relative location: Child: 9869, RefTypespec,  Parent: 9868, LogicNet, result.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3597:12: Bad relative location: Child: 10434, RefTypespec,  Parent: 10433, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3601:12: Bad relative location: Child: 10443, RefTypespec,  Parent: 10442, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3603:12: Bad relative location: Child: 10450, RefTypespec,  Parent: 10449, LogicNet, eq.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2217:12: Bad relative location: Child: 10766, RefTypespec,  Parent: 10765, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2224:12: Bad relative location: Child: 10778, RefTypespec,  Parent: 10777, LogicNet, eq.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3298:12: Bad relative location: Child: 11221, RefTypespec,  Parent: 11220, LogicNet, numer.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3299:12: Bad relative location: Child: 11229, RefTypespec,  Parent: 11228, LogicNet, denom.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3305:12: Bad relative location: Child: 11240, RefTypespec,  Parent: 11239, LogicNet, quotient.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3306:12: Bad relative location: Child: 11248, RefTypespec,  Parent: 11247, LogicNet, remain.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3991:12: Bad relative location: Child: 11815, RefTypespec,  Parent: 11814, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:4002:12: Bad relative location: Child: 11831, RefTypespec,  Parent: 11830, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:5442:12: Bad relative location: Child: 12677, RefTypespec,  Parent: 12676, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:5450:12: Bad relative location: Child: 12690, RefTypespec,  Parent: 12689, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:5451:12: Bad relative location: Child: 12698, RefTypespec,  Parent: 12697, LogicNet, usedw.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:5763:11: Bad relative location: Child: 14168, RefTypespec,  Parent: 14167, LogicNet, d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:5768:12: Bad relative location: Child: 14178, RefTypespec,  Parent: 14177, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:5865:11: Bad relative location: Child: 14566, RefTypespec,  Parent: 14565, LogicNet, usedw_in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6084:11: Bad relative location: Child: 13769, RefTypespec,  Parent: 13768, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6096:12: Bad relative location: Child: 13786, RefTypespec,  Parent: 13785, LogicNet, rdusedw.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6097:12: Bad relative location: Child: 13794, RefTypespec,  Parent: 13793, LogicNet, wrusedw.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6098:12: Bad relative location: Child: 13802, RefTypespec,  Parent: 13801, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6524:11: Bad relative location: Child: 12903, RefTypespec,  Parent: 12902, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6536:12: Bad relative location: Child: 12920, RefTypespec,  Parent: 12919, LogicNet, rdusedw.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6537:12: Bad relative location: Child: 12928, RefTypespec,  Parent: 12927, LogicNet, wrusedw.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6538:12: Bad relative location: Child: 12936, RefTypespec,  Parent: 12935, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6627:12: Bad relative location: Child: 14647, RefTypespec,  Parent: 14646, LogicNet, pad.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6630:12: Bad relative location: Child: 14655, RefTypespec,  Parent: 14654, LogicNet, result.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:1646:12: Bad relative location: Child: 14704, RefTypespec,  Parent: 14703, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:1649:12: Bad relative location: Child: 14712, RefTypespec,  Parent: 14711, LogicNet, result.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3852:12: Bad relative location: Child: 14940, RefTypespec,  Parent: 14939, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3859:12: Bad relative location: Child: 14952, RefTypespec,  Parent: 14951, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3072:14: Bad relative location: Child: 15027, RefTypespec,  Parent: 15000, Function, str2bin.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3014:12: Bad relative location: Child: 15613, RefTypespec,  Parent: 15612, LogicNet, dataa.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3015:12: Bad relative location: Child: 15621, RefTypespec,  Parent: 15620, LogicNet, datab.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3016:12: Bad relative location: Child: 15629, RefTypespec,  Parent: 15628, LogicNet, sum.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:3023:12: Bad relative location: Child: 15641, RefTypespec,  Parent: 15640, LogicNet, result.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2083:11: Bad relative location: Child: 16018, RefTypespec,  Parent: 16017, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2084:11: Bad relative location: Child: 16026, RefTypespec,  Parent: 16025, LogicNet, sel.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:2090:12: Bad relative location: Child: 16037, RefTypespec,  Parent: 16036, LogicNet, result.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:1782:12: Bad relative location: Child: 16190, RefTypespec,  Parent: 16189, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:1785:12: Bad relative location: Child: 16198, RefTypespec,  Parent: 16197, LogicNet, result.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6683:12: Bad relative location: Child: 16256, RefTypespec,  Parent: 16255, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:6686:12: Bad relative location: Child: 16264, RefTypespec,  Parent: 16263, LogicNet, pad.
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 16317, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:4671:12: Bad relative location: Child: 16846, RefTypespec,  Parent: 16845, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:4672:12: Bad relative location: Child: 16854, RefTypespec,  Parent: 16853, LogicNet, rdaddress.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:4673:12: Bad relative location: Child: 16862, RefTypespec,  Parent: 16861, LogicNet, wraddress.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:4682:12: Bad relative location: Child: 16876, RefTypespec,  Parent: 16875, LogicNet, q.
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 17058, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:4405:12: Bad relative location: Child: 17514, RefTypespec,  Parent: 17513, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:4406:12: Bad relative location: Child: 17522, RefTypespec,  Parent: 17521, LogicNet, address.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:4412:12: Bad relative location: Child: 17533, RefTypespec,  Parent: 17532, LogicNet, q.
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 17669, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:4953:12: Bad relative location: Child: 18133, RefTypespec,  Parent: 18132, LogicNet, address.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:4959:12: Bad relative location: Child: 18146, RefTypespec,  Parent: 18145, LogicNet, dio.
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v Missing location information: 18288, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:5229:12: Bad relative location: Child: 18639, RefTypespec,  Parent: 18638, LogicNet, address.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:5235:12: Bad relative location: Child: 18650, RefTypespec,  Parent: 18649, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:4204:12: Bad relative location: Child: 19094, RefTypespec,  Parent: 19093, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:4216:12: Bad relative location: Child: 19110, RefTypespec,  Parent: 19109, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:1863:12: Bad relative location: Child: 19300, RefTypespec,  Parent: 19299, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_altera_lpm.v:1866:12: Bad relative location: Child: 19308, RefTypespec,  Parent: 19307, LogicNet, result.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 98
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_various.v -l t_tri_various.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_unpacked.v -l t_struct_unpacked.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_mul.v -l t_math_mul.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_mul.v:59:15: Bad relative location: Child: 35, RefTypespec,  Parent: 34, LogicNet, in1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_mul.v:60:15: Bad relative location: Child: 41, RefTypespec,  Parent: 40, LogicNet, in2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_mul.v:61:11: Bad relative location: Child: 44, RefTypespec,  Parent: 43, LogicNet, out1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_mul.v:62:11: Bad relative location: Child: 47, RefTypespec,  Parent: 46, LogicNet, out2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pow3.v -l t_math_pow3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_types_bad.v -l t_var_types_bad.v.log
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types_bad.v:15:17: Unbound: 87, ChandleVar, d_chandle.
[ERR:IG0801] Missing location information: 103, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 103, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_table_fsm.v -l t_table_fsm.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_table_fsm.v:72:11: Bad relative location: Child: 202, RefTypespec,  Parent: 201, LogicNet, state.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_a.v -l t_order_a.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_a.v:15:10: Bad relative location: Child: 53, RefTypespec,  Parent: 52, LogicNet, a_to_clk_levm3.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_a.v:16:10: Bad relative location: Child: 59, RefTypespec,  Parent: 58, LogicNet, b_to_clk_levm1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_a.v:17:10: Bad relative location: Child: 65, RefTypespec,  Parent: 64, LogicNet, c_com_levs10.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_a.v:18:10: Bad relative location: Child: 71, RefTypespec,  Parent: 70, LogicNet, d_to_clk_levm2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_a.v:19:10: Bad relative location: Child: 77, RefTypespec,  Parent: 76, LogicNet, one.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_a.v:20:11: Bad relative location: Child: 83, RefTypespec,  Parent: 82, LogicNet, m_from_clk_lev1_r.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_a.v:21:11: Bad relative location: Child: 89, RefTypespec,  Parent: 88, LogicNet, n_from_clk_lev2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_a.v:22:11: Bad relative location: Child: 95, RefTypespec,  Parent: 94, LogicNet, o_from_com_levs11.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_a.v:23:11: Bad relative location: Child: 101, RefTypespec,  Parent: 100, LogicNet, o_from_comandclk_levs12.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_enum.v -l t_bitsel_enum.v.log
[ERR:IG0801] Missing location information: 11, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 11, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -elabuhdm  -sverilog -timescale=1ns/1ns t_wire_beh_bad.v -l t_wire_beh_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_first.v -l t_order_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_struct2.v -l t_bitsel_struct2.v.log
[ERR:IG0804] Missing/invalid file: 45, RefTypespec, ab_t.
[ERR:IG0804] Missing/invalid file: 54, RefTypespec, c_t.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bitsel_struct2.v:18:44: Bad relative location: Child: 435, LogicNet, d Parent: 59, Begin, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bitsel_struct2.v:18:43: Bad relative location: Child: 437, LogicNet, e.d Parent: 59, Begin, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bitsel_struct2.v:18:45: Bad relative location: Child: 438, LogicNet, e.d[16] Parent: 59, Begin, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bitsel_struct2.v:18:53: Bad relative location: Child: 439, LogicNet, b Parent: 59, Begin, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_unconn.v -l t_tri_unconn.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_unconn.v:80:10: Bad relative location: Child: 373, RefTypespec,  Parent: 372, IntegerNet, line.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_unconn.v:92:10: Bad relative location: Child: 401, RefTypespec,  Parent: 400, IntegerNet, line.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_unconn.v:104:10: Bad relative location: Child: 429, RefTypespec,  Parent: 428, IntegerNet, line.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_unconn.v:116:10: Bad relative location: Child: 454, RefTypespec,  Parent: 453, IntegerNet, line.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_noline.v -l t_preproc_noline.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_noline.v:9:9: Syntax error: no viable alternative at input 'Hello in t_preproc_psl',
Hello in t_preproc_psl.v
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_noline.v:9:9:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const3_bad.v -l t_func_const3_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_real_abs.v -l t_func_real_abs.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_real_abs.v:10:13: Bad relative location: Child: 13, RefTypespec,  Parent: 6, Function, ABS.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_real_abs.v:14:13: Bad relative location: Child: 27, RefTypespec,  Parent: 8, Function, range_chk.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_real_abs.v:26:13: Bad relative location: Child: 59, RefTypespec,  Parent: 10, Function, ceil.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_itemwidth.v -l t_case_itemwidth.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_itemwidth.v:99:11: Bad relative location: Child: 329, RefTypespec,  Parent: 328, LogicNet, data.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_itemwidth.v:101:10: Bad relative location: Child: 335, RefTypespec,  Parent: 334, LogicNet, addr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_itemwidth.v:102:10: Bad relative location: Child: 341, RefTypespec,  Parent: 340, LogicNet, e0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_itemwidth.v:103:10: Bad relative location: Child: 347, RefTypespec,  Parent: 346, LogicNet, e1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_itemwidth.v:103:10: Bad relative location: Child: 353, RefTypespec,  Parent: 352, LogicNet, e2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_circ_bad.v -l t_param_circ_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_mlog2.v -l t_func_mlog2.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_mlog2.v:35:13: Bad relative location: Child: 9, RefTypespec,  Parent: 6, Function, mlog2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_string.v -l t_dpi_string.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_string.v:10:28: Bad relative location: Child: 9, RefTypespec,  Parent: 6, FunctionDecl, dpii_string.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_string.v:10:57: Parented to neither scope nor design: 10, IODecl, DSM_NAME.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_past_bad.v -l t_past_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_comb_use.v -l t_lint_comb_use.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_comb_use.v:13:11: Bad relative location: Child: 39, RefTypespec,  Parent: 38, LogicNet, sel.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_comb_use.v:14:11: Bad relative location: Child: 42, RefTypespec,  Parent: 41, LogicNet, hval.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_persist2.v -l t_preproc_persist2.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist2.v:6:7: Syntax error: no viable alternative at input 'Inside "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist2.v"',
Inside "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist2.v".
       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist2.v:6:7:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_recurse1.v -l t_mod_recurse1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_reducer.v -l t_case_reducer.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed_wire.v -l t_math_signed_wire.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_wide_out_bad.v -l t_func_wide_out_bad.v.log
[ERR:IG0801] Missing location information: 24, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 24, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_wide_out_bad.v:23:13: Bad relative location: Child: 15, RefTypespec,  Parent: 6, Function, func.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_const_bad.v -l t_var_const_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pow.v -l t_math_pow.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_vgen.v -l t_math_vgen.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unpacked_array_order.v -l t_unpacked_array_order.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_packed_bad.v -l t_mem_packed_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_xml_first.v -l t_xml_first.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_xml_first.v:13:10: Bad relative location: Child: 69, RefTypespec,  Parent: 68, LogicNet, d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_xml_first.v:14:11: Bad relative location: Child: 75, RefTypespec,  Parent: 74, LogicNet, q.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_array.v -l t_inst_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_packed_value_list.v -l t_struct_packed_value_list.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pick.v -l t_math_pick.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unopt_combo.v -l t_unopt_combo.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unopt_combo.v:97:13: Bad relative location: Child: 17, RefTypespec,  Parent: 9, Function, get_31_16.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unopt_combo.v:74:11: Bad relative location: Child: 168, RefTypespec,  Parent: 167, LogicNet, b.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unopt_combo.v:78:11: Bad relative location: Child: 174, RefTypespec,  Parent: 173, LogicNet, d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unopt_combo.v:70:10: Bad relative location: Child: 165, RefTypespec,  Parent: 164, LogicNet, crc.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unopt_combo.v:77:11: Bad relative location: Child: 171, RefTypespec,  Parent: 170, LogicNet, c.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_struct.v -l t_bitsel_struct.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_array_modport.v -l t_interface_array_modport.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_array_modport.v:9:20: Parented to neither scope nor design: 58, IODecl, a.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, foo_intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_port.v -l t_struct_port.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_inz.v -l t_tri_inz.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_dup2.v -l t_var_dup2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_cond.v -l t_mem_cond.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_cond.v:19:11: Bad relative location: Child: 37, RefTypespec,  Parent: 36, ArrayNet, b.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_first.v -l t_func_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_ddeep_width.v -l t_param_ddeep_width.v.log
[ERR:IG0801] Missing location information: 22, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 22, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_ddeep_width.v:24:11: Bad relative location: Child: 46, RefTypespec,  Parent: 45, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_ddeep_width.v:16:11: Bad relative location: Child: 72, RefTypespec,  Parent: 71, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_ddeep_width.v:8:11: Bad relative location: Child: 94, RefTypespec,  Parent: 93, LogicNet, odata.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_local.v -l t_gen_local.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_concat_large_bad.v -l t_concat_large_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_bad.v -l t_func_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_bad.v:18:13: Bad relative location: Child: 18, RefTypespec,  Parent: 6, Function, add.
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_bad.v Missing location information: 40, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_bad.v:36:13: Bad relative location: Child: 51, RefTypespec,  Parent: 12, Function, f.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_attr_parenstar.v -l t_attr_parenstar.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_attr_parenstar.v:32:12: Syntax error: no viable alternative at input '@ (*',
   always @ (*
            ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_attr_parenstar.v:32:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_attr_parenstar.v:35:3: Syntax error: extraneous input 'end' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'input', 'output', 'inout', 'ref', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   end
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_attr_parenstar.v:35:3:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed2.v -l t_math_signed2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_sel_range.v -l t_param_sel_range.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unopt_converge.v -l t_unopt_converge.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_rsvd_port.v -l t_var_rsvd_port.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_alw.v -l t_gen_alw.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_alw.v:61:10: Bad relative location: Child: 41, RefTypespec,  Parent: 40, LogicNet, in.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_scstruct.v -l t_trace_scstruct.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_overwide.v -l t_inst_overwide.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_overwide.v:40:10: Bad relative location: Child: 42, RefTypespec,  Parent: 41, LogicNet, inw_w31.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_overwide.v:41:10: Bad relative location: Child: 48, RefTypespec,  Parent: 47, LogicNet, inx_w11.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_overwide.v:42:11: Bad relative location: Child: 51, RefTypespec,  Parent: 50, LogicNet, outy_w92.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_overwide.v:43:11: Bad relative location: Child: 54, RefTypespec,  Parent: 53, LogicNet, outz_w22.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_overwide.v:16:11: Bad relative location: Child: 73, RefTypespec,  Parent: 72, LogicNet, inb_w61.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_overwide.v:17:11: Bad relative location: Child: 79, RefTypespec,  Parent: 78, LogicNet, outc_w30.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_overwide.v:18:11: Bad relative location: Child: 85, RefTypespec,  Parent: 84, LogicNet, outd_w73.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_a_first_cc.v -l t_a_first_cc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_basic.v -l t_assert_basic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_mism.v -l t_inst_mism.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_check.v -l t_func_check.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_v2k.v -l t_inst_v2k.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_v2k.v:34:8: Unknown port "osizedreg".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_v2k.v:36:8: Unknown port "oonewire".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_v2k.v:38:8: Unknown port "tied".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_v2k.v:40:8: Unknown port "isizedwire".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_v2k.v:41:8: Unknown port "ionewire".
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_v2k.v:67:11: Bad relative location: Child: 16, RefTypespec,  Parent: 15, LogicNet, tied_also.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_v2k.v:31:4: Unbound: 26, RefModule, sub.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_pullvec_bad.v -l t_tri_pullvec_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_modport_import.v -l t_interface_modport_import.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport_import.v:19:23: Bad relative location: Child: 25, RefTypespec,  Parent: 22, Function, myfunc.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport_import.v:16:16: Parented to neither scope nor design: 71, IODecl, data.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, test_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_graph.v -l t_tri_graph.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_graph.v:25:11: Bad relative location: Child: 36, RefTypespec,  Parent: 35, LogicNet, clk.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_lib_sub.v -l t_func_lib_sub.v.log
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_lib_sub.v Missing location information: 220, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_lib_sub.v:59:7: Bad relative location: Child: 259, RefTypespec,  Parent: 258, LogicNet, uezcjy.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_lib_sub.v:12:7: Bad relative location: Child: 92, RefTypespec,  Parent: 91, LogicNet, knquim.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_lib_sub.v:13:7: Bad relative location: Child: 98, RefTypespec,  Parent: 97, LogicNet, kqxkkr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_lib_sub.v:10:7: Bad relative location: Child: 85, RefTypespec,  Parent: 84, LogicNet, cjtmau.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_pinsizes.v -l t_var_pinsizes.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:19:10: Bad relative location: Child: 54, RefTypespec,  Parent: 53, LogicNet, i8.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:20:10: Bad relative location: Child: 60, RefTypespec,  Parent: 59, LogicNet, i16.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:21:10: Bad relative location: Child: 66, RefTypespec,  Parent: 65, LogicNet, i32.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:22:10: Bad relative location: Child: 72, RefTypespec,  Parent: 71, LogicNet, i64.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:23:10: Bad relative location: Child: 78, RefTypespec,  Parent: 77, LogicNet, i65.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:24:10: Bad relative location: Child: 84, RefTypespec,  Parent: 83, LogicNet, i128.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:25:10: Bad relative location: Child: 90, RefTypespec,  Parent: 89, LogicNet, i513.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:27:10: Bad relative location: Child: 102, RefTypespec,  Parent: 101, ArrayNet, i94a3.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:30:11: Bad relative location: Child: 109, RefTypespec,  Parent: 108, LogicNet, o8.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:31:11: Bad relative location: Child: 115, RefTypespec,  Parent: 114, LogicNet, o16.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:32:11: Bad relative location: Child: 121, RefTypespec,  Parent: 120, LogicNet, o32.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:33:11: Bad relative location: Child: 127, RefTypespec,  Parent: 126, LogicNet, o64.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:34:11: Bad relative location: Child: 133, RefTypespec,  Parent: 132, LogicNet, o65.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:35:11: Bad relative location: Child: 139, RefTypespec,  Parent: 138, LogicNet, o128.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:36:11: Bad relative location: Child: 145, RefTypespec,  Parent: 144, LogicNet, o513.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:38:11: Bad relative location: Child: 157, RefTypespec,  Parent: 156, ArrayNet, o94a3.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:40:10: Bad relative location: Child: 163, RefTypespec,  Parent: 162, LogicNet, ibv1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:41:10: Bad relative location: Child: 169, RefTypespec,  Parent: 168, LogicNet, ibv16.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:43:11: Bad relative location: Child: 175, RefTypespec,  Parent: 174, LogicNet, obv1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:44:11: Bad relative location: Child: 181, RefTypespec,  Parent: 180, LogicNet, obv16.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 20
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_portsel.v -l t_struct_portsel.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_struct_portsel.v:99:26: Bad relative location: Child: 75, RefTypespec, rel_t Parent: 74, StructNet, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_struct_portsel.v:100:26: Bad relative location: Child: 77, RefTypespec, rel_t Parent: 76, StructNet, o.
[ERR:IG0804] Missing/invalid file: 61, RefTypespec, rel_t.
[ERR:IG0804] Missing/invalid file: 68, RefTypespec, rel_t.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_struct_portsel.v:77:10: Bad relative location: Child: 50, RefTypespec,  Parent: 49, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_struct_portsel.v:78:11: Bad relative location: Child: 56, RefTypespec,  Parent: 55, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_udp.v -l t_udp.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp.v:126:11: Parented to neither scope nor design: 228, LogicNet, q.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp.v:127:11: Parented to neither scope nor design: 229, LogicNet, clk.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp.v:127:16: Parented to neither scope nor design: 230, LogicNet, d.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp.v:127:19: Parented to neither scope nor design: 231, LogicNet, set_l.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp.v:127:26: Parented to neither scope nor design: 232, LogicNet, clr_l.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp.v:115:11: Parented to neither scope nor design: 249, LogicNet, q.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp.v:116:11: Parented to neither scope nor design: 251, LogicNet, clk.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp.v:116:16: Parented to neither scope nor design: 252, LogicNet, d.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp.v:101:11: Parented to neither scope nor design: 260, LogicNet, z.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp.v:102:11: Parented to neither scope nor design: 261, LogicNet, a.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp.v:102:14: Parented to neither scope nor design: 262, LogicNet, b.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_udp.v:102:17: Parented to neither scope nor design: 263, LogicNet, sel.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 12
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen11.v -l t_interface_gen11.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_gen11.v:12:13: Bad relative location: Child: 22, RefTypespec,  Parent: 16, Function, func.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dedupe_seq_logic.v -l t_dedupe_seq_logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_langext_3.v -l t_langext_3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_first.v -l t_clk_first.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_first.v:157:10: Bad relative location: Child: 357, RefTypespec,  Parent: 356, LogicNet, a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_first.v:158:11: Bad relative location: Child: 365, RefTypespec,  Parent: 364, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_first.v:159:11: Bad relative location: Child: 373, RefTypespec,  Parent: 372, LogicNet, q2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_bad_sv.v -l t_var_bad_sv.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_sv.v:7:7: Syntax error: mismatched input 'do' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   reg do;
       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_sv.v:7:7:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_sv.v:8:13: Syntax error: no viable alternative at input 'mod mod (.do',
   mod mod (.do(bar));
             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_sv.v:8:13:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_sv.v:8:12: Syntax error: no viable alternative at input '(.',
   mod mod (.do(bar));
            ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_sv.v:8:12:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen4.v -l t_interface_gen4.v.log
[ERR:IG0810] Invalid location: 11, InterfaceTypespec, ifc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_func.v -l t_enum_func.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_func.v:17:13: Bad relative location: Child: 32, RefTypespec,  Parent: 29, Function, f_enum_inv.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_index.v -l t_gen_index.v.log
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_index.v Missing location information: 65, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_index.v:17:16: Bad relative location: Child: 185, Operation,  Parent: 187, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_index.v:15:15: Bad relative location: Child: 184, Constant,  Parent: 185, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_index.v:16:15: Bad relative location: Child: 186, Constant,  Parent: 185, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_index.v:17:16: Bad relative location: Child: 195, Operation,  Parent: 197, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_index.v:15:15: Bad relative location: Child: 194, Constant,  Parent: 195, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_index.v:16:15: Bad relative location: Child: 196, Constant,  Parent: 195, Operation, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_first.v -l t_inst_first.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:53:10: Unknown port "o_w5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:54:10: Unknown port "o_w5_d1r".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:55:10: Unknown port "o_w40".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:56:10: Unknown port "o_w104".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:58:10: Unknown port "i_w5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:59:10: Unknown port "i_w40".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:60:10: Unknown port "i_w104".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:68:10: Unknown port "o2_com".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:69:10: Unknown port "i2_com".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:70:10: Unknown port "wide_for_trace".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:71:10: Unknown port "wide_for_trace_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:74:9: Unknown port "o_seq_d1r".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:75:9: Unknown port "o_com".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:78:9: Unknown port "i_seq".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:79:9: Unknown port "i_com".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:50:4: Unbound: 32, RefModule, a.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:67:4: Unbound: 83, RefModule, b.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 17
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_multidriven_bad.v -l t_lint_multidriven_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_multidriven_bad.v:14:10: Bad relative location: Child: 61, RefTypespec,  Parent: 60, LogicNet, a0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_multidriven_bad.v:15:10: Bad relative location: Child: 67, RefTypespec,  Parent: 66, LogicNet, d0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_multidriven_bad.v:16:10: Bad relative location: Child: 73, RefTypespec,  Parent: 72, LogicNet, d1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_multidriven_bad.v:17:11: Bad relative location: Child: 76, RefTypespec,  Parent: 75, LogicNet, out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_multidriven_bad.v:18:11: Bad relative location: Child: 79, RefTypespec,  Parent: 78, LogicNet, out2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_overcmp.v -l t_var_overcmp.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overcmp.v:80:10: Bad relative location: Child: 54, RefTypespec,  Parent: 53, LogicNet, dval1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overcmp.v:81:10: Bad relative location: Child: 60, RefTypespec,  Parent: 59, LogicNet, dbgsel.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overcmp.v:82:11: Bad relative location: Child: 63, RefTypespec,  Parent: 62, LogicNet, dout0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overcmp.v:119:10: Bad relative location: Child: 112, RefTypespec,  Parent: 111, LogicNet, dval1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overcmp.v:120:10: Bad relative location: Child: 118, RefTypespec,  Parent: 117, LogicNet, dbgsel.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overcmp.v:121:11: Bad relative location: Child: 121, RefTypespec,  Parent: 120, LogicNet, dout1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overcmp.v:15:10: Bad relative location: Child: 210, RefTypespec,  Parent: 209, LogicNet, dval0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overcmp.v:16:10: Bad relative location: Child: 216, RefTypespec,  Parent: 215, LogicNet, dval1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overcmp.v:17:10: Bad relative location: Child: 222, RefTypespec,  Parent: 221, LogicNet, dbgsel_w.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_overcmp.v:18:11: Bad relative location: Child: 228, RefTypespec,  Parent: 227, LogicNet, dout.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 10
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_little.v -l t_select_little.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_write1.v -l t_case_write1.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_write1.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_write1.v:21:4: Unbound: 11, RefModule, tasks.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_type2.v -l t_param_type2.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_type2.v:15:11: Bad relative location: Child: 44, RefTypespec,  Parent: 43, LogicNet, ob.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_multi_io.v -l t_mem_multi_io.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_quad.v -l t_order_quad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_quad.v:8:10: Bad relative location: Child: 45, RefTypespec,  Parent: 44, LogicNet, a0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_order_quad.v:9:11: Bad relative location: Child: 51, RefTypespec,  Parent: 50, LogicNet, y.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_write2.v -l t_case_write2.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_write2.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_write2.v:21:4: Unbound: 11, RefModule, tasks.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_ref_bad3.v -l t_var_ref_bad3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_multidim.v -l t_mem_multidim.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_lib.v -l t_flag_lib.v.log
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_lib.v:8:4: Unbound: 7, RefModule, a.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_auto1.v -l t_case_auto1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_var_bad.v -l t_gen_var_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_shift_sel.v -l t_math_shift_sel.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_shift_sel.v:78:10: Bad relative location: Child: 16, RefTypespec,  Parent: 15, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_shift_sel.v:79:11: Bad relative location: Child: 22, RefTypespec,  Parent: 21, LogicNet, out1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_shift_sel.v:79:11: Bad relative location: Child: 28, RefTypespec,  Parent: 27, LogicNet, out2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_dup_bad.v -l t_dpi_dup_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_dup_bad.v:11:43: Bad relative location: Child: 9, RefTypespec,  Parent: 6, FunctionDecl, oth_f_int1.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_dup_bad.v:11:68: Parented to neither scope nor design: 10, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_dup_bad.v:12:47: Bad relative location: Child: 16, RefTypespec,  Parent: 13, FunctionDecl, oth_f_int2.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_dup_bad.v:12:72: Parented to neither scope nor design: 17, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_dup_bad.v:12:85: Parented to neither scope nor design: 20, IODecl, bad.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_first_a.v -l t_param_first_a.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first_a.v:17:11: Bad relative location: Child: 30, RefTypespec,  Parent: 29, LogicNet, par.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first_a.v:18:11: Bad relative location: Child: 36, RefTypespec,  Parent: 35, LogicNet, varwidth.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first_a.v:21:4: Unbound: 16, RefModule, b.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_splitord.v -l t_alw_splitord.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen10.v -l t_interface_gen10.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_gen10.v:12:13: Bad relative location: Child: 19, RefTypespec,  Parent: 13, Function, func.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_static_elab.v -l t_static_elab.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_static_elab.v:17:13: Bad relative location: Child: 28, RefTypespec, five_t Parent: 6, Function, gimme_five.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_static_elab.v:25:13: Bad relative location: Child: 40, RefTypespec, five_style_t Parent: 8, Function, gimme_high_five.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bench_mux4k.v -l t_bench_mux4k.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bench_mux4k.v:16:19: Bad relative location: Child: 493, Constant,  Parent: 494, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bench_mux4k.v:12:19: Bad relative location: Child: 495, Constant,  Parent: 494, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bench_mux4k.v:15:20: Bad relative location: Child: 503, Constant,  Parent: 504, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bench_mux4k.v:11:20: Bad relative location: Child: 465, Constant,  Parent: 466, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bench_mux4k.v:16:19: Bad relative location: Child: 467, Constant,  Parent: 466, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bench_mux4k.v:12:19: Bad relative location: Child: 469, Constant,  Parent: 468, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bench_mux4k.v:15:20: Bad relative location: Child: 477, Constant,  Parent: 478, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bench_mux4k.v:11:20: Bad relative location: Child: 485, Constant,  Parent: 486, Operation, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_noinl.v -l t_func_noinl.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_noinl.v:78:13: Bad relative location: Child: 17, RefTypespec,  Parent: 11, Function, no_inline_function.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_noinl.v:75:10: Bad relative location: Child: 176, RefTypespec,  Parent: 175, LogicNet, inp.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_noinl.v:76:11: Bad relative location: Child: 182, RefTypespec,  Parent: 181, LogicNet, outp.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_ccall.v -l t_inst_ccall.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_life.v -l t_var_life.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_loop_bad.v -l t_order_loop_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_negative.v -l t_select_negative.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vpi_memory.v -l t_vpi_memory.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_array.v -l t_gate_array.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gate_array.v:75:10: Bad relative location: Child: 145, RefTypespec,  Parent: 144, LogicNet, a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gate_array.v:76:10: Bad relative location: Child: 151, RefTypespec,  Parent: 150, LogicNet, b.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gate_array.v:77:11: Bad relative location: Child: 154, RefTypespec,  Parent: 153, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_struct3.v -l t_bitsel_struct3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unopt_array.v -l t_unopt_array.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unopt_array.v:73:10: Bad relative location: Child: 56, RefTypespec,  Parent: 55, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unopt_array.v:74:11: Bad relative location: Child: 62, RefTypespec,  Parent: 61, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_gen.v -l t_tri_gen.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_cond_const.v -l t_gen_cond_const.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pow5.v -l t_math_pow5.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_equal.v -l t_math_equal.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_width_bad.v -l t_lint_width_bad.v.log
[ERR:IG0801] Missing location information: 31, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 31, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_const_bad.v -l t_bitsel_const_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_swap.v -l t_math_swap.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_swap.v:83:10: Bad relative location: Child: 282, RefTypespec,  Parent: 281, LogicNet, Operand1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_swap.v:84:10: Bad relative location: Child: 290, RefTypespec,  Parent: 289, LogicNet, Operand2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_swap.v:86:11: Bad relative location: Child: 301, RefTypespec,  Parent: 300, LogicNet, Quotient.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_swap.v:86:11: Bad relative location: Child: 309, RefTypespec,  Parent: 308, LogicNet, Remainder.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_runflag_seed.v -l t_runflag_seed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_port_array.v -l t_inst_port_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_for_overlap.v -l t_gen_for_overlap.v.log
[ERR:IG0801] Missing location information: 17, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 17, RefTypespec, .
[ERR:IG0801] Missing location information: 30, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 30, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_block_redecl_bad.v -l t_lint_block_redecl_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_langext_1.v -l t_langext_1.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_1.v:37:11: Bad relative location: Child: 30, RefTypespec,  Parent: 29, LogicNet, res.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_xinitial_0.v -l t_flag_xinitial_0.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_xinitial_0.v:11:11: Bad relative location: Child: 24, RefTypespec,  Parent: 23, LogicNet, value.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_lib_library.v -l t_pp_lib_library.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib_library.v:7:11: Unknown macro "WIDTH".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib_library.v:7:10: Syntax error: no viable alternative at input '[SURELOG_MACRO_NOT_DEFINED:WIDTH!!!',
   input [SURELOG_MACRO_NOT_DEFINED:WIDTH!!! -1:0] a;
          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib_library.v:7:10:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib_library.v:7:45: Syntax error: extraneous input '-' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'input', 'output', 'inout', 'ref', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   input [SURELOG_MACRO_NOT_DEFINED:WIDTH!!! -1:0] a;
                                             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib_library.v:7:45:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib_library.v:7: Unknown macro "WIDTH".
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_x_bad.v -l t_case_x_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_x_bad.v:11:10: Bad relative location: Child: 33, RefTypespec,  Parent: 32, LogicNet, value.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_implicit_port.v -l t_lint_implicit_port.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_import_name_bad.v -l t_lint_import_name_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_repeat.v -l t_repeat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_dup_bad.v -l t_mod_dup_bad.v.log
[WRN:CP0334] ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_dup_bad.v:13:1: Colliding compilation unit name: "a",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_dup_bad.v:6:1: previous usage.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_open.v -l t_dpi_open.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:56:28: Bad relative location: Child: 11, RefTypespec,  Parent: 8, FunctionDecl, dpii_failure.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:58:55: Parented to neither scope nor design: 14, IODecl, u.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:62:59: Parented to neither scope nor design: 27, IODecl, c.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:62:61: Parented to neither scope nor design: 30, IODecl, p.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:62:63: Parented to neither scope nor design: 32, IODecl, u.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:62:76: Parented to neither scope nor design: 34, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:62:93: Parented to neither scope nor design: 45, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:63:59: Parented to neither scope nor design: 58, IODecl, c.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:63:61: Parented to neither scope nor design: 61, IODecl, p.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:63:63: Parented to neither scope nor design: 63, IODecl, u.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:63:83: Parented to neither scope nor design: 65, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:63:107: Parented to neither scope nor design: 80, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:64:59: Parented to neither scope nor design: 97, IODecl, c.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:64:61: Parented to neither scope nor design: 100, IODecl, p.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:64:63: Parented to neither scope nor design: 102, IODecl, u.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:64:83: Parented to neither scope nor design: 104, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:64:110: Parented to neither scope nor design: 125, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:65:59: Parented to neither scope nor design: 148, IODecl, c.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:65:61: Parented to neither scope nor design: 151, IODecl, p.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:65:63: Parented to neither scope nor design: 153, IODecl, u.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:65:83: Parented to neither scope nor design: 155, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:65:113: Parented to neither scope nor design: 182, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:67:59: Parented to neither scope nor design: 211, IODecl, c.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:67:61: Parented to neither scope nor design: 214, IODecl, p.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:67:63: Parented to neither scope nor design: 216, IODecl, u.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:67:83: Parented to neither scope nor design: 218, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:67:107: Parented to neither scope nor design: 232, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:68:59: Parented to neither scope nor design: 248, IODecl, c.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:68:61: Parented to neither scope nor design: 251, IODecl, p.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:68:63: Parented to neither scope nor design: 253, IODecl, u.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:68:83: Parented to neither scope nor design: 255, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:68:110: Parented to neither scope nor design: 275, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:69:59: Parented to neither scope nor design: 297, IODecl, c.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:69:61: Parented to neither scope nor design: 300, IODecl, p.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:69:63: Parented to neither scope nor design: 302, IODecl, u.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:69:83: Parented to neither scope nor design: 304, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:69:113: Parented to neither scope nor design: 330, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:71:57: Parented to neither scope nor design: 358, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:71:74: Parented to neither scope nor design: 369, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:72:61: Parented to neither scope nor design: 382, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:72:80: Parented to neither scope nor design: 393, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:73:59: Parented to neither scope nor design: 406, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:73:77: Parented to neither scope nor design: 417, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:74:57: Parented to neither scope nor design: 430, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:74:74: Parented to neither scope nor design: 441, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:75:65: Parented to neither scope nor design: 454, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:75:86: Parented to neither scope nor design: 465, IODecl, o.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_open.v:77:28: Bad relative location: Child: 479, RefTypespec,  Parent: 476, FunctionDecl, dpii_failed.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 48
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_twoedge.v -l t_mem_twoedge.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_twoedge.v:86:10: Bad relative location: Child: 81, RefTypespec,  Parent: 80, LogicNet, en.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_twoedge.v:87:10: Bad relative location: Child: 87, RefTypespec,  Parent: 86, LogicNet, a0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_twoedge.v:88:10: Bad relative location: Child: 93, RefTypespec,  Parent: 92, LogicNet, a1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_twoedge.v:89:10: Bad relative location: Child: 99, RefTypespec,  Parent: 98, LogicNet, d0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_twoedge.v:90:10: Bad relative location: Child: 105, RefTypespec,  Parent: 104, LogicNet, d1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_twoedge.v:91:11: Bad relative location: Child: 108, RefTypespec,  Parent: 107, LogicNet, out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_twoedge.v:92:11: Bad relative location: Child: 111, RefTypespec,  Parent: 110, LogicNet, out2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package.v -l t_package.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_package.v:15:13: Bad relative location: Child: 27, RefTypespec,  Parent: 17, Function, plusone.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_package.v:22:13: Bad relative location: Child: 44, RefTypespec,  Parent: 34, Function, plustwo.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_package.v:8:10: Bad relative location: Child: 57, RefTypespec,  Parent: 51, Function, unit_plusone.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_for2.v -l t_gen_for2.v.log
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_qw.v -l t_dpi_qw.v.log
[ERR:IG0801] Missing location information: 24, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 24, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_qw.v:32:12: Bad relative location: Child: 36, RefTypespec,  Parent: 35, LogicNet, value.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_qw.v:13:62: Parented to neither scope nor design: 47, IODecl, i.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_fdup.v -l t_gate_fdup.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gate_fdup.v:9:11: Bad relative location: Child: 22, RefTypespec,  Parent: 21, LogicNet, f.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gate_fdup.v:10:10: Bad relative location: Child: 30, RefTypespec,  Parent: 29, LogicNet, a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gate_fdup.v:10:10: Bad relative location: Child: 38, RefTypespec,  Parent: 37, LogicNet, b.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gate_fdup.v:28:11: Bad relative location: Child: 58, RefTypespec,  Parent: 57, LogicNet, f.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gate_fdup.v:29:10: Bad relative location: Child: 64, RefTypespec,  Parent: 63, LogicNet, a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gate_fdup.v:29:10: Bad relative location: Child: 70, RefTypespec,  Parent: 69, LogicNet, b.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_init_bug.v -l t_for_init_bug.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_for_init_bug.v:18:11: Bad relative location: Child: 63, RefTypespec,  Parent: 62, LogicNet, priority_mask.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_for_init_bug.v:20:10: Bad relative location: Child: 71, RefTypespec,  Parent: 70, LogicNet, muxed_requests.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_tri.v -l t_math_tri.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_question.v -l t_assert_question.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_assert_question.v:14:10: Bad relative location: Child: 62, RefTypespec,  Parent: 61, BitVar, sel.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_assert_question.v:15:10: Bad relative location: Child: 65, RefTypespec,  Parent: 64, BitVar, a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_assert_question.v:16:10: Bad relative location: Child: 68, RefTypespec,  Parent: 67, BitVar, c.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_assert_question.v:17:11: Bad relative location: Child: 71, RefTypespec,  Parent: 70, BitVar, dout.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_esc_bad.v -l t_display_esc_bad.v.log
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/Verilator/t_display_esc_bad.v:8:20: Unknown escaped sequence '\y'.
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/Verilator/t_display_esc_bad.v:8:22: Unknown escaped sequence '\z'.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_signed.v -l t_display_signed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_accessors.v -l t_dpi_accessors.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_accessors_macros_inc.vh:14:13: Bad relative location: Child: 145, RefTypespec,  Parent: 57, Function, a_read.
[ERR:IG0801] Missing location information: 144, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 144, RefTypespec, .
[ERR:IG0801] Missing location information: 158, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 158, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_accessors_macros_inc.vh:14:13: Bad relative location: Child: 174, RefTypespec,  Parent: 65, Function, b_read.
[ERR:IG0801] Missing location information: 173, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 173, RefTypespec, .
[ERR:IG0801] Missing location information: 187, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 187, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_accessors_macros_inc.vh:14:13: Bad relative location: Child: 203, RefTypespec,  Parent: 73, Function, mem32_read.
[ERR:IG0801] Missing location information: 202, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 202, RefTypespec, .
[ERR:IG0801] Missing location information: 217, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 217, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_accessors_macros_inc.vh:14:13: Bad relative location: Child: 234, RefTypespec,  Parent: 81, Function, c_read.
[ERR:IG0801] Missing location information: 233, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 233, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_accessors_macros_inc.vh:14:13: Bad relative location: Child: 248, RefTypespec,  Parent: 85, Function, d_read.
[ERR:IG0801] Missing location information: 247, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 247, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_accessors_macros_inc.vh:14:13: Bad relative location: Child: 262, RefTypespec,  Parent: 89, Function, e_read.
[ERR:IG0801] Missing location information: 261, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 261, RefTypespec, .
[ERR:IG0801] Missing location information: 275, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 275, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_accessors_macros_inc.vh:14:13: Bad relative location: Child: 291, RefTypespec,  Parent: 97, Function, f_read.
[ERR:IG0801] Missing location information: 290, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 290, RefTypespec, .
[ERR:IG0801] Missing location information: 304, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 304, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_accessors_macros_inc.vh:14:13: Bad relative location: Child: 320, RefTypespec,  Parent: 105, Function, b_slice_read.
[ERR:IG0801] Missing location information: 319, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 319, RefTypespec, .
[ERR:IG0801] Missing location information: 335, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 335, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_accessors_macros_inc.vh:14:13: Bad relative location: Child: 351, RefTypespec,  Parent: 113, Function, mem32_slice_read.
[ERR:IG0801] Missing location information: 350, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 350, RefTypespec, .
[ERR:IG0801] Missing location information: 376, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 376, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_accessors_macros_inc.vh:14:13: Bad relative location: Child: 398, RefTypespec,  Parent: 121, Function, d_slice_read.
[ERR:IG0801] Missing location information: 397, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 397, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_accessors_macros_inc.vh:14:13: Bad relative location: Child: 414, RefTypespec,  Parent: 125, Function, l1_read.
[ERR:IG0801] Missing location information: 413, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 413, RefTypespec, .
[ERR:IG0801] Missing location information: 451, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 451, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_accessors_macros_inc.vh:14:13: Bad relative location: Child: 481, RefTypespec,  Parent: 133, Function, l2_read.
[ERR:IG0801] Missing location information: 480, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 480, RefTypespec, .
[ERR:IG0801] Missing location information: 502, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 502, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 54
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_count.v -l t_for_count.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enumeration.v -l t_enumeration.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unused_iface_bad.v -l t_lint_unused_iface_bad.v.log
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, dummy_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_iff.v -l t_iff.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_suggest_bad.v -l t_var_suggest_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_func.v -l t_param_func.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_func.v:21:14: Bad relative location: Child: 22, RefTypespec,  Parent: 6, Function, sum.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_restore_bad.v -l t_lint_restore_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_comp.v -l t_assert_comp.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_tieout.v -l t_var_tieout.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_misarray_bad.v -l t_inst_misarray_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_set.v -l t_select_set.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_while.v -l t_func_while.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_while.v:13:13: Bad relative location: Child: 14, RefTypespec,  Parent: 6, Function, clog2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_while.v:21:13: Bad relative location: Child: 53, RefTypespec,  Parent: 8, Function, tdw.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_gate.v -l t_tri_gate.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_gate.v:36:2: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_gate.v:36:37: Syntax error: extraneous input '"Unknown test name"' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
 SURELOG_MACRO_NOT_DEFINED:error!!!  "Unknown test name"
                                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_gate.v:36:37:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_gate.v:36: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_slot.v -l t_mem_slot.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slot.v:11:11: Bad relative location: Child: 29, RefTypespec,  Parent: 28, LogicNet, SlotIdx.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slot.v:14:11: Bad relative location: Child: 37, RefTypespec,  Parent: 36, LogicNet, SlotToReturn.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slot.v:15:11: Bad relative location: Child: 43, RefTypespec,  Parent: 42, LogicNet, OutputVal.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_setout_bad.v -l t_lint_setout_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_select.v -l t_tri_select.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_select.v:4:15: Bad relative location: Child: 188, Constant,  Parent: 189, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_select.v:4:15: Bad relative location: Child: 196, Constant,  Parent: 197, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_select.v:4:15: Bad relative location: Child: 204, Constant,  Parent: 205, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_select.v:4:15: Bad relative location: Child: 214, Constant,  Parent: 215, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_select.v:4:15: Bad relative location: Child: 222, Constant,  Parent: 223, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_select.v:4:15: Bad relative location: Child: 230, Constant,  Parent: 231, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_select.v:4:15: Bad relative location: Child: 238, Constant,  Parent: 239, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_select.v:4:15: Bad relative location: Child: 246, Constant,  Parent: 247, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_select.v:4:15: Bad relative location: Child: 254, Constant,  Parent: 255, Operation, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bad_range2.v -l t_select_bad_range2.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_bad_range2.v:46:11: Bad relative location: Child: 24, RefTypespec,  Parent: 23, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_bad_range2.v:47:11: Bad relative location: Child: 30, RefTypespec,  Parent: 29, LogicNet, out32.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_bad_range2.v:48:11: Bad relative location: Child: 36, RefTypespec,  Parent: 35, LogicNet, out10.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_missing.v -l t_gen_missing.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_missing.v:13:2: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_missing.v:13:37: Syntax error: extraneous input '"Bad Test"' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
 SURELOG_MACRO_NOT_DEFINED:error!!!  "Bad Test"
                                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_missing.v:13:37:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_missing.v:13: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_array_partial.v -l t_inst_array_partial.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_array_partial.v:18:21: Bad relative location: Child: 53, Port, allbits Parent: 51, ModuleArray, i_sub2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_array_partial.v:19:7: Bad relative location: Child: 55, Port, twobits Parent: 51, ModuleArray, i_sub2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_array_partial.v:20:7: Bad relative location: Child: 59, Port, bitout Parent: 51, ModuleArray, i_sub2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_wideconst.v -l t_inst_wideconst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_file.v -l t_mem_file.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_file.v:85:10: Bad relative location: Child: 92, RefTypespec,  Parent: 91, LogicNet, r1_ad.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_file.v:86:11: Bad relative location: Child: 98, RefTypespec,  Parent: 97, LogicNet, r1_d_d2r.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_file.v:88:10: Bad relative location: Child: 105, RefTypespec,  Parent: 104, LogicNet, r2_ad.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_file.v:89:11: Bad relative location: Child: 111, RefTypespec,  Parent: 110, LogicNet, r2_d_d2r.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_file.v:91:10: Bad relative location: Child: 118, RefTypespec,  Parent: 117, LogicNet, w1_a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_file.v:92:10: Bad relative location: Child: 124, RefTypespec,  Parent: 123, LogicNet, w1_d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_file.v:94:10: Bad relative location: Child: 131, RefTypespec,  Parent: 130, LogicNet, w2_a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_file.v:95:10: Bad relative location: Child: 137, RefTypespec,  Parent: 136, LogicNet, w2_d.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_types.v -l t_func_types.v.log
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:25:12: Unbound: 270, ChandleVar, c.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:8:13: Bad relative location: Child: 33, RefTypespec,  Parent: 6, Function, int123.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:10:13: Bad relative location: Child: 38, RefTypespec,  Parent: 8, Function, f_bit.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:11:13: Bad relative location: Child: 47, RefTypespec,  Parent: 10, Function, f_int.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:12:13: Bad relative location: Child: 56, RefTypespec,  Parent: 12, Function, f_byte.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:13:13: Bad relative location: Child: 65, RefTypespec,  Parent: 14, Function, f_shortint.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:14:13: Bad relative location: Child: 74, RefTypespec,  Parent: 16, Function, f_longint.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:15:13: Bad relative location: Child: 83, RefTypespec,  Parent: 18, Function, f_chandle.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:18:13: Bad relative location: Child: 91, RefTypespec,  Parent: 20, Function, g_bit.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:19:13: Bad relative location: Child: 100, RefTypespec,  Parent: 22, Function, g_int.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:20:13: Bad relative location: Child: 109, RefTypespec,  Parent: 24, Function, g_byte.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:21:13: Bad relative location: Child: 118, RefTypespec,  Parent: 26, Function, g_shortint.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:22:13: Bad relative location: Child: 127, RefTypespec,  Parent: 28, Function, g_longint.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_types.v:23:13: Bad relative location: Child: 136, RefTypespec,  Parent: 30, Function, g_chandle.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 14
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_real_param.v -l t_func_real_param.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_real_param.v:10:13: Bad relative location: Child: 9, RefTypespec,  Parent: 6, Function, get_real_one.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unroll_forfor.v -l t_unroll_forfor.v.log
[ERR:IG0801] Missing location information: 11, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 11, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unroll_forfor.v:14:10: Bad relative location: Child: 88, RefTypespec,  Parent: 87, LogicNet, in.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_readmem_bad_end.v -l t_sys_readmem_bad_end.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_slice.v -l t_bitsel_slice.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bitsel_slice.v:75:10: Bad relative location: Child: 24, RefTypespec,  Parent: 23, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_bitsel_slice.v:77:11: Bad relative location: Child: 27, RefTypespec,  Parent: 26, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_crc.v -l t_func_crc.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_crc.v:59:13: Bad relative location: Child: 55, RefTypespec,  Parent: 8, Function, reverse.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_crc.v:68:13: Bad relative location: Child: 93, RefTypespec,  Parent: 10, Function, newcrc.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_crc.v:49:13: Bad relative location: Child: 16, RefTypespec,  Parent: 6, Function, crc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_multitop_sig.v -l t_multitop_sig.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_slice_cond.v -l t_slice_cond.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_slice_cond.v:17:10: Bad relative location: Child: 113, RefTypespec,  Parent: 112, LogicNet, d0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_slice_cond.v:17:10: Bad relative location: Child: 119, RefTypespec,  Parent: 118, LogicNet, d1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_slice_cond.v:19:11: Bad relative location: Child: 131, RefTypespec,  Parent: 130, LogicNet, dataout.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_under2.v -l t_func_under2.v.log
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_under2.v Missing location information: 11, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_under2.v Missing location information: 27, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_under2.v:16:11: Bad relative location: Child: 77, RefTypespec,  Parent: 76, IntegerNet, val.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_packed_assign.v -l t_mem_packed_assign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_v.v -l t_func_v.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface.v -l t_interface.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface.v:87:14: Parented to neither scope nor design: 389, IODecl, req.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface.v:88:14: Parented to neither scope nor design: 390, IODecl, grt.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface.v:93:14: Parented to neither scope nor design: 387, IODecl, req.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface.v:94:14: Parented to neither scope nor design: 388, IODecl, grt.
[ERR:IG0801] Missing location information: 28, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 28, RefTypespec, .
[ERR:IG0801] Missing location information: 40, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 40, RefTypespec, .
[ERR:IG0810] Invalid location: 8, InterfaceTypespec, handshake.
[ERR:IG0801] Missing location information: 186, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 186, RefTypespec, .
[ERR:IG0801] Missing location information: 198, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 198, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 13
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_genfor_hier.v -l t_genfor_hier.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_readmem_bad_notfound.v -l t_sys_readmem_bad_notfound.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_port_bad.v -l t_var_port_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sv_conditional.v -l t_sv_conditional.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_first_b.v -l t_inst_first_b.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first_b.v:20:10: Bad relative location: Child: 25, RefTypespec,  Parent: 24, LogicNet, i2_com.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first_b.v:21:11: Bad relative location: Child: 31, RefTypespec,  Parent: 30, LogicNet, o2_com.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first_b.v:22:10: Bad relative location: Child: 37, RefTypespec,  Parent: 36, LogicNet, wide_for_trace.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first_b.v:23:10: Bad relative location: Child: 43, RefTypespec,  Parent: 42, LogicNet, wide_for_trace_2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_unaligned.v -l t_struct_unaligned.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_scope_bad.v -l t_param_scope_bad.v.log
[ERR:IG0801] Missing location information: 14, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 14, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_scope_bad.v:10:10: Bad relative location: Child: 53, RefTypespec,  Parent: 52, LogicNet, value.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_huge_sub3.v -l t_case_huge_sub3.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge_sub3.v:14:10: Bad relative location: Child: 3081, RefTypespec,  Parent: 3080, LogicNet, index.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge_sub3.v:15:11: Bad relative location: Child: 3087, RefTypespec,  Parent: 3086, LogicNet, outr.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_array_nocolon_bad.v -l t_interface_array_nocolon_bad.v.log
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, foo_intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_embed1.v -l t_embed1.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:42:8: Unknown port "bit_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:43:8: Unknown port "vec_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:44:8: Unknown port "wide_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:45:8: Unknown port "did_init_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:48:8: Unknown port "bit_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:49:8: Unknown port "vec_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:50:8: Unknown port "wide_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:51:8: Unknown port "is_ref".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:63:8: Unknown port "bit_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:64:8: Unknown port "vec_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:65:8: Unknown port "wide_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:66:8: Unknown port "did_init_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:69:8: Unknown port "bit_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:70:8: Unknown port "vec_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:71:8: Unknown port "wide_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:72:8: Unknown port "is_ref".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:39:4: Unbound: 7, RefModule, reference.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:60:4: Unbound: 35, RefModule, test.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 18
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_wfatal.v -l t_flag_wfatal.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_initarray_nonarray.v -l t_initarray_nonarray.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_param.v -l t_select_param.v.log
[ERR:IG0801] Missing location information: 11, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 11, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_detectarray_3.v -l t_detectarray_3.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_detectarray_3.v:17:11: Bad relative location: Child: 67, RefTypespec,  Parent: 66, LogicNet, res.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_huge.v -l t_case_huge.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:56:7: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:59:7: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:63:7: Unknown port "outr".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:66:7: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:77:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:78:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:79:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:81:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:84:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:85:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:86:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:88:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:91:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:92:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:93:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:95:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:98:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:99:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:100:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:102:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:105:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:106:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:107:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:109:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:112:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:113:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:114:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:116:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:119:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:120:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:121:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:123:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:126:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:127:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:128:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:130:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:134:11: Unknown port "outq".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:136:11: Unknown port "index".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:54:4: Unbound: 7, RefModule, sub2.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:61:4: Unbound: 17, RefModule, sub3.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:75:4: Unbound: 29, RefModule, s0.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:82:4: Unbound: 45, RefModule, s1.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:89:4: Unbound: 61, RefModule, s2.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:96:4: Unbound: 77, RefModule, s3.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:103:4: Unbound: 93, RefModule, s4.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:110:4: Unbound: 109, RefModule, s5.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:117:4: Unbound: 125, RefModule, s6.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:124:4: Unbound: 141, RefModule, s7.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:132:4: Unbound: 157, RefModule, q.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 49
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_powerdn.v -l t_clk_powerdn.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_param_another_bad.v -l t_interface_param_another_bad.v.log
[ERR:IG0810] Invalid location: 8, InterfaceTypespec, simple_bus.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_mismodport_bad.v -l t_interface_mismodport_bad.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_mismodport_bad.v:9:32: Parented to neither scope nor design: 55, IODecl, ok.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, ifc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_first.v -l t_param_first.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:37:8: Unknown port "varwidth".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:40:8: Unknown port "par".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:44:8: Unknown port "varwidth".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:47:8: Unknown port "par".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:51:8: Unknown port "varwidth".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:54:8: Unknown port "par".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:58:8: Unknown port "varwidth".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:61:8: Unknown port "par".
[ERR:IG0801] Missing location information: 68, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 68, RefTypespec, .
[ERR:IG0801] Missing location information: 95, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 95, RefTypespec, .
[ERR:IG0801] Missing location information: 105, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 105, RefTypespec, .
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:34:4: Unbound: 111, RefModule, a1.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:41:4: Unbound: 121, RefModule, a2.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:48:4: Unbound: 131, RefModule, a3.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:55:4: Unbound: 141, RefModule, a4.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 18
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc.v -l t_preproc.v.log
[SNT:PP0106] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:245:14: Syntax error: no viable alternative at input '`define\n',
Not a \`define
              ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:245:14:.
[SNT:PP0106] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:284:8: Syntax error: no viable alternative at input '`define /* multi\t\\n\t line1*/',
`define /* multi	\
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:284:8:.
[SNT:PP0106] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:475:18: Syntax error: no viable alternative at input '`define ESC(name) \',
`define ESC(name) \`CAT(name,suffix)
                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:475:18:.
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc2.vh:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/<t_preproc_inc3.vh>".
[ERR:PP0115] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:63:9: Recursive macro definition for "withparam",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:63:9: macro used in macro "withparam".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:63:1: Unknown macro "withparam".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:63:17: Unknown macro "withparam".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:63:43: Unknown macro "withparam".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:63:59: Unknown macro "withparam".
[ERR:PP0116] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:158:18: Illegal unterminated string: >>"E@QZB\T)eU\pC#C|7=\$J$##A[@-@{Qk]
<<.
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:251:9: Unused macro argument "l".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:263:29: Unknown macro "error".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:266:29: Unknown macro "error".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:293:1: Unknown macro "bug202".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:318:9: Unused macro argument "log".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:372:9: Unused macro argument "d".
[ERR:PP0110] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:378:1: Macro instantiation omits parenthesis for "REPEAT_3",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:375:9: macro definition has arguments.
[ERR:PP0109] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:755: Macro instantiation omits argument 1 (d) for "REPEAT_3",
${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:375:9: No default value for argument 1 (d) in macro definition.
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:386: Undefining an unknown macro "T_PREPROC_INC4".
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:396:1: Undefining an unknown macro "TEMP".
[WRN:PP0114] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:418:9: Undefined macro argument "b".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:425:1: Unknown macro "XTYPE_frame".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:442:1: Unknown macro "QA".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:462:9: Unused macro argument "name".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:469:9: Unused macro argument "name".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:469:9: Unused macro argument "name2".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:478:20: Unknown macro "ESC".
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:479: Undefining an unknown macro "ESC".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:482:9: Unused macro argument "name".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:488:9: Unused macro argument "name".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:495:9: Unused macro argument "name".
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:504: Undefining an unknown macro "UNKNOWN".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:505:21: Unknown macro "UNKNOWN".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:514:9: Unused macro argument "name".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:519:9: Unused macro argument "name".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:543:9: Unused macro argument "foo".
[WRN:PP0114] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:547:9: Undefined macro argument "XXE_".
[WRN:PP0114] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:554:9: Undefined macro argument "XYE_".
[WRN:PP0114] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:561:9: Undefined macro argument "XXS_".
[WRN:PP0114] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:568:9: Undefined macro argument "XYS_".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:617:1: Unknown macro "dbg_hdl".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:620:9: Unused macro argument "LVL".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:637:8: Unknown macro "SV_COV_START".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:638:8: Unknown macro "SV_COV_STOP".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:639:8: Unknown macro "SV_COV_RESET".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:640:8: Unknown macro "SV_COV_CHECK".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:641:8: Unknown macro "SV_COV_MODULE".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:642:8: Unknown macro "SV_COV_HIER".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:643:8: Unknown macro "SV_COV_ASSERTION".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:644:8: Unknown macro "SV_COV_FSM_STATE".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:645:8: Unknown macro "SV_COV_STATEMENT".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:646:8: Unknown macro "SV_COV_TOGGLE".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:647:8: Unknown macro "SV_COV_OVERFLOW".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:648:8: Unknown macro "SV_COV_ERROR".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:649:8: Unknown macro "SV_COV_NOCOV".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:650:8: Unknown macro "SV_COV_OK".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:651:8: Unknown macro "SV_COV_PARTIAL".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc2.vh:4:8: Syntax error: no viable alternative at input 'At file "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc2.vh"',
At file "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc2.vh"  line 4
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc2.vh:4:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:29:4: Syntax error: no viable alternative at input 'text.',
text.
    ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:29:4:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:65:85: Syntax error: no viable alternative at input 'LLZZ SURELOG_MACRO_NOT_DEFINED:withparam!!!',
SURELOG_MACRO_NOT_DEFINED:withparam!!!  SURELOG_MACRO_NOT_DEFINED:withparam!!!  LLZZ SURELOG_MACRO_NOT_DEFINED:withparam!!!  SURELOG_MACRO_NOT_DEFINED:withparam!!! 
                                                                                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:65:85:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:67:15: Syntax error: no viable alternative at input 'firstline comma","',
firstline comma","line LLZZ firstline comma","line
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:67:15:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:84:1: Syntax error: mismatched input '$' expecting <EOF>,
	$c("Zap(\"","bug2","\");");;
 ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:84:1:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:65: Unknown macro "withparam".
[  FATAL] : 0
[ SYNTAX] : 8
[  ERROR] : 33
[WARNING] : 22
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_blksync_loop.v -l t_lint_blksync_loop.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_blksync_loop.v:58:11: Bad relative location: Child: 119, RefTypespec,  Parent: 118, LogicNet, data_in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_blksync_loop.v:59:11: Bad relative location: Child: 127, RefTypespec,  Parent: 126, LogicNet, ra.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_blksync_loop.v:60:11: Bad relative location: Child: 135, RefTypespec,  Parent: 134, LogicNet, wa.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_blksync_loop.v:66:12: Bad relative location: Child: 147, RefTypespec,  Parent: 146, LogicNet, data_out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_blksync_loop.v:16:10: Bad relative location: Child: 227, RefTypespec,  Parent: 226, LogicNet, data_in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_blksync_loop.v:17:10: Bad relative location: Child: 233, RefTypespec,  Parent: 232, LogicNet, ra.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_blksync_loop.v:20:10: Bad relative location: Child: 241, RefTypespec,  Parent: 240, LogicNet, wa.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_blksync_loop.v:25:11: Bad relative location: Child: 248, RefTypespec,  Parent: 247, LogicNet, data_out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_metacmt_onoff.v -l t_metacmt_onoff.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_public.v -l t_enum_public.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_multitop1.v -l t_multitop1.v.log
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_multitop1.v:11:4: Unbound: 7, RefModule, s.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assign_inline.v -l t_assign_inline.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_default.v -l t_param_default.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display.v -l t_display.v.log
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/Verilator/t_display.v:13:40: Unknown escaped sequence '\2'.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_multi_io2.v -l t_mem_multi_io2.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_io2.v:26:11: Bad relative location: Child: 23, RefTypespec,  Parent: 22, LogicNet, i3.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_io2.v:27:11: Bad relative location: Child: 29, RefTypespec,  Parent: 28, LogicNet, o3.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_io2.v:28:10: Bad relative location: Child: 40, RefTypespec,  Parent: 39, ArrayNet, i34.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_io2.v:29:11: Bad relative location: Child: 51, RefTypespec,  Parent: 50, ArrayNet, o34.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_io2.v:30:10: Bad relative location: Child: 65, RefTypespec,  Parent: 64, ArrayNet, i345.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_io2.v:31:11: Bad relative location: Child: 79, RefTypespec,  Parent: 78, ArrayNet, o345.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_io2.v:10:11: Bad relative location: Child: 98, RefTypespec,  Parent: 97, LogicNet, i3.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_io2.v:11:11: Bad relative location: Child: 104, RefTypespec,  Parent: 103, LogicNet, o3.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_io2.v:12:10: Bad relative location: Child: 115, RefTypespec,  Parent: 114, ArrayNet, i34.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_io2.v:13:11: Bad relative location: Child: 126, RefTypespec,  Parent: 125, ArrayNet, o34.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_io2.v:14:10: Bad relative location: Child: 140, RefTypespec,  Parent: 139, ArrayNet, i345.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_io2.v:15:11: Bad relative location: Child: 154, RefTypespec,  Parent: 153, ArrayNet, o345.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 12
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bad_msb.v -l t_select_bad_msb.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_default_bad.v -l t_case_default_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_default_bad.v:10:10: Bad relative location: Child: 27, RefTypespec,  Parent: 26, LogicNet, value.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_ddecl.v -l t_package_ddecl.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_intdot.v -l t_gen_intdot.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_void_bad.v -l t_func_void_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_void_bad.v:11:13: Bad relative location: Child: 9, RefTypespec,  Parent: 6, Function, f1.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_concat6.v -l t_clk_concat6.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat6.v:97:3: Syntax error: extraneous input 'input' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   input       clk;
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat6.v:97:3:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat6.v:97:18: Syntax error: no viable alternative at input 'clk;',
   input       clk;
                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat6.v:97:18:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_notfound_bad.v -l t_struct_notfound_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_lhs_oob2.v -l t_select_lhs_oob2.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_lhs_oob2.v:89:10: Bad relative location: Child: 236, RefTypespec,  Parent: 235, LogicNet, t_wa.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_lhs_oob2.v:90:10: Bad relative location: Child: 242, RefTypespec,  Parent: 241, LogicNet, d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_lhs_oob2.v:120:10: Bad relative location: Child: 248, RefTypespec,  Parent: 247, LogicNet, t_addr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_lhs_oob2.v:129:11: Bad relative location: Child: 287, RefTypespec,  Parent: 286, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_shift.v -l t_mem_shift.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -elabuhdm  -timescale=1ns/1ns t_struct_anon.v -l t_struct_anon.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_concat_large.v -l t_concat_large.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_wire_array_bad.v -l t_bitsel_wire_array_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface1.v -l t_interface1.v.log
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, ifc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_ldflags.v -l t_flag_ldflags.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_pattern_2d.v -l t_array_pattern_2d.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_paramed.v -l t_func_paramed.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_paramed.v:68:13: Bad relative location: Child: 23, RefTypespec,  Parent: 9, Function, selector.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_paramed.v:62:10: Bad relative location: Child: 79, RefTypespec,  Parent: 78, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_paramed.v:63:11: Bad relative location: Child: 87, RefTypespec,  Parent: 86, LogicNet, out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_paramed.v:64:10: Bad relative location: Child: 93, RefTypespec,  Parent: 92, LogicNet, sel.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_recurse_bad.v -l t_inst_recurse_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_little_pack.v -l t_select_little_pack.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_topmodule_inline.v -l t_flag_topmodule_inline.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_plog.v -l t_func_plog.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_plog.v:86:13: Bad relative location: Child: 17, RefTypespec,  Parent: 11, Function, log2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_inout.v -l t_tri_inout.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_overlap_bad.v -l t_enum_overlap_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_plus.v -l t_select_plus.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_pull_bad.v -l t_tri_pull_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gated_clk_1.v -l t_gated_clk_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen7.v -l t_interface_gen7.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_gen7.v:12:13: Bad relative location: Child: 19, RefTypespec,  Parent: 13, Function, func.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_repl.v -l t_math_repl.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_always_comb_iface.v -l t_lint_always_comb_iface.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_always_comb_iface.v:12:28: Parented to neither scope nor design: 149, IODecl, valid.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_always_comb_iface.v:13:28: Parented to neither scope nor design: 150, IODecl, data.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_always_comb_iface.v:17:30: Parented to neither scope nor design: 147, IODecl, valid.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_always_comb_iface.v:18:30: Parented to neither scope nor design: 148, IODecl, data.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, my_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_mnpipe.v -l t_inst_mnpipe.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_mnpipe.v:45:10: Bad relative location: Child: 90, RefTypespec,  Parent: 89, LogicNet, d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_mnpipe.v:46:11: Bad relative location: Child: 93, RefTypespec,  Parent: 92, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_mnpipe.v:58:10: Bad relative location: Child: 44, RefTypespec,  Parent: 43, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_mnpipe.v:59:11: Bad relative location: Child: 52, RefTypespec,  Parent: 51, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_export.v -l t_dpi_export.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_export.v:87:13: Bad relative location: Child: 14, RefTypespec,  Parent: 11, Function, dpix_sub_inst.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_export.v:30:13: Bad relative location: Child: 124, RefTypespec,  Parent: 40, Function, dpix_int123.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_export.v:40:13: Bad relative location: Child: 129, RefTypespec,  Parent: 56, Function, dpix_f_bit.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_export.v:41:13: Bad relative location: Child: 143, RefTypespec,  Parent: 58, Function, dpix_f_bit15.
[ERR:IG0801] Missing location information: 142, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 142, RefTypespec, .
[ERR:IG0801] Missing location information: 150, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 150, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_export.v:42:13: Bad relative location: Child: 157, RefTypespec,  Parent: 60, Function, dpix_f_int.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_export.v:43:13: Bad relative location: Child: 166, RefTypespec,  Parent: 62, Function, dpix_f_byte.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_export.v:44:13: Bad relative location: Child: 175, RefTypespec,  Parent: 64, Function, dpix_f_shortint.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_export.v:45:13: Bad relative location: Child: 184, RefTypespec,  Parent: 66, Function, dpix_f_longint.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_export.v:46:13: Bad relative location: Child: 193, RefTypespec,  Parent: 68, Function, dpix_f_chandle.
[ERR:IG0801] Missing location information: 206, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 206, RefTypespec, .
[ERR:IG0801] Missing location information: 214, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 214, RefTypespec, .
[ERR:IG0801] Missing location information: 226, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 226, RefTypespec, .
[ERR:IG0801] Missing location information: 234, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 234, RefTypespec, .
[ERR:IG0801] Missing location information: 246, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 246, RefTypespec, .
[ERR:IG0801] Missing location information: 254, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 254, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_export.v:21:36: Bad relative location: Child: 29, RefTypespec,  Parent: 26, FunctionDecl, dpix_run_tests.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 26
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_dsp.v -l t_clk_dsp.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_dsp.v:152:10: Bad relative location: Child: 412, RefTypespec,  Parent: 411, LogicNet, padd.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_dsp.v:153:11: Bad relative location: Child: 418, RefTypespec,  Parent: 417, LogicNet, out2_r.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_dsp.v:85:10: Bad relative location: Child: 279, RefTypespec,  Parent: 278, LogicNet, padd.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_dsp.v:86:11: Bad relative location: Child: 285, RefTypespec,  Parent: 284, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_local.v -l t_param_local.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_local.v:11:10: Bad relative location: Child: 51, RefTypespec,  Parent: 50, LogicNet, a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_local.v:12:11: Bad relative location: Child: 57, RefTypespec,  Parent: 56, LogicNet, y.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_detectarray_1.v -l t_detectarray_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_chain.v -l t_param_chain.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_chain.v:20:14: Bad relative location: Child: 38, RefTypespec,  Parent: 8, Function, max4.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_chain.v:8:14: Bad relative location: Child: 11, RefTypespec,  Parent: 6, Function, max2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_verilated_debug.v -l t_verilated_debug.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_literal_bad.v -l t_lint_literal_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_infinite.v -l t_lint_infinite.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_multialways.v -l t_order_multialways.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_stream.v -l t_stream.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_cond_bitrange.v -l t_gen_cond_bitrange.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_parameter.v -l t_flag_parameter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_local.v -l t_var_local.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pow2.v -l t_math_pow2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_down.v -l t_interface_down.v.log
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, ifc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_type_param.v -l t_type_param.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_system.v -l t_sys_system.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_time.v -l t_display_time.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_only.v -l t_lint_only.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_mcd.v -l t_display_mcd.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bound1.v -l t_select_bound1.v.log
[ERR:IG0801] Missing location information: 16, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 16, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_bound1.v:76:10: Bad relative location: Child: 79, RefTypespec,  Parent: 78, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_bound1.v:77:11: Bad relative location: Child: 82, RefTypespec,  Parent: 81, LogicNet, out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_select_bound1.v:78:11: Bad relative location: Child: 85, RefTypespec,  Parent: 84, LogicNet, mask.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_66bits.v -l t_case_66bits.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_array.v -l t_trace_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unroll_signed.v -l t_unroll_signed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_casez.v -l t_assert_casez.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_cover_toggle.v -l t_cover_toggle.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_cover_toggle.v:101:10: Bad relative location: Child: 33, RefTypespec,  Parent: 32, LogicNet, cyc_copy.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_cover_toggle.v:115:11: Bad relative location: Child: 39, RefTypespec,  Parent: 38, LogicNet, toggle_up.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_repl.v -l t_param_repl.v.log
[ERR:IG0801] Missing location information: 11, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 11, RefTypespec, .
[ERR:IG0801] Missing location information: 21, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 21, RefTypespec, .
[ERR:IG0801] Missing location information: 33, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 33, RefTypespec, .
[ERR:IG0801] Missing location information: 43, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 43, RefTypespec, .
[ERR:IG0801] Missing location information: 56, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 56, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 10
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_no_parentheses.v -l t_param_no_parentheses.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_xml_tag.v -l t_xml_tag.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_xml_tag.v:8:32: Parented to neither scope nor design: 67, IODecl, value.
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_xml_tag.v Missing location information: 34, RefTypespec, .
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, ifc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_static.v -l t_var_static.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_static.v:13:13: Bad relative location: Child: 25, RefTypespec,  Parent: 6, Function, f_no_no.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_static.v:16:13: Bad relative location: Child: 37, RefTypespec,  Parent: 8, Function, f_no_st.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_static.v:19:13: Bad relative location: Child: 49, RefTypespec,  Parent: 10, Function, f_no_au.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_static.v:23:20: Bad relative location: Child: 61, RefTypespec,  Parent: 12, Function, f_st_no.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_static.v:26:20: Bad relative location: Child: 73, RefTypespec,  Parent: 14, Function, f_st_st.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_static.v:29:20: Bad relative location: Child: 85, RefTypespec,  Parent: 16, Function, f_st_au.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_static.v:33:23: Bad relative location: Child: 97, RefTypespec,  Parent: 18, Function, f_au_no.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_static.v:36:23: Bad relative location: Child: 109, RefTypespec,  Parent: 20, Function, f_au_st.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_static.v:39:23: Bad relative location: Child: 121, RefTypespec,  Parent: 22, Function, f_au_au.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_graphcirc.v -l t_func_graphcirc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_interface_array2.v -l t_mod_interface_array2.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_interface_array2.v:11:27: Parented to neither scope nor design: 198, IODecl, long_name.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_interface_array2.v:12:24: Parented to neither scope nor design: 197, IODecl, long_name.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, a_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_for_shuffle.v -l t_gen_for_shuffle.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_for_shuffle.v:70:10: Bad relative location: Child: 56, RefTypespec,  Parent: 55, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_for_shuffle.v:71:11: Bad relative location: Child: 62, RefTypespec,  Parent: 61, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_comp_bad.v -l t_assert_comp_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_uniqueif.v -l t_uniqueif.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_dtree.v -l t_inst_dtree.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_concat.v -l t_param_concat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_circdef_bad.v -l t_pp_circdef_bad.v.log
[ERR:PP0115] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:9:9: Recursive macro definition for "SEL_NUM_BITS",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:9:9: macro used in macro "SEL_NUM_BITS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:9:8: Unknown macro "SEL_NUM_BITS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:9:25: Unknown macro "SEL_NUM_BITS".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:13:18: Syntax error: mismatched input 'SURELOG_MACRO_NOT_DEFINED:SEL_NUM_BITS!!!' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', INTEGRAL_NUMBER, REAL_NUMBER, QUOTED_STRING, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '+', '-', DOLLAR_UNIT, '(*', '!', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', ESCAPED_IDENTIFIER, '~', '^', '~^', SIMPLE_IDENTIFIER},
typedef logic [12-SURELOG_MACRO_NOT_DEFINED:SEL_NUM_BITS!!!  +: SURELOG_MACRO_NOT_DEFINED:SEL_NUM_BITS!!! -1:0]  d_t;
                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:13:18:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:13:61: Syntax error: mismatched input '+:' expecting <EOF>,
typedef logic [12-SURELOG_MACRO_NOT_DEFINED:SEL_NUM_BITS!!!  +: SURELOG_MACRO_NOT_DEFINED:SEL_NUM_BITS!!! -1:0]  d_t;
                                                             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:13:61:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:13: Unknown macro "SEL_NUM_BITS".
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 4
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_defparam.v -l t_gen_defparam.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_param.v -l t_struct_param.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_struct_param.v:19:23: Bad relative location: Child: 41, RefTypespec, config_pkg::config_struct Parent: 17, Function, static_config.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_condflop.v -l t_clk_condflop.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_condflop.v:87:10: Bad relative location: Child: 127, RefTypespec,  Parent: 126, LogicNet, d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_condflop.v:88:11: Bad relative location: Child: 130, RefTypespec,  Parent: 129, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_condflop.v:75:10: Bad relative location: Child: 76, RefTypespec,  Parent: 75, LogicNet, d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_condflop.v:76:11: Bad relative location: Child: 84, RefTypespec,  Parent: 83, LogicNet, q.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_task_bad.v -l t_func_task_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_size.v -l t_enum_size.v.log
[ERR:IG0801] Missing location information: 48, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 48, RefTypespec, .
[ERR:IG0801] Missing location information: 118, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 118, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_real_public.v -l t_math_real_public.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_clog2.v -l t_math_clog2.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_clog2.v:92:13: Bad relative location: Child: 29, RefTypespec,  Parent: 26, Function, clog2_emulate.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_verb.v -l t_package_verb.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_embed1_child.v -l t_embed1_child.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_child.v:16:11: Bad relative location: Child: 49, RefTypespec,  Parent: 48, LogicNet, vec_in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_child.v:17:11: Bad relative location: Child: 55, RefTypespec,  Parent: 54, LogicNet, vec_out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_child.v:18:11: Bad relative location: Child: 61, RefTypespec,  Parent: 60, LogicNet, wide_in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1_child.v:19:11: Bad relative location: Child: 67, RefTypespec,  Parent: 66, LogicNet, wide_out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bad_tri.v -l t_select_bad_tri.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_2d.v -l t_order_2d.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_set_link.v -l t_var_set_link.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_set_link.v:14:11: Bad relative location: Child: 27, RefTypespec,  Parent: 26, LogicNet, state.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_mda.v -l t_array_mda.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_huge_sub4.v -l t_case_huge_sub4.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge_sub4.v:13:10: Bad relative location: Child: 216, RefTypespec,  Parent: 215, LogicNet, index.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge_sub4.v:14:11: Bad relative location: Child: 222, RefTypespec,  Parent: 221, LogicNet, outq.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_signed.v -l t_inst_signed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vpi_sc.v -l t_vpi_sc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_vecgen1.v -l t_clk_vecgen1.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_vecgen1.v:25:9: Unknown port "count".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_vecgen1.v:27:9: Unknown port "clkvec".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_vecgen1.v:23:4: Unbound: 9, RefModule, test.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_param.v -l t_package_param.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_comb_bad.v -l t_lint_comb_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const_struct_bad.v -l t_func_const_struct_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_struct_bad.v:24:13: Bad relative location: Child: 60, RefTypespec,  Parent: 6, Function, f_add.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_struct_bad.v:31:13: Bad relative location: Child: 82, RefTypespec,  Parent: 8, Function, f_add2.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_inherit.v -l t_lint_inherit.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_inherit.v:14:11: Bad relative location: Child: 65, RefTypespec,  Parent: 64, LogicNet, q.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_ifdepth_bad.v -l t_lint_ifdepth_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_seg.v -l t_param_seg.v.log
[ERR:IG0801] Missing location information: 11, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 11, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_seg.v:18:10: Bad relative location: Child: 38, RefTypespec,  Parent: 37, LogicNet, syndromes.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_seg.v:19:11: Bad relative location: Child: 42, RefTypespec,  Parent: 41, LogicNet, err_count.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_syncasyncnet_bad.v -l t_lint_syncasyncnet_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns -elabuhdm t_unoptflat_simple.v -l t_unoptflat_simple.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_implicit.v -l t_inst_implicit.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_implicit.v:31:11: Bad relative location: Child: 58, RefTypespec,  Parent: 57, LogicNet, o.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_implicit.v:33:11: Bad relative location: Child: 64, RefTypespec,  Parent: 63, LogicNet, oe.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_implicit.v:38:11: Bad relative location: Child: 34, RefTypespec,  Parent: 33, LogicNet, o.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_implicit.v:39:11: Bad relative location: Child: 40, RefTypespec,  Parent: 39, LogicNet, oe.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_define.v -l t_flag_define.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_f__3.v -l t_flag_f__3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_select_unsized.v -l t_tri_select_unsized.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_relinc.v -l t_flag_relinc.v.log
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_relinc.v:9:4: Unbound: 7, RefModule, sub.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_modport_dir_bad.v -l t_lint_modport_dir_bad.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_modport_dir_bad.v:10:14: Parented to neither scope nor design: 56, IODecl, signal.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_modport_dir_bad.v:13:13: Parented to neither scope nor design: 55, IODecl, signal.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, dummy_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_outfirst.v -l t_func_outfirst.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_outfirst.v:4:20: Bad relative location: Child: 302, Constant,  Parent: 303, Operation, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_outfirst.v:78:10: Bad relative location: Child: 120, RefTypespec,  Parent: 119, LogicNet, DDIFF_B.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_outfirst.v:81:11: Bad relative location: Child: 125, RefTypespec,  Parent: 124, LogicNet, AOA_B.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_local.v -l t_for_local.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_concat5.v -l t_clk_concat5.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat5.v:84:3: Syntax error: extraneous input 'input' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   input       clk;
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat5.v:84:3:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat5.v:84:18: Syntax error: no viable alternative at input 'clk;',
   input       clk;
                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat5.v:84:18:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_init_concat.v -l t_init_concat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_package.v -l t_param_package.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_package.v:18:10: Bad relative location: Child: 28, RefTypespec,  Parent: 27, LogicNet, val0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_package.v:22:10: Bad relative location: Child: 31, RefTypespec,  Parent: 30, LogicNet, val1.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_bit_sel.v -l t_param_bit_sel.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_undefineall.v -l t_preproc_undefineall.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:9:29: Unknown macro "error".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:14:29: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:9:37: Syntax error: extraneous input '"Test setup error, PREDEF_COMMAND_LINE pre-missing"' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
 SURELOG_MACRO_NOT_DEFINED:error!!!  "Test setup error, PREDEF_COMMAND_LINE pre-missing" 
                                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:9:37:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:14:37: Syntax error: extraneous input '"Deleted too much, no PREDEF_COMMAND_LINE"' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
 SURELOG_MACRO_NOT_DEFINED:error!!!  "Deleted too much, no PREDEF_COMMAND_LINE" 
                                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:14:37:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:9: Unknown macro "error".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:14: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_bad_sameas.v -l t_var_bad_sameas.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_down_gen.v -l t_interface_down_gen.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:75:1: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:75:52: Syntax error: missing '(' at 'choke',
SURELOG_MACRO_NOT_DEFINED:error!!!  Commercial sims choke on cross ref here
                                                    ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:75:52:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:75:61: Syntax error: mismatched input 'cross' expecting '(',
SURELOG_MACRO_NOT_DEFINED:error!!!  Commercial sims choke on cross ref here
                                                             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:75:61:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:76:10: Syntax error: missing '(' at '.',
      isub.g.value = i_value;
          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:76:10:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:76:12: Syntax error: mismatched input '.' expecting ')',
      isub.g.value = i_value;
            ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:76:12:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:75: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 4
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bad_range.v -l t_select_bad_range.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_import.v -l t_dpi_import.v.log
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:121:12: Unbound: 1393, ChandleVar, i_c.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:121:17: Unbound: 1396, ChandleVar, o_c.
[ERR:IG0801] Missing location information: 22, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 22, RefTypespec, .
[ERR:IG0801] Missing location information: 32, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 32, RefTypespec, .
[ERR:IG0801] Missing location information: 43, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 43, RefTypespec, .
[ERR:IG0801] Missing location information: 53, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 53, RefTypespec, .
[ERR:IG0801] Missing location information: 64, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 64, RefTypespec, .
[ERR:IG0801] Missing location information: 74, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 74, RefTypespec, .
[ERR:IG0801] Missing location information: 85, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 85, RefTypespec, .
[ERR:IG0801] Missing location information: 95, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 95, RefTypespec, .
[ERR:IG0801] Missing location information: 106, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 106, RefTypespec, .
[ERR:IG0801] Missing location information: 116, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 116, RefTypespec, .
[ERR:IG0801] Missing location information: 130, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 130, RefTypespec, .
[ERR:IG0801] Missing location information: 144, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 144, RefTypespec, .
[ERR:IG0801] Missing location information: 324, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 324, RefTypespec, .
[ERR:IG0801] Missing location information: 334, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 334, RefTypespec, .
[ERR:IG0801] Missing location information: 346, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 346, RefTypespec, .
[ERR:IG0801] Missing location information: 356, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 356, RefTypespec, .
[ERR:IG0801] Missing location information: 368, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 368, RefTypespec, .
[ERR:IG0801] Missing location information: 378, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 378, RefTypespec, .
[ERR:IG0801] Missing location information: 475, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 475, RefTypespec, .
[ERR:IG0801] Missing location information: 483, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 483, RefTypespec, .
[ERR:IG0801] Missing location information: 1242, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1242, RefTypespec, .
[ERR:IG0801] Missing location information: 1250, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1250, RefTypespec, .
[ERR:IG0801] Missing location information: 1258, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1258, RefTypespec, .
[ERR:IG0801] Missing location information: 1266, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1266, RefTypespec, .
[ERR:IG0801] Missing location information: 1274, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1274, RefTypespec, .
[ERR:IG0801] Missing location information: 1282, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1282, RefTypespec, .
[ERR:IG0801] Missing location information: 1290, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1290, RefTypespec, .
[ERR:IG0801] Missing location information: 1298, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1298, RefTypespec, .
[ERR:IG0801] Missing location information: 1306, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1306, RefTypespec, .
[ERR:IG0801] Missing location information: 1314, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1314, RefTypespec, .
[ERR:IG0801] Missing location information: 1322, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1322, RefTypespec, .
[ERR:IG0801] Missing location information: 1330, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1330, RefTypespec, .
[ERR:IG0801] Missing location information: 1338, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1338, RefTypespec, .
[ERR:IG0801] Missing location information: 1463, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1463, RefTypespec, .
[ERR:IG0801] Missing location information: 1473, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1473, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:36:33: Bad relative location: Child: 9, RefTypespec,  Parent: 6, FunctionDecl, dpii_f_bit.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:36:82: Parented to neither scope nor design: 10, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:37:33: Bad relative location: Child: 23, RefTypespec,  Parent: 13, FunctionDecl, dpii_f_bit8.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:37:82: Parented to neither scope nor design: 24, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:38:33: Bad relative location: Child: 44, RefTypespec,  Parent: 34, FunctionDecl, dpii_f_bit9.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:38:82: Parented to neither scope nor design: 45, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:39:33: Bad relative location: Child: 65, RefTypespec,  Parent: 55, FunctionDecl, dpii_f_bit16.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:39:82: Parented to neither scope nor design: 66, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:40:33: Bad relative location: Child: 86, RefTypespec,  Parent: 76, FunctionDecl, dpii_f_bit17.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:40:82: Parented to neither scope nor design: 87, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:41:33: Bad relative location: Child: 107, RefTypespec,  Parent: 97, FunctionDecl, dpii_f_bit32.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:41:82: Parented to neither scope nor design: 108, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:43:33: Bad relative location: Child: 121, RefTypespec,  Parent: 118, FunctionDecl, dpii_f_bit33.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:43:82: Parented to neither scope nor design: 122, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:44:33: Bad relative location: Child: 135, RefTypespec,  Parent: 132, FunctionDecl, dpii_f_bit64.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:44:82: Parented to neither scope nor design: 136, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:45:33: Bad relative location: Child: 149, RefTypespec,  Parent: 146, FunctionDecl, dpii_f_int.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:45:82: Parented to neither scope nor design: 150, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:46:33: Bad relative location: Child: 156, RefTypespec,  Parent: 153, FunctionDecl, dpii_f_byte.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:46:82: Parented to neither scope nor design: 157, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:47:33: Bad relative location: Child: 163, RefTypespec,  Parent: 160, FunctionDecl, dpii_f_shortint.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:47:82: Parented to neither scope nor design: 164, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:48:33: Bad relative location: Child: 170, RefTypespec,  Parent: 167, FunctionDecl, dpii_f_longint.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:48:82: Parented to neither scope nor design: 171, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:49:33: Bad relative location: Child: 177, RefTypespec,  Parent: 174, FunctionDecl, dpii_f_chandle.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:49:82: Parented to neither scope nor design: 178, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:50:33: Bad relative location: Child: 184, RefTypespec,  Parent: 181, FunctionDecl, dpii_f_string.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:50:82: Parented to neither scope nor design: 185, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:51:33: Bad relative location: Child: 191, RefTypespec,  Parent: 188, FunctionDecl, dpii_f_real.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:51:82: Parented to neither scope nor design: 192, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:53:33: Bad relative location: Child: 198, RefTypespec,  Parent: 195, FunctionDecl, dpii_f_shortreal.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:53:82: Parented to neither scope nor design: 199, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:56:71: Parented to neither scope nor design: 204, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:56:91: Parented to neither scope nor design: 207, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:57:71: Parented to neither scope nor design: 212, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:57:91: Parented to neither scope nor design: 215, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:58:71: Parented to neither scope nor design: 220, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:58:91: Parented to neither scope nor design: 223, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:59:71: Parented to neither scope nor design: 228, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:59:91: Parented to neither scope nor design: 231, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:60:71: Parented to neither scope nor design: 236, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:60:91: Parented to neither scope nor design: 239, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:61:71: Parented to neither scope nor design: 244, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:61:91: Parented to neither scope nor design: 247, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:62:71: Parented to neither scope nor design: 252, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:62:91: Parented to neither scope nor design: 255, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:63:71: Parented to neither scope nor design: 260, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:63:91: Parented to neither scope nor design: 263, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:64:71: Parented to neither scope nor design: 268, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:64:91: Parented to neither scope nor design: 271, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:65:71: Parented to neither scope nor design: 276, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:65:91: Parented to neither scope nor design: 279, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:67:74: Parented to neither scope nor design: 284, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:67:102: Parented to neither scope nor design: 287, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:68:79: Parented to neither scope nor design: 292, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:68:107: Parented to neither scope nor design: 295, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:69:78: Parented to neither scope nor design: 300, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:69:106: Parented to neither scope nor design: 303, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:71:71: Parented to neither scope nor design: 308, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:71:91: Parented to neither scope nor design: 311, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:73:74: Parented to neither scope nor design: 316, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:73:97: Parented to neither scope nor design: 326, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:74:74: Parented to neither scope nor design: 338, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:74:97: Parented to neither scope nor design: 348, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:75:74: Parented to neither scope nor design: 360, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:75:97: Parented to neither scope nor design: 370, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:77:65: Parented to neither scope nor design: 382, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:77:79: Parented to neither scope nor design: 385, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:78:72: Parented to neither scope nor design: 390, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:78:93: Parented to neither scope nor design: 396, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:79:72: Parented to neither scope nor design: 404, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:79:93: Parented to neither scope nor design: 410, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:80:71: Parented to neither scope nor design: 418, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:80:91: Parented to neither scope nor design: 421, IODecl, o.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:82:71: Parented to neither scope nor design: 426, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:82:91: Parented to neither scope nor design: 429, IODecl, o.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:85:33: Bad relative location: Child: 435, RefTypespec,  Parent: 432, FunctionDecl, dpii_f_strlen.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:85:65: Parented to neither scope nor design: 436, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:93:52: Parented to neither scope nor design: 447, IODecl, i.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:93:72: Parented to neither scope nor design: 450, IODecl, o.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:96:43: Bad relative location: Child: 456, RefTypespec,  Parent: 453, FunctionDecl, oth_f_int1.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:96:68: Parented to neither scope nor design: 457, IODecl, i.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:97:43: Bad relative location: Child: 463, RefTypespec,  Parent: 460, FunctionDecl, oth_f_int2.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_import.v:97:68: Parented to neither scope nor design: 464, IODecl, i.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 156
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_width.v -l t_lint_width.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_inc_bad.v -l t_preproc_inc_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc_inc_bad.vh:10: Syntax error: no viable alternative at input 'xx  // intentional error\n\nendmodule',
endmodule
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc_inc_bad.vh:10:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_types.v -l t_var_types.v.log
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:182:9: Unused macro argument "zeroinit".
[ERR:IG0801] Missing location information: 2470, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 2470, RefTypespec, .
[ERR:IG0801] Missing location information: 171, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 171, RefTypespec, .
[ERR:IG0801] Missing location information: 259, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 259, RefTypespec, .
[ERR:IG0801] Missing location information: 294, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 294, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v Missing location information: 314, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:73:13: Bad relative location: Child: 326, RefTypespec,  Parent: 126, Function, f_explicit.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:74:13: Bad relative location: Child: 341, RefTypespec,  Parent: 128, Function, f_byte.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:75:13: Bad relative location: Child: 350, RefTypespec,  Parent: 130, Function, f_shortint.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:76:13: Bad relative location: Child: 359, RefTypespec,  Parent: 132, Function, f_int.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:77:13: Bad relative location: Child: 368, RefTypespec,  Parent: 134, Function, f_longint.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:78:13: Bad relative location: Child: 377, RefTypespec,  Parent: 136, Function, f_integer.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:88:13: Bad relative location: Child: 533, RefTypespec,  Parent: 156, Function, f_time.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:80:13: Bad relative location: Child: 395, RefTypespec,  Parent: 140, Function, f_bit.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:81:13: Bad relative location: Child: 404, RefTypespec,  Parent: 142, Function, f_logic.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:79:13: Bad relative location: Child: 386, RefTypespec,  Parent: 138, Function, f_reg.
[ERR:IG0801] Missing location information: 442, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 442, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:83:13: Bad relative location: Child: 436, RefTypespec,  Parent: 146, Function, f_bit1.
[ERR:IG0801] Missing location information: 435, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 435, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:84:13: Bad relative location: Child: 458, RefTypespec,  Parent: 148, Function, f_logic1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:82:13: Bad relative location: Child: 416, RefTypespec,  Parent: 144, Function, f_reg1.
[ERR:IG0801] Missing location information: 502, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 502, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:86:13: Bad relative location: Child: 496, RefTypespec,  Parent: 152, Function, f_bit2.
[ERR:IG0801] Missing location information: 495, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 495, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:87:13: Bad relative location: Child: 518, RefTypespec,  Parent: 154, Function, f_logic2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:85:13: Bad relative location: Child: 476, RefTypespec,  Parent: 150, Function, f_reg2.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:15:12: Unbound: 2454, ChandleVar, d_chandle.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:89:42: Unbound: 545, ChandleVar, lv_chandle.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:89:13: Bad relative location: Child: 542, RefTypespec,  Parent: 158, Function, f_chandle.
[ERR:IG0801] Missing location information: 448, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 448, RefTypespec, .
[ERR:IG0801] Missing location information: 508, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 508, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 40
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_div0.v -l t_gen_div0.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_wrong_bad.v -l t_interface_wrong_bad.v.log
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, foo_intf.
[ERR:IG0810] Invalid location: 9, InterfaceTypespec, bar_intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_default_warn.v -l t_func_default_warn.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_default_warn.v:7:10: Bad relative location: Child: 9, RefTypespec,  Parent: 6, Function, foo.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_named.v -l t_param_named.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_rsvd.v -l t_var_rsvd.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_rsvd.v:24:8: Syntax error: mismatched input 'global' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   reg  global;
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_var_rsvd.v:24:8:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_imp_gen.v -l t_dpi_imp_gen.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_shift.v -l t_param_shift.v.log
[ERR:IG0801] Missing location information: 13, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 13, RefTypespec, .
[ERR:IG0801] Missing location information: 23, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 23, RefTypespec, .
[ERR:IG0801] Missing location information: 44, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 44, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_shift.v:12:13: Bad relative location: Child: 32, RefTypespec,  Parent: 6, Function, gen_matrix.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_foreach.v -l t_foreach.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:18:13: Bad relative location: Child: 22, RefTypespec,  Parent: 16, Function, crc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_plusargs.v -l t_sys_plusargs.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_cover.v -l t_assert_cover.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_string_type_methods.v -l t_string_type_methods.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_dups.v -l t_interface_dups.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_dups.v:95:29: Parented to neither scope nor design: 456, IODecl, data.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_dups.v:96:29: Parented to neither scope nor design: 457, IODecl, valid.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_dups.v:97:29: Parented to neither scope nor design: 458, IODecl, ready.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_dups.v:98:29: Parented to neither scope nor design: 453, IODecl, data.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_dups.v:99:29: Parented to neither scope nor design: 454, IODecl, valid.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_dups.v:100:29: Parented to neither scope nor design: 455, IODecl, ready.
[ERR:IG0810] Invalid location: 10, InterfaceTypespec, dti.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_ceil.v -l t_param_ceil.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_ceil.v:51:13: Bad relative location: Child: 60, RefTypespec,  Parent: 45, Function, ceiling.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vlt_warn.v -l t_vlt_warn.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_repeat_bad.v -l t_lint_repeat_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_imm.v -l t_math_imm.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm.v:85:11: Bad relative location: Child: 74, RefTypespec,  Parent: 73, LogicNet, LowMaskSel_Top.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm.v:89:11: Bad relative location: Child: 104, RefTypespec,  Parent: 103, LogicNet, LowLogicImm.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm.v:85:11: Bad relative location: Child: 80, RefTypespec,  Parent: 79, LogicNet, HighMaskSel_Top.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm.v:89:11: Bad relative location: Child: 110, RefTypespec,  Parent: 109, LogicNet, HighLogicImm.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm.v:86:10: Bad relative location: Child: 86, RefTypespec,  Parent: 85, LogicNet, LowMaskSel_Bot.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm.v:86:10: Bad relative location: Child: 92, RefTypespec,  Parent: 91, LogicNet, HighMaskSel_Bot.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_imm.v:87:11: Bad relative location: Child: 98, RefTypespec,  Parent: 97, LogicNet, LogicImm.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_interface.v -l t_array_interface.v.log
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_array_interface.v:8:27: Parented to neither scope nor design: 119, IODecl, logic_in_intf.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_array_interface.v:9:24: Parented to neither scope nor design: 118, IODecl, logic_in_intf.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, intf.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_array_interface.v:20:10: Bad relative location: Child: 16, RefTypespec,  Parent: 13, Function, return_3.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_orig.v -l t_case_orig.v.log
[ERR:IG0801] Missing location information: 11, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 11, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_rsvd_bad.v -l t_lint_rsvd_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_rsvd_bad.v:7: Syntax error: mismatched input 'endconfig' expecting {'design', 'localparam'},
endconfig
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_rsvd_bad.v:7:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const.v -l t_func_const.v.log
[ERR:IG0804] Missing/invalid file: 100, RefTypespec, type_t.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const.v:60:13: Bad relative location: Child: 143, RefTypespec,  Parent: 25, Function, f_add.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const.v:65:13: Bad relative location: Child: 152, RefTypespec,  Parent: 27, Function, f_add2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const.v:80:13: Bad relative location: Child: 201, RefTypespec,  Parent: 31, Function, f_while.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const.v:70:13: Bad relative location: Child: 165, RefTypespec,  Parent: 29, Function, f_for.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const.v:95:13: Bad relative location: Child: 236, RefTypespec,  Parent: 33, Function, f_case.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const.v:104:13: Bad relative location: Child: 264, RefTypespec,  Parent: 35, Function, f_return.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const.v:56:13: Bad relative location: Child: 139, RefTypespec,  Parent: 23, Function, f_package.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const.v:117:13: Bad relative location: Child: 304, RefTypespec, flist Parent: 37, Function, f_list_swap_2.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const.v:122:13: Bad relative location: Child: 326, RefTypespec, bigstruct_t Parent: 39, Function, f_return_struct.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 10
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns -elabuhdm t_unoptflat_simple_3.v -l t_unoptflat_simple_3.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unoptflat_simple_3.v:54:10: Bad relative location: Child: 77, RefTypespec,  Parent: 76, LogicNet, xvecin.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unoptflat_simple_3.v:56:11: Bad relative location: Child: 83, RefTypespec,  Parent: 82, LogicNet, xvecout.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unoptflat_simple_3.v:73:10: Bad relative location: Child: 96, RefTypespec,  Parent: 95, LogicNet, xvecin.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unoptflat_simple_3.v:75:11: Bad relative location: Child: 102, RefTypespec,  Parent: 101, LogicNet, xvecout.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_init.v -l t_var_init.v.log
[ERR:IG0801] Missing location information: 11, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 11, RefTypespec, .
[ERR:IG0801] Missing location information: 21, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 21, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_up_bad.v -l t_param_up_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_nosplit.v -l t_alw_nosplit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_array_pull.v -l t_tri_array_pull.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_trig.v -l t_math_trig.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_if_deep.v -l t_if_deep.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_if_deep.v:73:11: Bad relative location: Child: 609, RefTypespec,  Parent: 608, LogicNet, in.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_if_deep.v:74:11: Bad relative location: Child: 615, RefTypespec,  Parent: 614, LogicNet, out.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_recurse.v -l t_mod_recurse.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_recurse.v:68:10: Bad relative location: Child: 137, RefTypespec,  Parent: 136, LogicNet, tripline.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_recurse.v:66:11: Bad relative location: Child: 124, RefTypespec,  Parent: 123, LogicNet, out.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_recurse.v:67:11: Bad relative location: Child: 127, RefTypespec,  Parent: 126, LogicNet, outN.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_generate_fatal_bad.v -l t_generate_fatal_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_generate_fatal_bad.v:6:10: Bad relative location: Child: 15, RefTypespec,  Parent: 12, Function, get_baz.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_latch_bad.v -l t_lint_latch_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_latch_bad.v:13:10: Bad relative location: Child: 24, RefTypespec,  Parent: 23, LogicNet, a.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_latch_bad.v:14:11: Bad relative location: Child: 27, RefTypespec,  Parent: 26, LogicNet, bl.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_latch_bad.v:15:11: Bad relative location: Child: 30, RefTypespec,  Parent: 29, LogicNet, cl.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_latch_bad.v:21:11: Bad relative location: Child: 33, RefTypespec,  Parent: 32, LogicNet, bc.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_latch_bad.v:22:11: Bad relative location: Child: 36, RefTypespec,  Parent: 35, LogicNet, cc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_concat4.v -l t_clk_concat4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_divw.v -l t_math_divw.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_l.v -l t_display_l.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_real.v -l t_display_real.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_width_genfor.v -l t_lint_width_genfor.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_width_genfor.v:14:11: Bad relative location: Child: 52, RefTypespec,  Parent: 51, LogicNet, rg.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_width_genfor.v:16:11: Bad relative location: Child: 58, RefTypespec,  Parent: 57, LogicNet, rp.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_width_genfor.v:13:11: Bad relative location: Child: 49, RefTypespec,  Parent: 48, LogicNet, rc.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_width_genfor.v:15:11: Bad relative location: Child: 55, RefTypespec,  Parent: 54, LogicNet, ri.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_type_methods.v -l t_enum_type_methods.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:15:16: Syntax error: no viable alternative at input 'enum [',
   typedef enum [3:0] {
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:15:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:15:16: Syntax error: mismatched input '[' expecting {'{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   typedef enum [3:0] {
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:15:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:15:22: Syntax error: mismatched input '{' expecting ';',
   typedef enum [3:0] {
                      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:15:22:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:16:15: Syntax error: mismatched input '1' expecting {POUND_POUND_DELAY, POUND_DELAY, 'type', 'local', 'super', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
		       E01 = 1,
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:16:15:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:17:15: Syntax error: mismatched input '3' expecting {POUND_POUND_DELAY, POUND_DELAY, 'type', 'local', 'super', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
		       E03 = 3,
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:17:15:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:18:15: Syntax error: mismatched input '4' expecting {POUND_POUND_DELAY, POUND_DELAY, 'type', 'local', 'super', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
		       E04 = 4
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:18:15:.
[  FATAL] : 0
[ SYNTAX] : 6
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_in_inc_bad.v -l t_lint_in_inc_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_in_inc_bad_2.vh:8:6: Syntax error: mismatched input 'if' expecting '(',
   if if if;
      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_in_inc_bad_2.vh:8:6:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_in_inc_bad_2.vh:8:9: Syntax error: mismatched input 'if' expecting '(',
   if if if;
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_in_inc_bad_2.vh:8:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_in_inc_bad_2.vh:8:11: Syntax error: mismatched input ';' expecting '(',
   if if if;
           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_in_inc_bad_2.vh:8:11:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_importstar_bad.v -l t_lint_importstar_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_cond_bitrange_bad.v -l t_gen_cond_bitrange_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pow4.v -l t_math_pow4.v.log
[ERR:IG0801] Missing location information: 89, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 89, RefTypespec, .
[ERR:IG0801] Missing location information: 103, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 103, RefTypespec, .
[ERR:IG0801] Missing location information: 117, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 117, RefTypespec, .
[ERR:IG0801] Missing location information: 131, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 131, RefTypespec, .
[ERR:IG0801] Missing location information: 145, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 145, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_pow4.v:48:10: Bad relative location: Child: 195, RefTypespec,  Parent: 194, LogicNet, y.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 11
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns -elabuhdm t_trace_complex.v -l t_trace_complex.v.log
[ERR:IG0801] Missing location information: 47, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 47, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 57, RefTypespec, arrp_t.
[ERR:IG0804] Missing/invalid file: 65, RefTypespec, strp_t.
[ERR:IG0804] Missing/invalid file: 342, RefTypespec, str32_t.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unopt_converge_initial.v -l t_unopt_converge_initial.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_unopt_converge_initial.v:18:11: Bad relative location: Child: 21, RefTypespec,  Parent: 20, LogicNet, x.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_nest.v -l t_struct_nest.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_lhs_oob.v -l t_select_lhs_oob.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_langext_order_sub.v -l t_langext_order_sub.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order_sub.v:10:33: Syntax error: no viable alternative at input 'input do',
module t_langext_order_sub(input do);
                                 ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order_sub.v:10:33:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_cond_huge.v -l t_math_cond_huge.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_multiwire.v -l t_mem_multiwire.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multiwire.v:80:10: Bad relative location: Child: 75, RefTypespec,  Parent: 74, LogicNet, cyc.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multiwire.v:81:10: Bad relative location: Child: 81, RefTypespec,  Parent: 80, LogicNet, i0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multiwire.v:82:10: Bad relative location: Child: 87, RefTypespec,  Parent: 86, LogicNet, i1.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multiwire.v:59:11: Bad relative location: Child: 38, RefTypespec,  Parent: 37, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multiwire.v:60:10: Bad relative location: Child: 44, RefTypespec,  Parent: 43, LogicNet, cyc.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multiwire.v:61:10: Bad relative location: Child: 50, RefTypespec,  Parent: 49, LogicNet, i0.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multiwire.v:62:10: Bad relative location: Child: 56, RefTypespec,  Parent: 55, LogicNet, i1.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_rand.v -l t_sys_rand.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_first_a.v -l t_inst_first_a.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first_a.v:15:10: Bad relative location: Child: 20, RefTypespec,  Parent: 19, LogicNet, i_w5.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first_a.v:16:11: Bad relative location: Child: 26, RefTypespec,  Parent: 25, LogicNet, o_w5.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first_a.v:17:11: Bad relative location: Child: 32, RefTypespec,  Parent: 31, LogicNet, o_w5_d1r.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first_a.v:18:10: Bad relative location: Child: 38, RefTypespec,  Parent: 37, LogicNet, i_w40.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first_a.v:19:11: Bad relative location: Child: 44, RefTypespec,  Parent: 43, LogicNet, o_w40.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first_a.v:20:10: Bad relative location: Child: 50, RefTypespec,  Parent: 49, LogicNet, i_w104.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first_a.v:21:11: Bad relative location: Child: 56, RefTypespec,  Parent: 55, LogicNet, o_w104.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_modport.v -l t_interface_modport.v.log
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport.v:94:10: Port "c_data" definition missing its direction (input, output, inout).
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport.v:121:10: Port "c_data" definition missing its direction (input, output, inout).
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport.v:9:30: Parented to neither scope nor design: 336, IODecl, reset.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport.v:9:44: Parented to neither scope nor design: 337, IODecl, value.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport.v:10:28: Parented to neither scope nor design: 334, IODecl, reset.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport.v:10:41: Parented to neither scope nor design: 335, IODecl, value.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, counter_if.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport.v:98:10: Bad relative location: Child: 103, RefTypespec,  Parent: 102, LogicNet, i_value.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport.v:125:10: Bad relative location: Child: 128, RefTypespec,  Parent: 127, LogicNet, i_value.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 2
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_strwidth.v -l t_math_strwidth.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_logic_bad.v -l t_dpi_logic_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_logic_bad.v:11:42: Bad relative location: Child: 12, RefTypespec,  Parent: 6, FunctionDecl, oth_f_int1.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_logic_bad.v:11:76: Parented to neither scope nor design: 13, IODecl, i.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_array2.v -l t_param_array2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_openreg_bad.v -l t_dpi_openreg_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_nomod.v -l t_mod_nomod.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed7.v -l t_math_signed7.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_avec.v -l t_param_avec.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_avec.v:23:13: Bad relative location: Child: 15, RefTypespec,  Parent: 12, Function, get_element.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_dup3.v -l t_var_dup3.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_dup3.v:20:11: Bad relative location: Child: 19, RefTypespec,  Parent: 18, LogicNet, ok_o_ra.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_dup3.v:23:11: Bad relative location: Child: 28, RefTypespec,  Parent: 27, LogicNet, ok_or.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_dup3.v:25:11: Bad relative location: Child: 31, RefTypespec,  Parent: 30, LogicNet, ok_ow.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_dup3.v:27:11: Bad relative location: Child: 37, RefTypespec,  Parent: 36, LogicNet, ok_owa.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_write2_tasks.v -l t_case_write2_tasks.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_write2_tasks.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_void.v -l t_func_void.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_void.v:11:13: Bad relative location: Child: 9, RefTypespec,  Parent: 6, Function, f1.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vams_wreal.v -l t_vams_wreal.v.log
[ERR:PA0209] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:6: Unsupported keyword set: "VAMS-2.3".
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:15:10: Bad relative location: Child: 170, RefTypespec,  Parent: 169, LogicNet, in.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_prepost.v -l t_inst_prepost.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_implicit.v -l t_gate_implicit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const_packed_struct_bad.v -l t_func_const_packed_struct_bad.v.log
[ERR:IG0804] Missing/invalid file: 40, RefTypespec, params_t.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_packed_struct_bad.v:21:13: Bad relative location: Child: 34, RefTypespec,  Parent: 6, Function, f_add.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const_packed_struct_bad.v:28:13: Bad relative location: Child: 63, RefTypespec,  Parent: 8, Function, f_add2.
[ERR:IG0804] Missing/invalid file: 73, RefTypespec, params_t.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_first.v -l t_mem_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns -elabuhdm t_var_notfound_bad.v -l t_var_notfound_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_notfound_bad.v:29:13: Bad relative location: Child: 15, RefTypespec,  Parent: 12, Function, notfuncs.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_notfound_bad.v:14:13: Bad relative location: Child: 27, RefTypespec,  Parent: 24, Function, notfunc.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_f.v -l t_flag_f.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_f.v:3: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/t_flag_f_tsub_inc.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_condflop_nord.v -l t_clk_condflop_nord.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_condflop_nord.v:87:10: Bad relative location: Child: 127, RefTypespec,  Parent: 126, LogicNet, d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_condflop_nord.v:88:11: Bad relative location: Child: 130, RefTypespec,  Parent: 129, LogicNet, q.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_condflop_nord.v:75:10: Bad relative location: Child: 76, RefTypespec,  Parent: 75, LogicNet, d.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_condflop_nord.v:76:11: Bad relative location: Child: 84, RefTypespec,  Parent: 83, LogicNet, q.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_emit_constw.v -l t_emit_constw.v.log
[ERR:IG0801] Missing location information: 1672, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1672, RefTypespec, .
[ERR:IG0801] Missing location information: 1697, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1697, RefTypespec, .
[ERR:IG0801] Missing location information: 1734, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1734, RefTypespec, .
[ERR:IG0801] Missing location information: 1771, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1771, RefTypespec, .
[ERR:IG0801] Missing location information: 1811, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1811, RefTypespec, .
[ERR:IG0801] Missing location information: 1851, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1851, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_emit_constw.v:42:13: Bad relative location: Child: 69, RefTypespec,  Parent: 63, Function, bytehash.
[ERR:IG0801] Missing location information: 1912, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1912, RefTypespec, .
[ERR:IG0801] Missing location information: 1973, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 1973, RefTypespec, .
[ERR:IG0801] Missing location information: 2037, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 2037, RefTypespec, .
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 19
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_time.v -l t_sys_time.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_tie_bad.v -l t_func_tie_bad.v.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_tie_bad.v:13:23: Bad relative location: Child: 9, RefTypespec,  Parent: 6, Function, func.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_future.v -l t_flag_future.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_property.v -l t_assert_property.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_vec_sel.v -l t_var_vec_sel.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_extend_class.v -l t_extend_class.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:48:2: Unknown macro "systemc_header".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:50:2: Unknown macro "systemc_interface".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:52:2: Unknown macro "systemc_ctor".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:54:2: Unknown macro "systemc_dtor".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:56:2: Unknown macro "verilog".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:49: Syntax error: extraneous input '#' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'input', 'output', 'inout', 'ref', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
#include "t_extend_class_c.h"	// Header for contained object
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:49:0:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:51:19: Syntax error: no viable alternative at input 't_extend_class_c*',
   t_extend_class_c* m_myobjp;	// Pointer to object we are embedding
                   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:51:19:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:53:12: Syntax error: no viable alternative at input 'm_myobjp =',
   m_myobjp = new t_extend_class_c();	// Construct contained object
            ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:53:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:53:14: Syntax error: extraneous input 'new' expecting {POUND_POUND_DELAY, POUND_DELAY, 'type', 'local', 'super', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   m_myobjp = new t_extend_class_c();	// Construct contained object
              ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:53:14:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:53:34: Syntax error: missing '=' at '(',
   m_myobjp = new t_extend_class_c();	// Construct contained object
                                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:53:34:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:48: Unknown macro "systemc_header".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:50: Unknown macro "systemc_interface".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:52: Unknown macro "systemc_ctor".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:54: Unknown macro "systemc_dtor".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:56: Unknown macro "verilog".
[  FATAL] : 0
[ SYNTAX] : 5
[  ERROR] : 10
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_doubleloop.v -l t_order_doubleloop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_var.v -l t_dpi_var.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:66:1: Unknown macro "systemc_imp_header".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:69:1: Unknown macro "verilog".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:67:2: Syntax error: no viable alternative at input 'module sub (/*AUTOARG*/\n   // Outputs\n   fr_a, fr_b, fr_chk,\n   // Inputs\n   in\n   );\n\nSURELOG_MACRO_NOT_DEFINED:systemc_imp_header!!! \n  void',
  void mon_class_name(const char* namep);
  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:67:2:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:67:2: Syntax error: mismatched input 'void' expecting <EOF>,
  void mon_class_name(const char* namep);
  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:67:2:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:66: Unknown macro "systemc_imp_header".
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_flag_relinc_dir/chip +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_relinc_sub.v -l t_flag_relinc_sub.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd tsub +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_f_tsub_inc.v -l t_flag_f_tsub_inc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd tsub +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_f_tsub.v -l t_flag_f_tsub.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns ac_dig.sv -l ac_dig.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns adrdec.sv -l adrdec.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pad_gnd.sv -l pad_gnd.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns program_h.sv -l program_h.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pad_gpio.sv -l pad_gpio.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pads_if.sv -l pads_if.sv.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:24:3: Bad relative location: Child: 91, RefTypespec,  Parent: 90, ArrayVar, pullup_en.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:25:3: Bad relative location: Child: 99, RefTypespec,  Parent: 98, ArrayVar, pulldown_en.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:26:3: Bad relative location: Child: 107, RefTypespec,  Parent: 106, ArrayVar, output_en.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:27:3: Bad relative location: Child: 115, RefTypespec,  Parent: 114, ArrayVar, output_val.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:28:3: Bad relative location: Child: 123, RefTypespec,  Parent: 122, ArrayVar, input_en.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:29:3: Bad relative location: Child: 131, RefTypespec,  Parent: 130, ArrayVar, slew_limit_en.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:30:3: Bad relative location: Child: 139, RefTypespec,  Parent: 138, ArrayVar, input_val.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:33:3: Bad relative location: Child: 147, RefTypespec,  Parent: 146, ArrayVar, ana_override.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:34:3: Bad relative location: Child: 155, RefTypespec,  Parent: 154, ArrayVar, ana.
[ERR:IG0801] Missing location information: 161, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 161, RefTypespec, .
[ERR:IG0801] Missing location information: 242, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 242, RefTypespec, .
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv Missing location information: 19, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:90:22: Bad relative location: Child: 57, RefTypespec,  Parent: 9, Function, IsPad.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:94:22: Bad relative location: Child: 66, RefTypespec,  Parent: 11, Function, IsPort.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:43:18: Parented to neither scope nor design: 253, IODecl, pullup_en.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:44:18: Parented to neither scope nor design: 254, IODecl, pulldown_en.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:45:18: Parented to neither scope nor design: 255, IODecl, output_en.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:46:18: Parented to neither scope nor design: 256, IODecl, output_val.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:47:18: Parented to neither scope nor design: 257, IODecl, slew_limit_en.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:48:18: Parented to neither scope nor design: 258, IODecl, input_en.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:49:18: Parented to neither scope nor design: 259, IODecl, input_val.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:50:18: Parented to neither scope nor design: 260, IODecl, ana_override.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:51:18: Parented to neither scope nor design: 261, IODecl, ana.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:57:18: Parented to neither scope nor design: 246, IODecl, pullup_en.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:58:18: Parented to neither scope nor design: 247, IODecl, pulldown_en.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:59:18: Parented to neither scope nor design: 248, IODecl, output_en.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:60:18: Parented to neither scope nor design: 249, IODecl, output_val.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:61:18: Parented to neither scope nor design: 250, IODecl, slew_limit_en.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:62:18: Parented to neither scope nor design: 251, IODecl, input_en.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:63:18: Parented to neither scope nor design: 252, IODecl, input_val.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:67:18: Parented to neither scope nor design: 244, IODecl, ana_override.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads_if.sv:68:18: Parented to neither scope nor design: 245, IODecl, ana.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, pads_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 35
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns ac_ana.sv -l ac_ana.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns timescale.sv -l timescale.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns ports_h.sv -l ports_h.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns ac.sv -l ac.sv.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:47:5: Unknown port "acenable".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:49:5: Unknown port "acout".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:64:5: Unknown port "acout".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:66:5: Unknown port "acenable".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:40:3: Unbound: 10, RefModule, i_ac_dig.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:58:3: Unbound: 22, RefModule, i_ac_ana.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns chip.sv -l chip.sv.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:54:11: Unknown port "padsif".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:69:36: Unknown port "test_mode".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:77:11: Unknown port "dbus".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:91:11: Unknown port "dbus".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:108:11: Unknown port "dbus".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:109:11: Unknown port "padsif".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:126:11: Unknown port "dbus".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:127:11: Unknown port "padsif".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:43:3: Unbound: 15, RefModule, padsif.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:48:3: Unbound: 17, RefModule, i_pads.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:67:3: Unbound: 29, RefModule, dbus.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:71:3: Unbound: 37, RefModule, i_adrdec.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:85:3: Unbound: 43, RefModule, i_cpu.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:102:3: Unbound: 53, RefModule, i_ports.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:120:3: Unbound: 67, RefModule, i_ac.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 15
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns cpu.sv -l cpu.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns ports.sv -l ports.sv.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ports.sv:44:10: Unknown macro "PACKED".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ports.sv:49:12: Unknown macro "PACKED".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ports.sv:44:9: Syntax error: extraneous input 'SURELOG_MACRO_NOT_DEFINED:PACKED!!!' expecting {'{', 'packed'},
  struct SURELOG_MACRO_NOT_DEFINED:PACKED!!! 
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ports.sv:44:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ports.sv:49:11: Syntax error: extraneous input 'SURELOG_MACRO_NOT_DEFINED:PACKED!!!' expecting {'{', 'packed'},
    struct SURELOG_MACRO_NOT_DEFINED:PACKED!!! 
           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ports.sv:49:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pads_h.sv -l pads_h.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns rom.sv -l rom.sv.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:18:7: Unknown macro "LDI".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:19:7: Unknown macro "LDI".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:20:7: Unknown macro "LDI".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:21:7: Unknown macro "LDI".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:23:7: Unknown macro "STS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:24:7: Unknown macro "STS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:25:7: Unknown macro "STS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:26:7: Unknown macro "STS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:28:7: Unknown macro "LDS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:29:7: Unknown macro "LDS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:30:7: Unknown macro "LDS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:31:7: Unknown macro "LDS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:33:7: Unknown macro "JMP".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:35:7: Unknown macro "EOP".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:18:6: Syntax error: no viable alternative at input ''{\n      SURELOG_MACRO_NOT_DEFINED:LDI!!!',
      SURELOG_MACRO_NOT_DEFINED:LDI!!! 
      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:18:6:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:36:6: Syntax error: mismatched input '}' expecting <EOF>,
      };
      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:36:6:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:18: Unknown macro "LDI".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:19: Unknown macro "LDI".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:20: Unknown macro "LDI".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:21: Unknown macro "LDI".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:23: Unknown macro "STS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:24: Unknown macro "STS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:25: Unknown macro "STS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:26: Unknown macro "STS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:28: Unknown macro "LDS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:29: Unknown macro "LDS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:30: Unknown macro "LDS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:31: Unknown macro "LDS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:33: Unknown macro "JMP".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:35: Unknown macro "EOP".
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 28
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pads.sv -l pads.sv.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:60:25: Unknown port "input_val".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:65:25: Unknown port "ana".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:68:25: Unknown port "pullup_en".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:69:25: Unknown port "pulldown_en".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:70:25: Unknown port "output_en".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:71:25: Unknown port "output_val".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:72:25: Unknown port "slew_limit_en".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:73:25: Unknown port "input_en".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:56:11: Unbound: 44, RefModule, i_pad_gpio.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:78:13: Unbound: 92, RefModule, i_pad_vdd.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:87:13: Unbound: 100, RefModule, i_pad_gnd.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 11
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pad_vdd.sv -l pad_vdd.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns genbus_if.sv -l genbus_if.sv.log
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:39:3: Bad relative location: Child: 339, RefTypespec,  Parent: 338, ArrayVar, m_sdata.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:40:3: Bad relative location: Child: 347, RefTypespec,  Parent: 346, ArrayVar, m_ws.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:41:3: Bad relative location: Child: 358, RefTypespec,  Parent: 357, ArrayVar, m_mdata.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:42:3: Bad relative location: Child: 369, RefTypespec,  Parent: 368, ArrayVar, m_adr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:43:3: Bad relative location: Child: 380, RefTypespec,  Parent: 379, ArrayVar, m_we.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:44:3: Bad relative location: Child: 391, RefTypespec,  Parent: 390, ArrayVar, m_re.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:48:3: Bad relative location: Child: 402, RefTypespec,  Parent: 401, ArrayVar, s_sdata.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:49:3: Bad relative location: Child: 410, RefTypespec,  Parent: 409, ArrayVar, s_ws.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:50:3: Bad relative location: Child: 421, RefTypespec,  Parent: 420, ArrayVar, s_mdata.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:51:3: Bad relative location: Child: 432, RefTypespec,  Parent: 431, ArrayVar, s_adr.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:52:3: Bad relative location: Child: 443, RefTypespec,  Parent: 442, ArrayVar, s_we.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:53:3: Bad relative location: Child: 454, RefTypespec,  Parent: 453, ArrayVar, s_re.
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:57:3: Bad relative location: Child: 462, RefTypespec,  Parent: 461, ArrayVar, s_sel.
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv Missing location information: 60, RefTypespec, .
[ERR:IG0801] Missing location information: 15, RefTypespec, .
[ERR:IG0804] Missing/invalid file: 15, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:163:22: Bad relative location: Child: 122, RefTypespec, mPreAdrDecode_resp Parent: 21, Function, mPreAdrDecode.
[ERR:IG0801] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv Missing location information: 147, RefTypespec, .
[ERR:IG0807] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:210:22: Bad relative location: Child: 250, RefTypespec,  Parent: 25, Function, aNumSlaves.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:68:26: Parented to neither scope nor design: 614, IODecl, m_sdata.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:69:26: Parented to neither scope nor design: 615, IODecl, m_ws.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:70:26: Parented to neither scope nor design: 616, IODecl, m_mdata.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:71:26: Parented to neither scope nor design: 617, IODecl, m_adr.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:72:26: Parented to neither scope nor design: 618, IODecl, m_we.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:73:26: Parented to neither scope nor design: 619, IODecl, m_re.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:79:25: Parented to neither scope nor design: 620, IODecl, s_sdata.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:80:25: Parented to neither scope nor design: 621, IODecl, s_ws.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:81:25: Parented to neither scope nor design: 622, IODecl, s_mdata.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:82:25: Parented to neither scope nor design: 623, IODecl, s_adr.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:83:25: Parented to neither scope nor design: 624, IODecl, s_we.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:84:25: Parented to neither scope nor design: 625, IODecl, s_re.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:85:25: Parented to neither scope nor design: 626, IODecl, s_sel.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:107:26: Parented to neither scope nor design: 612, IODecl, s_adr.
[ERR:IG0805] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/genbus_if.sv:108:26: Parented to neither scope nor design: 613, IODecl, s_sel.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, genbus_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 35
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pinout_h.sv -l pinout_h.sv.log
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pinout_h.sv:53:41: Failed to bind object: "id: 300, name: pinout_wa_id".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pinout_h.sv:53:41: Illegal implicit net "id:300, name: pinout_wa_id".
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pinout_h.sv:53:54: Failed to bind object: "id: 301, name: pinout_wa_aux".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pinout_h.sv:53:54: Illegal implicit net "id:301, name: pinout_wa_aux".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pinout_h.sv:53:41: Unbound: 300, RefObj, pinout_wa_id.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pinout_h.sv:53:54: Unbound: 301, RefObj, pinout_wa_aux.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_bus_mux_demux +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns sv_bus_mux_demux_demux.sv -l sv_bus_mux_demux_demux.sv.log
[ERR:CP0316] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_demux.sv:8:8: Undefined package "package_bus".
[ERR:CP0316] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_demux.sv:9:8: Undefined package "package_str".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_bus_mux_demux +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns sv_bus_mux_demux_mux.sv -l sv_bus_mux_demux_mux.sv.log
[ERR:CP0316] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_mux.sv:8:8: Undefined package "package_bus".
[ERR:CP0316] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_mux.sv:9:8: Undefined package "package_str".
[ERR:CP0316] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_mux.sv:10:8: Undefined package "package_uni".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_bus_mux_demux +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns sv_bus_mux_demux_def.sv -l sv_bus_mux_demux_def.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_bus_mux_demux +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns sv_bus_mux_demux_wrap.sv -l sv_bus_mux_demux_wrap.sv.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:57:4: Unknown port "bus_vld".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:58:4: Unknown port "bus_adr".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:59:4: Unknown port "bus_dat".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:60:4: Unknown port "bus_rdy".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:62:4: Unknown port "str_vld".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:63:4: Unknown port "str_bus".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:64:4: Unknown port "str_rdy".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:72:4: Unknown port "str_vld".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:73:4: Unknown port "str_bus".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:74:4: Unknown port "str_rdy".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:76:4: Unknown port "bus_vld".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:77:4: Unknown port "bus_adr".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:78:4: Unknown port "bus_dat".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:79:4: Unknown port "bus_rdy".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:52:1: Unbound: 7, RefModule, mux.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:67:1: Unbound: 27, RefModule, demux.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 16
[WARNING] : 0
[   NOTE] : 0
Processed 837 tests.
[  FATAL] : 0
[ SYNTAX] : 137
[  ERROR] : 2148
[WARNING] : 47
[   NOTE] : 0
