//! Intel FPGA backend - to be reimplemented for GateNetlist
