#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 29 13:40:36 2016
# Process ID: 5008
# Current directory: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent812 C:\Users\dilsizk\Desktop\ece4911\ece491labs\Project\FinalProject\FinalProject.xpr
# Log file: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/vivado.log
# Journal file: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/FinalProject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller_fifo.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sources_1/new/rcvr_controller.sv
add_files -norecurse C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv
update_compile_order -fileset sources_1
set_property top topmodulefinal [current_fileset]
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/nexys4DDR.xdc
add_files -norecurse {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv w ]
add_files -fileset sim_1 C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv
update_compile_order -fileset sim_1
set_property top toptestproject [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
INFO: [VRFC 10-2458] undeclared symbol switches, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:30]
INFO: [VRFC 10-2458] undeclared symbol btnc, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:31]
INFO: [VRFC 10-2458] undeclared symbol btnu, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:32]
INFO: [VRFC 10-2458] undeclared symbol btnl, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:33]
INFO: [VRFC 10-2458] undeclared symbol btnr, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:34]
INFO: [VRFC 10-2458] undeclared symbol btnd, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:35]
INFO: [VRFC 10-2458] undeclared symbol segs, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:36]
INFO: [VRFC 10-2458] undeclared symbol an, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:37]
INFO: [VRFC 10-2458] undeclared symbol dp, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:38]
INFO: [VRFC 10-2458] undeclared symbol rxd_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:40]
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:41]
INFO: [VRFC 10-2458] undeclared symbol jardy, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:43]
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:44]
INFO: [VRFC 10-2458] undeclared symbol jacardet, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:45]
INFO: [VRFC 10-2458] undeclared symbol jawrite, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:46]
INFO: [VRFC 10-2458] undeclared symbol jaerror, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:47]
ERROR: [VRFC 10-91] BAUD is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:28]
ERROR: [VRFC 10-433] cannot index into non-array switches [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:50]
ERROR: [VRFC 10-1040] module toptestproject ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
INFO: [VRFC 10-2458] undeclared symbol switches, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:30]
INFO: [VRFC 10-2458] undeclared symbol btnc, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:31]
INFO: [VRFC 10-2458] undeclared symbol btnu, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:32]
INFO: [VRFC 10-2458] undeclared symbol btnl, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:33]
INFO: [VRFC 10-2458] undeclared symbol btnr, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:34]
INFO: [VRFC 10-2458] undeclared symbol btnd, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:35]
INFO: [VRFC 10-2458] undeclared symbol segs, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:36]
INFO: [VRFC 10-2458] undeclared symbol an, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:37]
INFO: [VRFC 10-2458] undeclared symbol dp, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:38]
INFO: [VRFC 10-2458] undeclared symbol rxd_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:40]
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:41]
INFO: [VRFC 10-2458] undeclared symbol jardy, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:43]
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:44]
INFO: [VRFC 10-2458] undeclared symbol jacardet, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:45]
INFO: [VRFC 10-2458] undeclared symbol jawrite, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:46]
INFO: [VRFC 10-2458] undeclared symbol jaerror, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:47]
ERROR: [VRFC 10-433] cannot index into non-array switches [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:50]
ERROR: [VRFC 10-1040] module toptestproject ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
INFO: [VRFC 10-2458] undeclared symbol switches, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:30]
INFO: [VRFC 10-2458] undeclared symbol btnc, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:31]
INFO: [VRFC 10-2458] undeclared symbol btnu, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:32]
INFO: [VRFC 10-2458] undeclared symbol btnl, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:33]
INFO: [VRFC 10-2458] undeclared symbol btnr, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:34]
INFO: [VRFC 10-2458] undeclared symbol btnd, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:35]
INFO: [VRFC 10-2458] undeclared symbol segs, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:36]
INFO: [VRFC 10-2458] undeclared symbol an, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:37]
INFO: [VRFC 10-2458] undeclared symbol dp, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:38]
INFO: [VRFC 10-2458] undeclared symbol rxd_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:40]
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:41]
INFO: [VRFC 10-2458] undeclared symbol jardy, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:43]
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:44]
INFO: [VRFC 10-2458] undeclared symbol jacardet, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:45]
INFO: [VRFC 10-2458] undeclared symbol jawrite, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:46]
INFO: [VRFC 10-2458] undeclared symbol jaerror, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:47]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:69]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:185]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:186]
ERROR: [VRFC 10-1280] procedural assignment to a non-register switches is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:433]
ERROR: [VRFC 10-433] cannot index into non-array switches [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:433]
ERROR: [VRFC 10-1280] procedural assignment to a non-register switches is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:433]
ERROR: [VRFC 10-1040] module toptestproject ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
INFO: [VRFC 10-2458] undeclared symbol btnu, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:34]
INFO: [VRFC 10-2458] undeclared symbol btnl, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:35]
INFO: [VRFC 10-2458] undeclared symbol btnr, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:36]
INFO: [VRFC 10-2458] undeclared symbol btnd, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:37]
INFO: [VRFC 10-2458] undeclared symbol segs, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:38]
INFO: [VRFC 10-2458] undeclared symbol an, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:39]
INFO: [VRFC 10-2458] undeclared symbol dp, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:40]
INFO: [VRFC 10-2458] undeclared symbol jardy, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:45]
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:46]
INFO: [VRFC 10-2458] undeclared symbol jacardet, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:47]
INFO: [VRFC 10-2458] undeclared symbol jawrite, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:48]
INFO: [VRFC 10-2458] undeclared symbol jaerror, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:49]
ERROR: [VRFC 10-433] cannot index into non-array switches [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:52]
ERROR: [VRFC 10-1040] module toptestproject ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
ERROR: [VRFC 10-1412] syntax error near 11111 [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:32]
ERROR: [VRFC 10-1040] module toptestproject ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
WARNING: [VRFC 10-986] literal value truncated to fit in 15 bits [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:32]
INFO: [VRFC 10-2458] undeclared symbol btnu, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:34]
INFO: [VRFC 10-2458] undeclared symbol btnl, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:35]
INFO: [VRFC 10-2458] undeclared symbol btnr, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:36]
INFO: [VRFC 10-2458] undeclared symbol btnd, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:37]
INFO: [VRFC 10-2458] undeclared symbol segs, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:38]
INFO: [VRFC 10-2458] undeclared symbol an, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:39]
INFO: [VRFC 10-2458] undeclared symbol dp, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:40]
INFO: [VRFC 10-2458] undeclared symbol jardy, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:45]
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:46]
INFO: [VRFC 10-2458] undeclared symbol jacardet, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:47]
INFO: [VRFC 10-2458] undeclared symbol jawrite, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:48]
INFO: [VRFC 10-2458] undeclared symbol jaerror, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:49]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:71]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:187]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 81b5a577b81d446c9bec339871111cd1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptestproject_behav xil_defaultlib.toptestproject xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <topmodule> not found while processing module instance <toplevel> [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:30]
ERROR: [VRFC 10-2063] Module <clkenb> not found while processing module instance <CLKENB3> [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_controller
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:22]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:33]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:34]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:35]
INFO: [VRFC 10-2458] undeclared symbol write_in_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:109]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:112]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:113]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:130]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:131]
INFO: [VRFC 10-2458] undeclared symbol data_coming_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:204]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:38]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:47]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:49]
WARNING: [VRFC 10-756] identifier addr_match is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:117]
WARNING: [VRFC 10-756] identifier dest_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:210]
WARNING: [VRFC 10-756] identifier source_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:211]
WARNING: [VRFC 10-756] identifier type_data is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:212]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodulefinal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
WARNING: [VRFC 10-986] literal value truncated to fit in 15 bits [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:32]
INFO: [VRFC 10-2458] undeclared symbol btnu, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:34]
INFO: [VRFC 10-2458] undeclared symbol btnl, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:35]
INFO: [VRFC 10-2458] undeclared symbol btnr, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:36]
INFO: [VRFC 10-2458] undeclared symbol btnd, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:37]
INFO: [VRFC 10-2458] undeclared symbol segs, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:38]
INFO: [VRFC 10-2458] undeclared symbol an, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:39]
INFO: [VRFC 10-2458] undeclared symbol dp, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:40]
INFO: [VRFC 10-2458] undeclared symbol jardy, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:45]
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:46]
INFO: [VRFC 10-2458] undeclared symbol jacardet, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:47]
INFO: [VRFC 10-2458] undeclared symbol jawrite, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:48]
INFO: [VRFC 10-2458] undeclared symbol jaerror, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:49]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:71]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:187]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 81b5a577b81d446c9bec339871111cd1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptestproject_behav xil_defaultlib.toptestproject xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port SW [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:32]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port SEGS [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port AN [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:39]
ERROR: [VRFC 10-1658] variable txd is driven by invalid combination of procedural drivers [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:21]
WARNING: [VRFC 10-2066] txd driven by this always_ff block should not be driven by any other process [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:53]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:87]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:136]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_controller
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:22]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:33]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:34]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:35]
INFO: [VRFC 10-2458] undeclared symbol write_in_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:109]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:112]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:113]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:130]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:131]
INFO: [VRFC 10-2458] undeclared symbol data_coming_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:204]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:38]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:47]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:49]
WARNING: [VRFC 10-756] identifier addr_match is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:117]
WARNING: [VRFC 10-756] identifier dest_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:210]
WARNING: [VRFC 10-756] identifier source_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:211]
WARNING: [VRFC 10-756] identifier type_data is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:212]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodulefinal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
WARNING: [VRFC 10-986] literal value truncated to fit in 15 bits [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:32]
INFO: [VRFC 10-2458] undeclared symbol jardy, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:45]
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:46]
INFO: [VRFC 10-2458] undeclared symbol jacardet, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:47]
INFO: [VRFC 10-2458] undeclared symbol jawrite, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:48]
INFO: [VRFC 10-2458] undeclared symbol jaerror, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:49]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:67]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:183]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 81b5a577b81d446c9bec339871111cd1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptestproject_behav xil_defaultlib.toptestproject xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-537] constant is not allowed here [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:38]
ERROR: [VRFC 10-537] constant is not allowed here [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:39]
ERROR: [VRFC 10-537] constant is not allowed here [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:40]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port SW [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port BTNU [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port BTNL [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:35]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port BTNR [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port BTND [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port SEGS [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:38]
ERROR: [VRFC 10-851] illegal output port connection to SEGS [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port AN [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:39]
ERROR: [VRFC 10-851] illegal output port connection to AN [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DP [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:40]
ERROR: [VRFC 10-851] illegal output port connection to DP [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:40]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port UART_RXD_OUT [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:43]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:87]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:136]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_controller
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:22]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:33]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:34]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:35]
INFO: [VRFC 10-2458] undeclared symbol write_in_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:109]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:112]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:113]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:130]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:131]
INFO: [VRFC 10-2458] undeclared symbol data_coming_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:204]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:38]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:47]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:49]
WARNING: [VRFC 10-756] identifier addr_match is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:117]
WARNING: [VRFC 10-756] identifier dest_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:210]
WARNING: [VRFC 10-756] identifier source_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:211]
WARNING: [VRFC 10-756] identifier type_data is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:212]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodulefinal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
WARNING: [VRFC 10-986] literal value truncated to fit in 15 bits [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:35]
INFO: [VRFC 10-2458] undeclared symbol jardy, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:48]
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:49]
INFO: [VRFC 10-2458] undeclared symbol jacardet, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:50]
INFO: [VRFC 10-2458] undeclared symbol jawrite, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:51]
INFO: [VRFC 10-2458] undeclared symbol jaerror, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:52]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:70]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:186]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:187]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 81b5a577b81d446c9bec339871111cd1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptestproject_behav xil_defaultlib.toptestproject xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port SW [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:35]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port BTNU [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port BTNL [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port BTNR [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port BTND [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:40]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port UART_RXD_OUT [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:46]
ERROR: [VRFC 10-1658] variable txd is driven by invalid combination of procedural drivers [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:21]
WARNING: [VRFC 10-2066] txd driven by this always_ff block should not be driven by any other process [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:53]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:87]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:136]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_controller
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:22]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:33]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:34]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:35]
INFO: [VRFC 10-2458] undeclared symbol write_in_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:109]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:112]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:113]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:130]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:131]
INFO: [VRFC 10-2458] undeclared symbol data_coming_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:204]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:38]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:47]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:49]
WARNING: [VRFC 10-756] identifier addr_match is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:117]
WARNING: [VRFC 10-756] identifier dest_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:210]
WARNING: [VRFC 10-756] identifier source_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:211]
WARNING: [VRFC 10-756] identifier type_data is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:212]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodulefinal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
INFO: [VRFC 10-2458] undeclared symbol jardy, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:48]
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:49]
INFO: [VRFC 10-2458] undeclared symbol jacardet, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:50]
INFO: [VRFC 10-2458] undeclared symbol jawrite, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:51]
INFO: [VRFC 10-2458] undeclared symbol jaerror, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:52]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:70]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:186]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:187]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 81b5a577b81d446c9bec339871111cd1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptestproject_behav xil_defaultlib.toptestproject xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port UART_RXD_OUT [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:46]
ERROR: [VRFC 10-1658] variable txd is driven by invalid combination of procedural drivers [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:21]
WARNING: [VRFC 10-2066] txd driven by this always_ff block should not be driven by any other process [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:53]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:87]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:136]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_controller
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:22]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:33]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:34]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:35]
INFO: [VRFC 10-2458] undeclared symbol write_in_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:109]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:112]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:113]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:130]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:131]
INFO: [VRFC 10-2458] undeclared symbol data_coming_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:204]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:38]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:47]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:49]
WARNING: [VRFC 10-756] identifier addr_match is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:117]
WARNING: [VRFC 10-756] identifier dest_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:210]
WARNING: [VRFC 10-756] identifier source_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:211]
WARNING: [VRFC 10-756] identifier type_data is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:212]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodulefinal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:52]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:76]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:192]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 81b5a577b81d446c9bec339871111cd1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptestproject_behav xil_defaultlib.toptestproject xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port UART_RXD_OUT [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:49]
ERROR: [VRFC 10-1658] variable txd is driven by invalid combination of procedural drivers [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:21]
WARNING: [VRFC 10-2066] txd driven by this always_ff block should not be driven by any other process [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:53]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:87]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:136]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_controller
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:22]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:33]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:34]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:35]
INFO: [VRFC 10-2458] undeclared symbol write_in_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:109]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:112]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:113]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:130]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:131]
INFO: [VRFC 10-2458] undeclared symbol data_coming_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:204]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:38]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:47]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:49]
WARNING: [VRFC 10-756] identifier addr_match is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:117]
WARNING: [VRFC 10-756] identifier dest_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:210]
WARNING: [VRFC 10-756] identifier source_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:211]
WARNING: [VRFC 10-756] identifier type_data is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:212]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodulefinal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:52]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:76]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:192]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 81b5a577b81d446c9bec339871111cd1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptestproject_behav xil_defaultlib.toptestproject xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port UART_RXD_OUT [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:49]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:87]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:136]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=960)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.transmitter(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=3200000)
Compiling module xil_defaultlib.correlator(LEN=10,PATTERN=10'b01...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.correlator(LEN=64,PATTERN=64'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.rcvr_controller
Compiling module xil_defaultlib.topmodulefinal
Compiling module xil_defaultlib.toptestproject
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot toptestproject_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xsim.dir/toptestproject_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 29 14:17:29 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "toptestproject_behav -key {Behavioral:sim_1:Functional:toptestproject} -tclbatch {toptestproject.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source toptestproject.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 2 at time 110.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 3 at time 110.
  Expected value 0x0, Inspected Value 0xX
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toptestproject_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 918.730 ; gain = 7.313
run 4000 us
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 5 at time 160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 6 at time 160000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 8 at time 320000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 9 at time 320000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 11 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 12 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 14 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 15 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 16 at time 560000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 20 at time 720000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 24 at time 880000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 28 at time 1040000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 30 at time 1120000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 40 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 43 at time 2330000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 46 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 49 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 52 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 53 at time 2730000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 54 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 57 at time 2890000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 61 at time 3050000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 65 at time 3210000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 67 at time 3290000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 2 at time 110.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 3 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 5 at time 160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 6 at time 160000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 8 at time 320000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 9 at time 320000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 11 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 12 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 14 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 15 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 16 at time 560000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 20 at time 720000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 24 at time 880000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 28 at time 1040000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 30 at time 1120000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 40 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 43 at time 2330000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 46 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 49 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 52 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 53 at time 2730000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 54 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 57 at time 2890000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 61 at time 3050000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 65 at time 3210000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 67 at time 3290000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 14:18:36 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Nov 29 14:18:36 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744885A
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_controller
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:22]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:33]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:34]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:35]
INFO: [VRFC 10-2458] undeclared symbol write_in_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:109]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:112]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:113]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:130]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:131]
INFO: [VRFC 10-2458] undeclared symbol data_coming_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:204]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:38]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:47]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:49]
WARNING: [VRFC 10-756] identifier addr_match is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:117]
WARNING: [VRFC 10-756] identifier dest_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:210]
WARNING: [VRFC 10-756] identifier source_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:211]
WARNING: [VRFC 10-756] identifier type_data is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:212]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodulefinal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:52]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:76]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:192]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 81b5a577b81d446c9bec339871111cd1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptestproject_behav xil_defaultlib.toptestproject xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port UART_RXD_OUT [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:49]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:87]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:136]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=960)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.transmitter(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=3200000)
Compiling module xil_defaultlib.correlator(LEN=10,PATTERN=10'b01...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.correlator(LEN=64,PATTERN=64'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.rcvr_controller
Compiling module xil_defaultlib.topmodulefinal
Compiling module xil_defaultlib.toptestproject
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot toptestproject_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 994.398 ; gain = 0.000
run 4000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 2 at time 110.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 3 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 5 at time 160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 6 at time 160000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 8 at time 320000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 9 at time 320000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 11 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 12 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 14 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 15 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 16 at time 560000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 20 at time 720000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 24 at time 880000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 28 at time 1040000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 30 at time 1120000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 40 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 43 at time 2330000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 46 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 49 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 52 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 53 at time 2730000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 54 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 57 at time 2890000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 61 at time 3050000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 65 at time 3210000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 67 at time 3290000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_controller
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:22]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:33]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:34]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:35]
INFO: [VRFC 10-2458] undeclared symbol write_in_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:109]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:112]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:113]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:130]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:131]
INFO: [VRFC 10-2458] undeclared symbol data_coming_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:204]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:38]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:47]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:49]
WARNING: [VRFC 10-756] identifier addr_match is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:117]
WARNING: [VRFC 10-756] identifier dest_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:210]
WARNING: [VRFC 10-756] identifier source_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:211]
WARNING: [VRFC 10-756] identifier type_data is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:212]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodulefinal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:52]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:76]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:192]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 81b5a577b81d446c9bec339871111cd1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptestproject_behav xil_defaultlib.toptestproject xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port UART_RXD_OUT [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:49]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:87]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:136]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=960)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.transmitter(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=3200000)
Compiling module xil_defaultlib.correlator(LEN=10,PATTERN=10'b01...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.correlator(LEN=64,PATTERN=64'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.rcvr_controller
Compiling module xil_defaultlib.topmodulefinal
Compiling module xil_defaultlib.toptestproject
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot toptestproject_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 994.398 ; gain = 0.000
run 4000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 2 at time 110.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 3 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 5 at time 160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 6 at time 160000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 8 at time 320000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 9 at time 320000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 11 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 12 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 14 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 15 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 16 at time 560000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 20 at time 720000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 24 at time 880000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 28 at time 1040000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 30 at time 1120000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 40 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 43 at time 2330000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 46 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 49 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 52 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 53 at time 2730000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 54 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 57 at time 2890000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 61 at time 3050000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 65 at time 3210000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 67 at time 3290000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 2 at time 110.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 3 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 5 at time 160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 6 at time 160000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 8 at time 320000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 9 at time 320000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 11 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 12 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 14 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 15 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 16 at time 560000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 20 at time 720000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 24 at time 880000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 28 at time 1040000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 30 at time 1120000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 40 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 43 at time 2330000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 46 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 49 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 52 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 53 at time 2730000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 54 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 57 at time 2890000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 61 at time 3050000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 65 at time 3210000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 67 at time 3290000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 2 at time 110.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 3 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 5 at time 160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 6 at time 160000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 8 at time 320000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 9 at time 320000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 11 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 12 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 14 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 15 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 16 at time 560000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 20 at time 720000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 24 at time 880000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 28 at time 1040000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 30 at time 1120000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 40 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 43 at time 2330000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 46 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 49 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 52 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 53 at time 2730000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 54 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 57 at time 2890000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 61 at time 3050000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 65 at time 3210000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 67 at time 3290000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 2 at time 110.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 3 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 5 at time 160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 6 at time 160000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 8 at time 320000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 9 at time 320000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 11 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 12 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 14 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 15 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 16 at time 560000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 20 at time 720000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 24 at time 880000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 28 at time 1040000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 30 at time 1120000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 40 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 43 at time 2330000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 46 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 49 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 52 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 53 at time 2730000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 54 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 57 at time 2890000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 61 at time 3050000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 65 at time 3210000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 67 at time 3290000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 2 at time 110.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 3 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 5 at time 160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 6 at time 160000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 8 at time 320000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 9 at time 320000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 11 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 12 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 14 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 15 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 16 at time 560000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 20 at time 720000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 24 at time 880000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 28 at time 1040000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 30 at time 1120000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 40 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 43 at time 2330000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 46 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 49 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 52 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 53 at time 2730000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 54 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 57 at time 2890000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 61 at time 3050000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 65 at time 3210000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 67 at time 3290000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 2 at time 110.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 3 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 5 at time 160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 6 at time 160000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 8 at time 320000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 9 at time 320000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 11 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 12 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 14 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 15 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 16 at time 560000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 20 at time 720000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 24 at time 880000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 28 at time 1040000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 30 at time 1120000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 40 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 43 at time 2330000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 46 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 49 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 52 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 53 at time 2730000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 54 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 57 at time 2890000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 61 at time 3050000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 65 at time 3210000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 67 at time 3290000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 2 at time 110.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 3 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 5 at time 160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 6 at time 160000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 8 at time 320000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 9 at time 320000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 11 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 12 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 14 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 15 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 16 at time 560000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 20 at time 720000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 24 at time 880000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 28 at time 1040000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 30 at time 1120000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 40 at time 2170000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 43 at time 2330000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 46 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 49 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 52 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 53 at time 2730000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 54 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 57 at time 2890000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 61 at time 3050000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 65 at time 3210000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 67 at time 3290000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0xX
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_controller
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:22]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:33]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:34]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:35]
INFO: [VRFC 10-2458] undeclared symbol write_in_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:109]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:112]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:113]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:130]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:131]
INFO: [VRFC 10-2458] undeclared symbol data_coming_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:204]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:38]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:47]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:49]
WARNING: [VRFC 10-756] identifier addr_match is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:117]
WARNING: [VRFC 10-756] identifier dest_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:210]
WARNING: [VRFC 10-756] identifier source_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:211]
WARNING: [VRFC 10-756] identifier type_data is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:212]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodulefinal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:52]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:76]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:192]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 81b5a577b81d446c9bec339871111cd1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptestproject_behav xil_defaultlib.toptestproject xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port UART_RXD_OUT [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:49]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:87]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:136]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=960)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.transmitter(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=3200000)
Compiling module xil_defaultlib.correlator(LEN=10,PATTERN=10'b01...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.correlator(LEN=64,PATTERN=64'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.rcvr_controller
Compiling module xil_defaultlib.topmodulefinal
Compiling module xil_defaultlib.toptestproject
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot toptestproject_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1057.602 ; gain = 0.000
run 4000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 2 at time 110.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 3 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 5 at time 160000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 6 at time 160000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 8 at time 320000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 9 at time 320000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 11 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 12 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 14 at time 480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 15 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 16 at time 560000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 20 at time 720000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 24 at time 880000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 28 at time 1040000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 29 at time 1200000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 30 at time 1360000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 31 at time 1440000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 32 at time 1440000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 33 at time 1440000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 34 at time 1440000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 35 at time 1440000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 36 at time 1440000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 37 at time 1480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 38 at time 1480000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 39 at time 1480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before preamble) Failed test 40 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 41 at time 2490000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before preamble) Failed test 42 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 43 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 44 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write middle of preamble of 16 bits) Failed test 45 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 46 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 47 at time 2810000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before sfd) Failed test 48 at time 2810000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 49 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 50 at time 2970000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after sfd) Failed test 51 at time 2970000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 52 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 53 at time 2970000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before receive) Failed test 54 at time 2970000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 55 at time 3050000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 56 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 57 at time 3130000.
  Expected value 0xbb, Inspected Value 0xzX
FAIL(write after receive) Failed test 58 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 59 at time 3210000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 60 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 61 at time 3290000.
  Expected value 0xff, Inspected Value 0xzX
FAIL(write after receive) Failed test 62 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 63 at time 3370000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 64 at time 3450000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 65 at time 3450000.
  Expected value 0x0, Inspected Value 0xzX
FAIL(write after receive) Failed test 66 at time 3450000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 67 at time 3530000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 68 at time 3690000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 69 at time 3850000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 70 at time 3930000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 71 at time 3930000.
  Expected value 0xaa, Inspected Value 0xzX
FAIL(write after receive) Failed test 72 at time 3930000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 73 at time 3930000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 74 at time 3930000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write before EOF) Failed test 75 at time 3930000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 76 at time 3970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 77 at time 3970000.
  Expected value 0xxx, Inspected Value 0xzX
FAIL(write after EOF) Failed test 78 at time 3970000.
  Expected value 0x1, Inspected Value 0xX
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_controller
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:20]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:31]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:32]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:33]
INFO: [VRFC 10-2458] undeclared symbol write_in_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:107]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:110]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:111]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:128]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:129]
INFO: [VRFC 10-2458] undeclared symbol data_coming_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:202]
ERROR: [VRFC 10-91] txd_mtrans_out is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:21]
ERROR: [VRFC 10-1040] module rcvr_controller ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_controller
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:20]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:31]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:32]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:33]
INFO: [VRFC 10-2458] undeclared symbol write_in_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:107]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:110]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:111]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:128]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:129]
INFO: [VRFC 10-2458] undeclared symbol data_coming_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:202]
ERROR: [VRFC 10-91] txd_mtrans_out is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:21]
ERROR: [VRFC 10-1040] module rcvr_controller ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'toptestproject' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj toptestproject_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_controller
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:20]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:31]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:32]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:33]
INFO: [VRFC 10-2458] undeclared symbol write_in_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:107]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:110]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:111]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:128]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:129]
INFO: [VRFC 10-2458] undeclared symbol data_coming_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:202]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:36]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:45]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:47]
WARNING: [VRFC 10-756] identifier addr_match is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:115]
WARNING: [VRFC 10-756] identifier dest_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:208]
WARNING: [VRFC 10-756] identifier source_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:209]
WARNING: [VRFC 10-756] identifier type_data is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:210]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodulefinal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:52]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:76]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:192]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 81b5a577b81d446c9bec339871111cd1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptestproject_behav xil_defaultlib.toptestproject xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port UART_RXD_OUT [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:49]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:87]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port replace [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:136]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=960)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.transmitter(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=3200000)
Compiling module xil_defaultlib.correlator(LEN=10,PATTERN=10'b01...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.correlator(LEN=64,PATTERN=64'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.rcvr_controller
Compiling module xil_defaultlib.topmodulefinal
Compiling module xil_defaultlib.toptestproject
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot toptestproject_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1062.582 ; gain = 1.160
run 4000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 2 at time 110.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write before preamble) Failed test 3 at time 110.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 5 at time 160000.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write middle of preamble of 16 bits) Failed test 6 at time 160000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 8 at time 320000.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write before sfd) Failed test 9 at time 320000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 11 at time 480000.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write after sfd) Failed test 12 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 14 at time 480000.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write before receive) Failed test 15 at time 480000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 16 at time 560000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xzZ
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 20 at time 720000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xzZ
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 24 at time 880000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xzZ
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 28 at time 1040000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 29 at time 1200000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 30 at time 1360000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 31 at time 1440000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 32 at time 1440000.
  Expected value 0xaa, Inspected Value 0xzZ
FAIL(write after receive) Failed test 33 at time 1440000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 34 at time 1440000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 35 at time 1440000.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write before EOF) Failed test 36 at time 1440000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 37 at time 1480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 38 at time 1480000.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write after EOF) Failed test 39 at time 1480000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before preamble) Failed test 40 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(data before preamble) Failed test 41 at time 2490000.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write before preamble) Failed test 42 at time 2490000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet middle of preamble of 16 bits) Failed test 43 at time 2650000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data middle of preamble of 16 bits) Failed test 44 at time 2650000.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write middle of preamble of 16 bits) Failed test 45 at time 2650000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before sfd) Failed test 46 at time 2810000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before sfd) Failed test 47 at time 2810000.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write before sfd) Failed test 48 at time 2810000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after sfd) Failed test 49 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after sfd) Failed test 50 at time 2970000.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write after sfd) Failed test 51 at time 2970000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet before receive) Failed test 52 at time 2970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before receive) Failed test 53 at time 2970000.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write before receive) Failed test 54 at time 2970000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 55 at time 3050000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 56 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 57 at time 3130000.
  Expected value 0xbb, Inspected Value 0xzZ
FAIL(write after receive) Failed test 58 at time 3130000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 59 at time 3210000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 60 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 61 at time 3290000.
  Expected value 0xff, Inspected Value 0xzZ
FAIL(write after receive) Failed test 62 at time 3290000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 63 at time 3370000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 64 at time 3450000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 65 at time 3450000.
  Expected value 0x0, Inspected Value 0xzZ
FAIL(write after receive) Failed test 66 at time 3450000.
  Expected value 0x1, Inspected Value 0xX
FAIL(write after receive) Failed test 67 at time 3530000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 68 at time 3690000.
  Expected value 0x0, Inspected Value 0xX
FAIL(write after receive) Failed test 69 at time 3850000.
  Expected value 0x0, Inspected Value 0xX
FAIL(cardet after receive) Failed test 70 at time 3930000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after receive) Failed test 71 at time 3930000.
  Expected value 0xaa, Inspected Value 0xzZ
FAIL(write after receive) Failed test 72 at time 3930000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet before EOF) Failed test 73 at time 3930000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data before EOF) Failed test 74 at time 3930000.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write before EOF) Failed test 75 at time 3930000.
  Expected value 0x1, Inspected Value 0xX
FAIL(cardet after EOF) Failed test 76 at time 3970000.
  Expected value 0x1, Inspected Value 0xX
FAIL(data after EOF) Failed test 77 at time 3970000.
  Expected value 0xxx, Inspected Value 0xzZ
FAIL(write after EOF) Failed test 78 at time 3970000.
  Expected value 0x1, Inspected Value 0xX
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 14:31:25 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Nov 29 14:31:25 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
add_files -norecurse {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/new/dispctl.sv C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/new/seven_seg.sv}
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/new/mux8_parm.sv C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/new/decoder_3_8_en.sv C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/new/counter_parm.sv}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 14:39:39 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Nov 29 14:39:39 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv" into library work [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv:1]
[Tue Nov 29 14:41:15 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv" into library work [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv:1]
[Tue Nov 29 14:43:13 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
launch_runs impl_1
[Tue Nov 29 14:43:59 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 14:45:03 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 14:46:51 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property top rcvr_controller_fifo [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 14:54:09 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Nov 29 14:54:09 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
add_files -norecurse C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/new/mxtest_2.sv
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/new/m_transmitter.sv
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 14:56:44 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Nov 29 14:56:44 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292744872A]
ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744885A
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/rcvr_controller_fifo.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/rcvr_controller_fifo.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 15:04:31 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/rcvr_controller_fifo.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 15:06:52 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Nov 29 15:06:52 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/rcvr_controller_fifo.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 15:09:29 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/rcvr_controller_fifo.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 15:11:11 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Nov 29 15:11:11 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/rcvr_controller_fifo.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 15:14:33 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/rcvr_controller_fifo.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 15:15:56 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Nov 29 15:15:56 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/rcvr_controller_fifo.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property top topmodulefinal [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 15:25:20 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Nov 29 15:25:20 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292744872A]
ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744885A
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 15:36:42 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Nov 29 15:36:42 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 15:37:18 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Nov 29 15:37:18 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 15:40:20 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Nov 29 15:40:20 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 29 15:48:09 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/synth_1/runme.log
[Tue Nov 29 15:48:09 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 29 16:01:41 2016...
