
Project1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c10c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  0800c2a0  0800c2a0  0000d2a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c728  0800c728  0000e1e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c728  0800c728  0000d728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c730  0800c730  0000e1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c730  0800c730  0000d730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c734  0800c734  0000d734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800c738  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005200  200001e4  0800c91c  0000e1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200053e4  0800c91c  0000e3e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015ee0  00000000  00000000  0000e214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b3d  00000000  00000000  000240f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001528  00000000  00000000  00026c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001094  00000000  00000000  00028160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023cc8  00000000  00000000  000291f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000179e1  00000000  00000000  0004cebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dec0a  00000000  00000000  0006489d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001434a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ff8  00000000  00000000  001434ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0014a4e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c284 	.word	0x0800c284

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800c284 	.word	0x0800c284

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	0000      	movs	r0, r0
	...

08000fe8 <ADC_to_Voltage>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//ADC FUNCTIONS
float ADC_to_Voltage(uint32_t adc_value)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	int16_t differential_value = (int16_t)adc_value -Half_ADC_RESOLUTION;//28790.5  ; //29015;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	f5a3 43ea 	sub.w	r3, r3, #29952	@ 0x7500
 8000ff8:	3b6c      	subs	r3, #108	@ 0x6c
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	81fb      	strh	r3, [r7, #14]
	return (((float)differential_value / Half_ADC_RESOLUTION ) * ADC_VREF +0.02);
 8000ffe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001002:	ee07 3a90 	vmov	s15, r3
 8001006:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800100a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001068 <ADC_to_Voltage+0x80>
 800100e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001012:	ee16 0a90 	vmov	r0, s13
 8001016:	f7ff fa97 	bl	8000548 <__aeabi_f2d>
 800101a:	a30f      	add	r3, pc, #60	@ (adr r3, 8001058 <ADC_to_Voltage+0x70>)
 800101c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001020:	f7ff faea 	bl	80005f8 <__aeabi_dmul>
 8001024:	4602      	mov	r2, r0
 8001026:	460b      	mov	r3, r1
 8001028:	4610      	mov	r0, r2
 800102a:	4619      	mov	r1, r3
 800102c:	a30c      	add	r3, pc, #48	@ (adr r3, 8001060 <ADC_to_Voltage+0x78>)
 800102e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001032:	f7ff f92b 	bl	800028c <__adddf3>
 8001036:	4602      	mov	r2, r0
 8001038:	460b      	mov	r3, r1
 800103a:	4610      	mov	r0, r2
 800103c:	4619      	mov	r1, r3
 800103e:	f7ff fdd3 	bl	8000be8 <__aeabi_d2f>
 8001042:	4603      	mov	r3, r0
 8001044:	ee07 3a90 	vmov	s15, r3
//	float shifted_voltage = (adc_value * ADC_VREF) / (ADC_RESOLUTION);
//
//	    // Convert shifted voltage back to original voltage range (-3V to 3V)
//	float original_voltage = (shifted_voltage - 1.5) * 2.0;
//	 return original_voltage;
}
 8001048:	eeb0 0a67 	vmov.f32	s0, s15
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	f3af 8000 	nop.w
 8001058:	9999999a 	.word	0x9999999a
 800105c:	40019999 	.word	0x40019999
 8001060:	47ae147b 	.word	0x47ae147b
 8001064:	3f947ae1 	.word	0x3f947ae1
 8001068:	46ead800 	.word	0x46ead800

0800106c <AD5761_Read>:
//        double v_out = sine_value * V_OUT_RANGE; // Scale sine wave to desired voltage range
//        uint16_t dac_value = (uint16_t)((((v_out/VREF)+C)/M)*(65535));
//        sine_wave[i] = dac_value;
//    }
//}
void AD5761_Read(uint8_t reg, uint16_t value) {
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af02      	add	r7, sp, #8
 8001072:	4603      	mov	r3, r0
 8001074:	460a      	mov	r2, r1
 8001076:	71fb      	strb	r3, [r7, #7]
 8001078:	4613      	mov	r3, r2
 800107a:	80bb      	strh	r3, [r7, #4]

    uint8_t nop[3]= {(uint8_t)0x0,(uint8_t)0x0,(uint8_t)0x0};
 800107c:	4a21      	ldr	r2, [pc, #132]	@ (8001104 <AD5761_Read+0x98>)
 800107e:	f107 030c 	add.w	r3, r7, #12
 8001082:	6812      	ldr	r2, [r2, #0]
 8001084:	4611      	mov	r1, r2
 8001086:	8019      	strh	r1, [r3, #0]
 8001088:	3302      	adds	r3, #2
 800108a:	0c12      	lsrs	r2, r2, #16
 800108c:	701a      	strb	r2, [r3, #0]

	uint8_t txData[3];
    txData[0] = reg;
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	723b      	strb	r3, [r7, #8]
    txData[1] = (value & 0xFF00) >> 8;
 8001092:	88bb      	ldrh	r3, [r7, #4]
 8001094:	0a1b      	lsrs	r3, r3, #8
 8001096:	b29b      	uxth	r3, r3
 8001098:	b2db      	uxtb	r3, r3
 800109a:	727b      	strb	r3, [r7, #9]
    txData[2] = (value & 0x00FF) >> 0;
 800109c:	88bb      	ldrh	r3, [r7, #4]
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	72bb      	strb	r3, [r7, #10]

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);				 // CS Low
 80010a2:	2200      	movs	r2, #0
 80010a4:	2110      	movs	r1, #16
 80010a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010aa:	f003 f901 	bl	80042b0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, txData, 3, HAL_MAX_DELAY);  				 // Transmit data
 80010ae:	f107 0108 	add.w	r1, r7, #8
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295
 80010b6:	2203      	movs	r2, #3
 80010b8:	4813      	ldr	r0, [pc, #76]	@ (8001108 <AD5761_Read+0x9c>)
 80010ba:	f004 fb50 	bl	800575e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);   					// CS High
 80010be:	2201      	movs	r2, #1
 80010c0:	2110      	movs	r1, #16
 80010c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c6:	f003 f8f3 	bl	80042b0 <HAL_GPIO_WritePin>

    HAL_Delay(10);
 80010ca:	200a      	movs	r0, #10
 80010cc:	f001 f92e 	bl	800232c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); 				// CS Low
 80010d0:	2200      	movs	r2, #0
 80010d2:	2110      	movs	r1, #16
 80010d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d8:	f003 f8ea 	bl	80042b0 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi3, nop, rxData, 3,HAL_MAX_DELAY);   	// Transmit_Receive data
 80010dc:	f107 010c 	add.w	r1, r7, #12
 80010e0:	f04f 33ff 	mov.w	r3, #4294967295
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2303      	movs	r3, #3
 80010e8:	4a08      	ldr	r2, [pc, #32]	@ (800110c <AD5761_Read+0xa0>)
 80010ea:	4807      	ldr	r0, [pc, #28]	@ (8001108 <AD5761_Read+0x9c>)
 80010ec:	f004 fcac 	bl	8005a48 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);					 // CS High
 80010f0:	2201      	movs	r2, #1
 80010f2:	2110      	movs	r1, #16
 80010f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010f8:	f003 f8da 	bl	80042b0 <HAL_GPIO_WritePin>


}
 80010fc:	bf00      	nop
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	0800c2a0 	.word	0x0800c2a0
 8001108:	200002ac 	.word	0x200002ac
 800110c:	2000525c 	.word	0x2000525c

08001110 <AD5761_Write>:

void AD5761_Write(uint8_t reg, uint16_t value) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	460a      	mov	r2, r1
 800111a:	71fb      	strb	r3, [r7, #7]
 800111c:	4613      	mov	r3, r2
 800111e:	80bb      	strh	r3, [r7, #4]
    uint8_t txData[3];
    txData[0] = reg;
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	733b      	strb	r3, [r7, #12]
    txData[1] = (value & 0xFF00) >> 8;
 8001124:	88bb      	ldrh	r3, [r7, #4]
 8001126:	0a1b      	lsrs	r3, r3, #8
 8001128:	b29b      	uxth	r3, r3
 800112a:	b2db      	uxtb	r3, r3
 800112c:	737b      	strb	r3, [r7, #13]
    txData[2] = (value & 0x00FF) >> 0;
 800112e:	88bb      	ldrh	r3, [r7, #4]
 8001130:	b2db      	uxtb	r3, r3
 8001132:	73bb      	strb	r3, [r7, #14]


    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // CS Low
 8001134:	2200      	movs	r2, #0
 8001136:	2110      	movs	r1, #16
 8001138:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800113c:	f003 f8b8 	bl	80042b0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, txData, 3, HAL_MAX_DELAY);   // Transmit data
 8001140:	f107 010c 	add.w	r1, r7, #12
 8001144:	f04f 33ff 	mov.w	r3, #4294967295
 8001148:	2203      	movs	r2, #3
 800114a:	4806      	ldr	r0, [pc, #24]	@ (8001164 <AD5761_Write+0x54>)
 800114c:	f004 fb07 	bl	800575e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);   // CS High
 8001150:	2201      	movs	r2, #1
 8001152:	2110      	movs	r1, #16
 8001154:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001158:	f003 f8aa 	bl	80042b0 <HAL_GPIO_WritePin>


}
 800115c:	bf00      	nop
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	200002ac 	.word	0x200002ac

08001168 <AD5761_Init>:

void AD5761_Init(void) {
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0

	AD5761_Write(0x0,0x0);
 800116c:	2100      	movs	r1, #0
 800116e:	2000      	movs	r0, #0
 8001170:	f7ff ffce 	bl	8001110 <AD5761_Write>
	AD5761_Write(Reset,(uint16_t)0x0);		// Software Data Reset
 8001174:	230f      	movs	r3, #15
 8001176:	2100      	movs	r1, #0
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff ffc9 	bl	8001110 <AD5761_Write>
	HAL_Delay(10);
 800117e:	200a      	movs	r0, #10
 8001180:	f001 f8d4 	bl	800232c <HAL_Delay>
    AD5761_Write(CRaddress, CRconfig);		// Set to Bipolar mode, +/- 3V range
 8001184:	2304      	movs	r3, #4
 8001186:	f240 222d 	movw	r2, #557	@ 0x22d
 800118a:	4611      	mov	r1, r2
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff ffbf 	bl	8001110 <AD5761_Write>
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}

08001196 <HandleAlertCondition>:
void HandleAlertCondition(void)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	af00      	add	r7, sp, #0


	AD5761_Read(Read, (uint16_t)0x000);
 800119a:	230c      	movs	r3, #12
 800119c:	2100      	movs	r1, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff ff64 	bl	800106c <AD5761_Read>

}
 80011a4:	bf00      	nop
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	80fb      	strh	r3, [r7, #6]

	 if (GPIO_Pin == GPIO_PIN_11)
 80011b2:	88fb      	ldrh	r3, [r7, #6]
 80011b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80011b8:	d101      	bne.n	80011be <HAL_GPIO_EXTI_Callback+0x16>
	 	    {
	 	        // Handle the ALERT condition
	 	        HandleAlertCondition();
 80011ba:	f7ff ffec 	bl	8001196 <HandleAlertCondition>
	 	    }
}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
	...

080011c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011c8:	b5b0      	push	{r4, r5, r7, lr}
 80011ca:	b088      	sub	sp, #32
 80011cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ce:	f001 f838 	bl	8002242 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d2:	f000 f929 	bl	8001428 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011d6:	f000 fb3b 	bl	8001850 <MX_GPIO_Init>
  MX_DMA_Init();
 80011da:	f000 fb13 	bl	8001804 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80011de:	f000 fae1 	bl	80017a4 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80011e2:	f000 f9f5 	bl	80015d0 <MX_SPI3_Init>
  MX_TIM1_Init();
 80011e6:	f000 fa31 	bl	800164c <MX_TIM1_Init>
  MX_ADC1_Init();
 80011ea:	f000 f96f 	bl	80014cc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  AD5761_Init();    						//AD5761 Initiallize (Software Data Reset and Control register write)
 80011ee:	f7ff ffbb 	bl	8001168 <AD5761_Init>
  AD5761_Read(Read,(uint16_t)0x0);			//Read from control register (0x4)
 80011f2:	230c      	movs	r3, #12
 80011f4:	2100      	movs	r1, #0
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff ff38 	bl	800106c <AD5761_Read>
  HAL_UART_Receive_DMA(&huart2, rx_buf,5);
 80011fc:	2205      	movs	r2, #5
 80011fe:	497e      	ldr	r1, [pc, #504]	@ (80013f8 <main+0x230>)
 8001200:	487e      	ldr	r0, [pc, #504]	@ (80013fc <main+0x234>)
 8001202:	f006 f827 	bl	8007254 <HAL_UART_Receive_DMA>
//  uint16_t dac_value = (uint16_t)((((VOUT/VREF)+C)/M)*(ADC_RESOLUTION));
//  AD5761_Write((uint8_t)DAC_update_address, dac_value);  	//Write and update DAC register (0x3)
//  //  AD5761_Read((uint8_t)0x0B,(uint16_t)0x0);				//Read DAC register (0x3)


  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001206:	217f      	movs	r1, #127	@ 0x7f
 8001208:	487d      	ldr	r0, [pc, #500]	@ (8001400 <main+0x238>)
 800120a:	f002 fb3f 	bl	800388c <HAL_ADCEx_Calibration_Start>
  HAL_TIM_Base_Start(&htim1);				 // Timer for ADC updates
 800120e:	487d      	ldr	r0, [pc, #500]	@ (8001404 <main+0x23c>)
 8001210:	f004 fff8 	bl	8006204 <HAL_TIM_Base_Start>
  HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 8001214:	2100      	movs	r1, #0
 8001216:	487b      	ldr	r0, [pc, #492]	@ (8001404 <main+0x23c>)
 8001218:	f005 f8a2 	bl	8006360 <HAL_TIM_OC_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, time_interval);
 800121c:	4b7a      	ldr	r3, [pc, #488]	@ (8001408 <main+0x240>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	461a      	mov	r2, r3
 8001222:	497a      	ldr	r1, [pc, #488]	@ (800140c <main+0x244>)
 8001224:	4876      	ldr	r0, [pc, #472]	@ (8001400 <main+0x238>)
 8001226:	f001 fbfd 	bl	8002a24 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

      while (1)
  {
    	  while(state == 1){
 800122a:	e0d2      	b.n	80013d2 <main+0x20a>
    	    float range = p_lim - n_lim;
 800122c:	4b78      	ldr	r3, [pc, #480]	@ (8001410 <main+0x248>)
 800122e:	ed93 7a00 	vldr	s14, [r3]
 8001232:	4b78      	ldr	r3, [pc, #480]	@ (8001414 <main+0x24c>)
 8001234:	edd3 7a00 	vldr	s15, [r3]
 8001238:	ee77 7a67 	vsub.f32	s15, s14, s15
 800123c:	edc7 7a06 	vstr	s15, [r7, #24]
    	    int steps = (int)(range / step_size);
 8001240:	4b75      	ldr	r3, [pc, #468]	@ (8001418 <main+0x250>)
 8001242:	ed93 7a00 	vldr	s14, [r3]
 8001246:	edd7 6a06 	vldr	s13, [r7, #24]
 800124a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800124e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001252:	ee17 3a90 	vmov	r3, s15
 8001256:	617b      	str	r3, [r7, #20]
    	    for (int i = 0; i < steps; i++) {
 8001258:	2300      	movs	r3, #0
 800125a:	61fb      	str	r3, [r7, #28]
 800125c:	e04e      	b.n	80012fc <main+0x134>
    	    	if(state == 0)
 800125e:	4b6f      	ldr	r3, [pc, #444]	@ (800141c <main+0x254>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d04f      	beq.n	8001306 <main+0x13e>
    	    		break;
    	    	float v_out = n_lim + i*step_size;
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	ee07 3a90 	vmov	s15, r3
 800126c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001270:	4b69      	ldr	r3, [pc, #420]	@ (8001418 <main+0x250>)
 8001272:	edd3 7a00 	vldr	s15, [r3]
 8001276:	ee27 7a27 	vmul.f32	s14, s14, s15
 800127a:	4b66      	ldr	r3, [pc, #408]	@ (8001414 <main+0x24c>)
 800127c:	edd3 7a00 	vldr	s15, [r3]
 8001280:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001284:	edc7 7a04 	vstr	s15, [r7, #16]
    	      	uint16_t dac_value = (uint16_t)((((v_out/VREF)+C)/M)*(ADC_RESOLUTION));
 8001288:	6938      	ldr	r0, [r7, #16]
 800128a:	f7ff f95d 	bl	8000548 <__aeabi_f2d>
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	4b63      	ldr	r3, [pc, #396]	@ (8001420 <main+0x258>)
 8001294:	f7ff fada 	bl	800084c <__aeabi_ddiv>
 8001298:	4602      	mov	r2, r0
 800129a:	460b      	mov	r3, r1
 800129c:	4610      	mov	r0, r2
 800129e:	4619      	mov	r1, r3
 80012a0:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 80012a4:	4b5f      	ldr	r3, [pc, #380]	@ (8001424 <main+0x25c>)
 80012a6:	f7fe fff1 	bl	800028c <__adddf3>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	4610      	mov	r0, r2
 80012b0:	4619      	mov	r1, r3
 80012b2:	a34b      	add	r3, pc, #300	@ (adr r3, 80013e0 <main+0x218>)
 80012b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b8:	f7ff fac8 	bl	800084c <__aeabi_ddiv>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4610      	mov	r0, r2
 80012c2:	4619      	mov	r1, r3
 80012c4:	a348      	add	r3, pc, #288	@ (adr r3, 80013e8 <main+0x220>)
 80012c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ca:	f7ff f995 	bl	80005f8 <__aeabi_dmul>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	4610      	mov	r0, r2
 80012d4:	4619      	mov	r1, r3
 80012d6:	f7ff fc67 	bl	8000ba8 <__aeabi_d2uiz>
 80012da:	4603      	mov	r3, r0
 80012dc:	81fb      	strh	r3, [r7, #14]
    	      	AD5761_Write((uint8_t)DAC_update_address, dac_value);
 80012de:	2203      	movs	r2, #3
 80012e0:	89fb      	ldrh	r3, [r7, #14]
 80012e2:	4619      	mov	r1, r3
 80012e4:	4610      	mov	r0, r2
 80012e6:	f7ff ff13 	bl	8001110 <AD5761_Write>
    	      	HAL_Delay(time_interval+1);
 80012ea:	4b47      	ldr	r3, [pc, #284]	@ (8001408 <main+0x240>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	3301      	adds	r3, #1
 80012f0:	4618      	mov	r0, r3
 80012f2:	f001 f81b 	bl	800232c <HAL_Delay>
    	    for (int i = 0; i < steps; i++) {
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	3301      	adds	r3, #1
 80012fa:	61fb      	str	r3, [r7, #28]
 80012fc:	69fa      	ldr	r2, [r7, #28]
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	429a      	cmp	r2, r3
 8001302:	dbac      	blt.n	800125e <main+0x96>
 8001304:	e000      	b.n	8001308 <main+0x140>
    	    		break;
 8001306:	bf00      	nop
    	    }
    	    if (n_lim + steps * step_size-0.1 <= p_lim && state == 1) {
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	ee07 3a90 	vmov	s15, r3
 800130e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001312:	4b41      	ldr	r3, [pc, #260]	@ (8001418 <main+0x250>)
 8001314:	edd3 7a00 	vldr	s15, [r3]
 8001318:	ee27 7a27 	vmul.f32	s14, s14, s15
 800131c:	4b3d      	ldr	r3, [pc, #244]	@ (8001414 <main+0x24c>)
 800131e:	edd3 7a00 	vldr	s15, [r3]
 8001322:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001326:	ee17 0a90 	vmov	r0, s15
 800132a:	f7ff f90d 	bl	8000548 <__aeabi_f2d>
 800132e:	a330      	add	r3, pc, #192	@ (adr r3, 80013f0 <main+0x228>)
 8001330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001334:	f7fe ffa8 	bl	8000288 <__aeabi_dsub>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	4614      	mov	r4, r2
 800133e:	461d      	mov	r5, r3
 8001340:	4b33      	ldr	r3, [pc, #204]	@ (8001410 <main+0x248>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff f8ff 	bl	8000548 <__aeabi_f2d>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4620      	mov	r0, r4
 8001350:	4629      	mov	r1, r5
 8001352:	f7ff fbcd 	bl	8000af0 <__aeabi_dcmple>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d037      	beq.n	80013cc <main+0x204>
 800135c:	4b2f      	ldr	r3, [pc, #188]	@ (800141c <main+0x254>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2b01      	cmp	r3, #1
 8001362:	d133      	bne.n	80013cc <main+0x204>
    	      	float v_out = p_lim;
 8001364:	4b2a      	ldr	r3, [pc, #168]	@ (8001410 <main+0x248>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	60bb      	str	r3, [r7, #8]
    	      	uint16_t dac_value = (uint16_t)((((v_out/VREF) + C) / M) * ADC_RESOLUTION);
 800136a:	68b8      	ldr	r0, [r7, #8]
 800136c:	f7ff f8ec 	bl	8000548 <__aeabi_f2d>
 8001370:	f04f 0200 	mov.w	r2, #0
 8001374:	4b2a      	ldr	r3, [pc, #168]	@ (8001420 <main+0x258>)
 8001376:	f7ff fa69 	bl	800084c <__aeabi_ddiv>
 800137a:	4602      	mov	r2, r0
 800137c:	460b      	mov	r3, r1
 800137e:	4610      	mov	r0, r2
 8001380:	4619      	mov	r1, r3
 8001382:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 8001386:	4b27      	ldr	r3, [pc, #156]	@ (8001424 <main+0x25c>)
 8001388:	f7fe ff80 	bl	800028c <__adddf3>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	4610      	mov	r0, r2
 8001392:	4619      	mov	r1, r3
 8001394:	a312      	add	r3, pc, #72	@ (adr r3, 80013e0 <main+0x218>)
 8001396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800139a:	f7ff fa57 	bl	800084c <__aeabi_ddiv>
 800139e:	4602      	mov	r2, r0
 80013a0:	460b      	mov	r3, r1
 80013a2:	4610      	mov	r0, r2
 80013a4:	4619      	mov	r1, r3
 80013a6:	a310      	add	r3, pc, #64	@ (adr r3, 80013e8 <main+0x220>)
 80013a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ac:	f7ff f924 	bl	80005f8 <__aeabi_dmul>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	4610      	mov	r0, r2
 80013b6:	4619      	mov	r1, r3
 80013b8:	f7ff fbf6 	bl	8000ba8 <__aeabi_d2uiz>
 80013bc:	4603      	mov	r3, r0
 80013be:	80fb      	strh	r3, [r7, #6]
    	      	AD5761_Write((uint8_t)DAC_update_address, dac_value);
 80013c0:	2203      	movs	r2, #3
 80013c2:	88fb      	ldrh	r3, [r7, #6]
 80013c4:	4619      	mov	r1, r3
 80013c6:	4610      	mov	r0, r2
 80013c8:	f7ff fea2 	bl	8001110 <AD5761_Write>
    	    }
    	    state = 0;
 80013cc:	4b13      	ldr	r3, [pc, #76]	@ (800141c <main+0x254>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
    	  while(state == 1){
 80013d2:	4b12      	ldr	r3, [pc, #72]	@ (800141c <main+0x254>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	f43f af28 	beq.w	800122c <main+0x64>
 80013dc:	e7f9      	b.n	80013d2 <main+0x20a>
 80013de:	bf00      	nop
 80013e0:	33333333 	.word	0x33333333
 80013e4:	40033333 	.word	0x40033333
 80013e8:	00000000 	.word	0x00000000
 80013ec:	40efffe0 	.word	0x40efffe0
 80013f0:	9999999a 	.word	0x9999999a
 80013f4:	3fb99999 	.word	0x3fb99999
 80013f8:	20005284 	.word	0x20005284
 80013fc:	2000035c 	.word	0x2000035c
 8001400:	20000200 	.word	0x20000200
 8001404:	20000310 	.word	0x20000310
 8001408:	20000000 	.word	0x20000000
 800140c:	2000042c 	.word	0x2000042c
 8001410:	20000008 	.word	0x20000008
 8001414:	20000004 	.word	0x20000004
 8001418:	2000000c 	.word	0x2000000c
 800141c:	2000528c 	.word	0x2000528c
 8001420:	40040000 	.word	0x40040000
 8001424:	3ff33333 	.word	0x3ff33333

08001428 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b096      	sub	sp, #88	@ 0x58
 800142c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800142e:	f107 0314 	add.w	r3, r7, #20
 8001432:	2244      	movs	r2, #68	@ 0x44
 8001434:	2100      	movs	r1, #0
 8001436:	4618      	mov	r0, r3
 8001438:	f008 f9cf 	bl	80097da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800143c:	463b      	mov	r3, r7
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800144a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800144e:	f002 ff6d 	bl	800432c <HAL_PWREx_ControlVoltageScaling>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001458:	f000 fbb6 	bl	8001bc8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800145c:	2302      	movs	r3, #2
 800145e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001460:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001464:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001466:	2310      	movs	r3, #16
 8001468:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800146a:	2302      	movs	r3, #2
 800146c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800146e:	2302      	movs	r3, #2
 8001470:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001472:	2301      	movs	r3, #1
 8001474:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001476:	230a      	movs	r3, #10
 8001478:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800147a:	2307      	movs	r3, #7
 800147c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800147e:	2302      	movs	r3, #2
 8001480:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001482:	2302      	movs	r3, #2
 8001484:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	4618      	mov	r0, r3
 800148c:	f002 ffa4 	bl	80043d8 <HAL_RCC_OscConfig>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001496:	f000 fb97 	bl	8001bc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800149a:	230f      	movs	r3, #15
 800149c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800149e:	2303      	movs	r3, #3
 80014a0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014a2:	2300      	movs	r3, #0
 80014a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014aa:	2300      	movs	r3, #0
 80014ac:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014ae:	463b      	mov	r3, r7
 80014b0:	2104      	movs	r1, #4
 80014b2:	4618      	mov	r0, r3
 80014b4:	f003 fba4 	bl	8004c00 <HAL_RCC_ClockConfig>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80014be:	f000 fb83 	bl	8001bc8 <Error_Handler>
  }
}
 80014c2:	bf00      	nop
 80014c4:	3758      	adds	r7, #88	@ 0x58
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
	...

080014cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014d2:	463b      	mov	r3, r7
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]
 80014de:	611a      	str	r2, [r3, #16]
 80014e0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80014e2:	4b37      	ldr	r3, [pc, #220]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 80014e4:	4a37      	ldr	r2, [pc, #220]	@ (80015c4 <MX_ADC1_Init+0xf8>)
 80014e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80014e8:	4b35      	ldr	r3, [pc, #212]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014ee:	4b34      	ldr	r3, [pc, #208]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014f4:	4b32      	ldr	r3, [pc, #200]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014fa:	4b31      	ldr	r3, [pc, #196]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 80014fc:	2201      	movs	r2, #1
 80014fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001500:	4b2f      	ldr	r3, [pc, #188]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 8001502:	2204      	movs	r2, #4
 8001504:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001506:	4b2e      	ldr	r3, [pc, #184]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 8001508:	2200      	movs	r2, #0
 800150a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800150c:	4b2c      	ldr	r3, [pc, #176]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 800150e:	2200      	movs	r2, #0
 8001510:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8001512:	4b2b      	ldr	r3, [pc, #172]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 8001514:	2202      	movs	r2, #2
 8001516:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001518:	4b29      	ldr	r3, [pc, #164]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 800151a:	2200      	movs	r2, #0
 800151c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8001520:	4b27      	ldr	r3, [pc, #156]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 8001522:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8001526:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 8001528:	4b25      	ldr	r3, [pc, #148]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 800152a:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
 800152e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001530:	4b23      	ldr	r3, [pc, #140]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 8001532:	2200      	movs	r2, #0
 8001534:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001538:	4b21      	ldr	r3, [pc, #132]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 800153a:	2200      	movs	r2, #0
 800153c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 800153e:	4b20      	ldr	r3, [pc, #128]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 8001540:	2201      	movs	r2, #1
 8001542:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8001546:	4b1e      	ldr	r3, [pc, #120]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 8001548:	221c      	movs	r2, #28
 800154a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 800154c:	4b1c      	ldr	r3, [pc, #112]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 800154e:	2280      	movs	r2, #128	@ 0x80
 8001550:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001552:	4b1b      	ldr	r3, [pc, #108]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 8001554:	2200      	movs	r2, #0
 8001556:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001558:	4b19      	ldr	r3, [pc, #100]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 800155a:	2201      	movs	r2, #1
 800155c:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800155e:	4818      	ldr	r0, [pc, #96]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 8001560:	f001 f91e 	bl	80027a0 <HAL_ADC_Init>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 800156a:	f000 fb2d 	bl	8001bc8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800156e:	4b16      	ldr	r3, [pc, #88]	@ (80015c8 <MX_ADC1_Init+0xfc>)
 8001570:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001572:	2306      	movs	r3, #6
 8001574:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001576:	2300      	movs	r3, #0
 8001578:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800157a:	237f      	movs	r3, #127	@ 0x7f
 800157c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800157e:	2304      	movs	r3, #4
 8001580:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001586:	463b      	mov	r3, r7
 8001588:	4619      	mov	r1, r3
 800158a:	480d      	ldr	r0, [pc, #52]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 800158c:	f001 fb3a 	bl	8002c04 <HAL_ADC_ConfigChannel>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8001596:	f000 fb17 	bl	8001bc8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800159a:	4b0c      	ldr	r3, [pc, #48]	@ (80015cc <MX_ADC1_Init+0x100>)
 800159c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800159e:	230c      	movs	r3, #12
 80015a0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015a2:	463b      	mov	r3, r7
 80015a4:	4619      	mov	r1, r3
 80015a6:	4806      	ldr	r0, [pc, #24]	@ (80015c0 <MX_ADC1_Init+0xf4>)
 80015a8:	f001 fb2c 	bl	8002c04 <HAL_ADC_ConfigChannel>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 80015b2:	f000 fb09 	bl	8001bc8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015b6:	bf00      	nop
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	20000200 	.word	0x20000200
 80015c4:	50040000 	.word	0x50040000
 80015c8:	2e300800 	.word	0x2e300800
 80015cc:	2a000400 	.word	0x2a000400

080015d0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80015d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001644 <MX_SPI3_Init+0x74>)
 80015d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001648 <MX_SPI3_Init+0x78>)
 80015d8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80015da:	4b1a      	ldr	r3, [pc, #104]	@ (8001644 <MX_SPI3_Init+0x74>)
 80015dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80015e0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80015e2:	4b18      	ldr	r3, [pc, #96]	@ (8001644 <MX_SPI3_Init+0x74>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80015e8:	4b16      	ldr	r3, [pc, #88]	@ (8001644 <MX_SPI3_Init+0x74>)
 80015ea:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80015ee:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015f0:	4b14      	ldr	r3, [pc, #80]	@ (8001644 <MX_SPI3_Init+0x74>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 80015f6:	4b13      	ldr	r3, [pc, #76]	@ (8001644 <MX_SPI3_Init+0x74>)
 80015f8:	2201      	movs	r2, #1
 80015fa:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80015fc:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <MX_SPI3_Init+0x74>)
 80015fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001602:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001604:	4b0f      	ldr	r3, [pc, #60]	@ (8001644 <MX_SPI3_Init+0x74>)
 8001606:	2220      	movs	r2, #32
 8001608:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800160a:	4b0e      	ldr	r3, [pc, #56]	@ (8001644 <MX_SPI3_Init+0x74>)
 800160c:	2200      	movs	r2, #0
 800160e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001610:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <MX_SPI3_Init+0x74>)
 8001612:	2200      	movs	r2, #0
 8001614:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001616:	4b0b      	ldr	r3, [pc, #44]	@ (8001644 <MX_SPI3_Init+0x74>)
 8001618:	2200      	movs	r2, #0
 800161a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800161c:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <MX_SPI3_Init+0x74>)
 800161e:	2207      	movs	r2, #7
 8001620:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001622:	4b08      	ldr	r3, [pc, #32]	@ (8001644 <MX_SPI3_Init+0x74>)
 8001624:	2200      	movs	r2, #0
 8001626:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001628:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <MX_SPI3_Init+0x74>)
 800162a:	2200      	movs	r2, #0
 800162c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800162e:	4805      	ldr	r0, [pc, #20]	@ (8001644 <MX_SPI3_Init+0x74>)
 8001630:	f003 fff2 	bl	8005618 <HAL_SPI_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800163a:	f000 fac5 	bl	8001bc8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	200002ac 	.word	0x200002ac
 8001648:	40003c00 	.word	0x40003c00

0800164c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b09a      	sub	sp, #104	@ 0x68
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001652:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	605a      	str	r2, [r3, #4]
 800165c:	609a      	str	r2, [r3, #8]
 800165e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001660:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800166c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
 800167a:	611a      	str	r2, [r3, #16]
 800167c:	615a      	str	r2, [r3, #20]
 800167e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001680:	1d3b      	adds	r3, r7, #4
 8001682:	222c      	movs	r2, #44	@ 0x2c
 8001684:	2100      	movs	r1, #0
 8001686:	4618      	mov	r0, r3
 8001688:	f008 f8a7 	bl	80097da <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800168c:	4b43      	ldr	r3, [pc, #268]	@ (800179c <MX_TIM1_Init+0x150>)
 800168e:	4a44      	ldr	r2, [pc, #272]	@ (80017a0 <MX_TIM1_Init+0x154>)
 8001690:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8001692:	4b42      	ldr	r3, [pc, #264]	@ (800179c <MX_TIM1_Init+0x150>)
 8001694:	224f      	movs	r2, #79	@ 0x4f
 8001696:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001698:	4b40      	ldr	r3, [pc, #256]	@ (800179c <MX_TIM1_Init+0x150>)
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800169e:	4b3f      	ldr	r3, [pc, #252]	@ (800179c <MX_TIM1_Init+0x150>)
 80016a0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a6:	4b3d      	ldr	r3, [pc, #244]	@ (800179c <MX_TIM1_Init+0x150>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016ac:	4b3b      	ldr	r3, [pc, #236]	@ (800179c <MX_TIM1_Init+0x150>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016b2:	4b3a      	ldr	r3, [pc, #232]	@ (800179c <MX_TIM1_Init+0x150>)
 80016b4:	2280      	movs	r2, #128	@ 0x80
 80016b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016b8:	4838      	ldr	r0, [pc, #224]	@ (800179c <MX_TIM1_Init+0x150>)
 80016ba:	f004 fd4b 	bl	8006154 <HAL_TIM_Base_Init>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80016c4:	f000 fa80 	bl	8001bc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016cc:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016ce:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80016d2:	4619      	mov	r1, r3
 80016d4:	4831      	ldr	r0, [pc, #196]	@ (800179c <MX_TIM1_Init+0x150>)
 80016d6:	f004 ff9b 	bl	8006610 <HAL_TIM_ConfigClockSource>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80016e0:	f000 fa72 	bl	8001bc8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80016e4:	482d      	ldr	r0, [pc, #180]	@ (800179c <MX_TIM1_Init+0x150>)
 80016e6:	f004 fdd9 	bl	800629c <HAL_TIM_OC_Init>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80016f0:	f000 fa6a 	bl	8001bc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016f4:	2320      	movs	r3, #32
 80016f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80016f8:	2300      	movs	r3, #0
 80016fa:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016fc:	2300      	movs	r3, #0
 80016fe:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001700:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001704:	4619      	mov	r1, r3
 8001706:	4825      	ldr	r0, [pc, #148]	@ (800179c <MX_TIM1_Init+0x150>)
 8001708:	f005 fbee 	bl	8006ee8 <HAL_TIMEx_MasterConfigSynchronization>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001712:	f000 fa59 	bl	8001bc8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001716:	2330      	movs	r3, #48	@ 0x30
 8001718:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800171a:	2300      	movs	r3, #0
 800171c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800171e:	2300      	movs	r3, #0
 8001720:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001722:	2300      	movs	r3, #0
 8001724:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001726:	2300      	movs	r3, #0
 8001728:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800172a:	2300      	movs	r3, #0
 800172c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800172e:	2300      	movs	r3, #0
 8001730:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001732:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001736:	2200      	movs	r2, #0
 8001738:	4619      	mov	r1, r3
 800173a:	4818      	ldr	r0, [pc, #96]	@ (800179c <MX_TIM1_Init+0x150>)
 800173c:	f004 feee 	bl	800651c <HAL_TIM_OC_ConfigChannel>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001746:	f000 fa3f 	bl	8001bc8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800174a:	2300      	movs	r3, #0
 800174c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800174e:	2300      	movs	r3, #0
 8001750:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001752:	2300      	movs	r3, #0
 8001754:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001756:	2300      	movs	r3, #0
 8001758:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800175a:	2300      	movs	r3, #0
 800175c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800175e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001762:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001764:	2300      	movs	r3, #0
 8001766:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001768:	2300      	movs	r3, #0
 800176a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800176c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001770:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001772:	2300      	movs	r3, #0
 8001774:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001776:	2300      	movs	r3, #0
 8001778:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	4619      	mov	r1, r3
 800177e:	4807      	ldr	r0, [pc, #28]	@ (800179c <MX_TIM1_Init+0x150>)
 8001780:	f005 fc18 	bl	8006fb4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800178a:	f000 fa1d 	bl	8001bc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800178e:	4803      	ldr	r0, [pc, #12]	@ (800179c <MX_TIM1_Init+0x150>)
 8001790:	f000 fb3c 	bl	8001e0c <HAL_TIM_MspPostInit>

}
 8001794:	bf00      	nop
 8001796:	3768      	adds	r7, #104	@ 0x68
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	20000310 	.word	0x20000310
 80017a0:	40012c00 	.word	0x40012c00

080017a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017a8:	4b14      	ldr	r3, [pc, #80]	@ (80017fc <MX_USART2_UART_Init+0x58>)
 80017aa:	4a15      	ldr	r2, [pc, #84]	@ (8001800 <MX_USART2_UART_Init+0x5c>)
 80017ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017ae:	4b13      	ldr	r3, [pc, #76]	@ (80017fc <MX_USART2_UART_Init+0x58>)
 80017b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017b6:	4b11      	ldr	r3, [pc, #68]	@ (80017fc <MX_USART2_UART_Init+0x58>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017bc:	4b0f      	ldr	r3, [pc, #60]	@ (80017fc <MX_USART2_UART_Init+0x58>)
 80017be:	2200      	movs	r2, #0
 80017c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017c2:	4b0e      	ldr	r3, [pc, #56]	@ (80017fc <MX_USART2_UART_Init+0x58>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017c8:	4b0c      	ldr	r3, [pc, #48]	@ (80017fc <MX_USART2_UART_Init+0x58>)
 80017ca:	220c      	movs	r2, #12
 80017cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	@ (80017fc <MX_USART2_UART_Init+0x58>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017d4:	4b09      	ldr	r3, [pc, #36]	@ (80017fc <MX_USART2_UART_Init+0x58>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017da:	4b08      	ldr	r3, [pc, #32]	@ (80017fc <MX_USART2_UART_Init+0x58>)
 80017dc:	2200      	movs	r2, #0
 80017de:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017e0:	4b06      	ldr	r3, [pc, #24]	@ (80017fc <MX_USART2_UART_Init+0x58>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017e6:	4805      	ldr	r0, [pc, #20]	@ (80017fc <MX_USART2_UART_Init+0x58>)
 80017e8:	f005 fc5c 	bl	80070a4 <HAL_UART_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80017f2:	f000 f9e9 	bl	8001bc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	2000035c 	.word	0x2000035c
 8001800:	40004400 	.word	0x40004400

08001804 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800180a:	4b10      	ldr	r3, [pc, #64]	@ (800184c <MX_DMA_Init+0x48>)
 800180c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800180e:	4a0f      	ldr	r2, [pc, #60]	@ (800184c <MX_DMA_Init+0x48>)
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	6493      	str	r3, [r2, #72]	@ 0x48
 8001816:	4b0d      	ldr	r3, [pc, #52]	@ (800184c <MX_DMA_Init+0x48>)
 8001818:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	607b      	str	r3, [r7, #4]
 8001820:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001822:	2200      	movs	r2, #0
 8001824:	2100      	movs	r1, #0
 8001826:	200b      	movs	r0, #11
 8001828:	f002 f96b 	bl	8003b02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800182c:	200b      	movs	r0, #11
 800182e:	f002 f984 	bl	8003b3a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001832:	2200      	movs	r2, #0
 8001834:	2100      	movs	r1, #0
 8001836:	2010      	movs	r0, #16
 8001838:	f002 f963 	bl	8003b02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800183c:	2010      	movs	r0, #16
 800183e:	f002 f97c 	bl	8003b3a <HAL_NVIC_EnableIRQ>

}
 8001842:	bf00      	nop
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40021000 	.word	0x40021000

08001850 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b088      	sub	sp, #32
 8001854:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001856:	f107 030c 	add.w	r3, r7, #12
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]
 8001860:	609a      	str	r2, [r3, #8]
 8001862:	60da      	str	r2, [r3, #12]
 8001864:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001866:	4b2d      	ldr	r3, [pc, #180]	@ (800191c <MX_GPIO_Init+0xcc>)
 8001868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186a:	4a2c      	ldr	r2, [pc, #176]	@ (800191c <MX_GPIO_Init+0xcc>)
 800186c:	f043 0304 	orr.w	r3, r3, #4
 8001870:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001872:	4b2a      	ldr	r3, [pc, #168]	@ (800191c <MX_GPIO_Init+0xcc>)
 8001874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001876:	f003 0304 	and.w	r3, r3, #4
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800187e:	4b27      	ldr	r3, [pc, #156]	@ (800191c <MX_GPIO_Init+0xcc>)
 8001880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001882:	4a26      	ldr	r2, [pc, #152]	@ (800191c <MX_GPIO_Init+0xcc>)
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800188a:	4b24      	ldr	r3, [pc, #144]	@ (800191c <MX_GPIO_Init+0xcc>)
 800188c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	607b      	str	r3, [r7, #4]
 8001894:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001896:	4b21      	ldr	r3, [pc, #132]	@ (800191c <MX_GPIO_Init+0xcc>)
 8001898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800189a:	4a20      	ldr	r2, [pc, #128]	@ (800191c <MX_GPIO_Init+0xcc>)
 800189c:	f043 0302 	orr.w	r3, r3, #2
 80018a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018a2:	4b1e      	ldr	r3, [pc, #120]	@ (800191c <MX_GPIO_Init+0xcc>)
 80018a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	603b      	str	r3, [r7, #0]
 80018ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2102      	movs	r1, #2
 80018b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018b6:	f002 fcfb 	bl	80042b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80018ba:	2201      	movs	r2, #1
 80018bc:	2110      	movs	r1, #16
 80018be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018c2:	f002 fcf5 	bl	80042b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 80018c6:	2312      	movs	r3, #18
 80018c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ca:	2301      	movs	r3, #1
 80018cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d2:	2300      	movs	r3, #0
 80018d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d6:	f107 030c 	add.w	r3, r7, #12
 80018da:	4619      	mov	r1, r3
 80018dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018e0:	f002 fb7c 	bl	8003fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80018e4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80018e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018ea:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80018ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f4:	f107 030c 	add.w	r3, r7, #12
 80018f8:	4619      	mov	r1, r3
 80018fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018fe:	f002 fb6d 	bl	8003fdc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8001902:	2200      	movs	r2, #0
 8001904:	2102      	movs	r1, #2
 8001906:	2028      	movs	r0, #40	@ 0x28
 8001908:	f002 f8fb 	bl	8003b02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800190c:	2028      	movs	r0, #40	@ 0x28
 800190e:	f002 f914 	bl	8003b3a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001912:	bf00      	nop
 8001914:	3720      	adds	r7, #32
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	40021000 	.word	0x40021000

08001920 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b08a      	sub	sp, #40	@ 0x28
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
	c = rx_buf[0];
 8001928:	4b48      	ldr	r3, [pc, #288]	@ (8001a4c <HAL_UART_RxCpltCallback+0x12c>)
 800192a:	781a      	ldrb	r2, [r3, #0]
 800192c:	4b48      	ldr	r3, [pc, #288]	@ (8001a50 <HAL_UART_RxCpltCallback+0x130>)
 800192e:	701a      	strb	r2, [r3, #0]
//		if(filled == 0)
//			rx_buf[i] = '0';
//	}
//	rx_buf[5] = '\0';
	char *endptr;
	if(c == 'S')
 8001930:	4b47      	ldr	r3, [pc, #284]	@ (8001a50 <HAL_UART_RxCpltCallback+0x130>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	2b53      	cmp	r3, #83	@ 0x53
 8001936:	d103      	bne.n	8001940 <HAL_UART_RxCpltCallback+0x20>
		state = 1;
 8001938:	4b46      	ldr	r3, [pc, #280]	@ (8001a54 <HAL_UART_RxCpltCallback+0x134>)
 800193a:	2201      	movs	r2, #1
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	e079      	b.n	8001a34 <HAL_UART_RxCpltCallback+0x114>
	else if (c == 's'){
 8001940:	4b43      	ldr	r3, [pc, #268]	@ (8001a50 <HAL_UART_RxCpltCallback+0x130>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b73      	cmp	r3, #115	@ 0x73
 8001946:	d120      	bne.n	800198a <HAL_UART_RxCpltCallback+0x6a>
		char temp [5];
		for (int i = 1 ; i <6; i++)
 8001948:	2301      	movs	r3, #1
 800194a:	627b      	str	r3, [r7, #36]	@ 0x24
 800194c:	e00c      	b.n	8001968 <HAL_UART_RxCpltCallback+0x48>
			temp[i-1] = rx_buf[i];
 800194e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001950:	3b01      	subs	r3, #1
 8001952:	493e      	ldr	r1, [pc, #248]	@ (8001a4c <HAL_UART_RxCpltCallback+0x12c>)
 8001954:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001956:	440a      	add	r2, r1
 8001958:	7812      	ldrb	r2, [r2, #0]
 800195a:	3328      	adds	r3, #40	@ 0x28
 800195c:	443b      	add	r3, r7
 800195e:	f803 2c14 	strb.w	r2, [r3, #-20]
		for (int i = 1 ; i <6; i++)
 8001962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001964:	3301      	adds	r3, #1
 8001966:	627b      	str	r3, [r7, #36]	@ 0x24
 8001968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800196a:	2b05      	cmp	r3, #5
 800196c:	ddef      	ble.n	800194e <HAL_UART_RxCpltCallback+0x2e>
		step_size = strtof(temp,&endptr);
 800196e:	f107 021c 	add.w	r2, r7, #28
 8001972:	f107 0314 	add.w	r3, r7, #20
 8001976:	4611      	mov	r1, r2
 8001978:	4618      	mov	r0, r3
 800197a:	f007 f8d5 	bl	8008b28 <strtof>
 800197e:	eef0 7a40 	vmov.f32	s15, s0
 8001982:	4b35      	ldr	r3, [pc, #212]	@ (8001a58 <HAL_UART_RxCpltCallback+0x138>)
 8001984:	edc3 7a00 	vstr	s15, [r3]
 8001988:	e054      	b.n	8001a34 <HAL_UART_RxCpltCallback+0x114>
	}
	else if (c == 't'){
 800198a:	4b31      	ldr	r3, [pc, #196]	@ (8001a50 <HAL_UART_RxCpltCallback+0x130>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b74      	cmp	r3, #116	@ 0x74
 8001990:	d12d      	bne.n	80019ee <HAL_UART_RxCpltCallback+0xce>
		char temp [5];
		for (int i = 1 ; i <6; i++)
 8001992:	2301      	movs	r3, #1
 8001994:	623b      	str	r3, [r7, #32]
 8001996:	e00c      	b.n	80019b2 <HAL_UART_RxCpltCallback+0x92>
			temp[i-1] = rx_buf[i];
 8001998:	6a3b      	ldr	r3, [r7, #32]
 800199a:	3b01      	subs	r3, #1
 800199c:	492b      	ldr	r1, [pc, #172]	@ (8001a4c <HAL_UART_RxCpltCallback+0x12c>)
 800199e:	6a3a      	ldr	r2, [r7, #32]
 80019a0:	440a      	add	r2, r1
 80019a2:	7812      	ldrb	r2, [r2, #0]
 80019a4:	3328      	adds	r3, #40	@ 0x28
 80019a6:	443b      	add	r3, r7
 80019a8:	f803 2c1c 	strb.w	r2, [r3, #-28]
		for (int i = 1 ; i <6; i++)
 80019ac:	6a3b      	ldr	r3, [r7, #32]
 80019ae:	3301      	adds	r3, #1
 80019b0:	623b      	str	r3, [r7, #32]
 80019b2:	6a3b      	ldr	r3, [r7, #32]
 80019b4:	2b05      	cmp	r3, #5
 80019b6:	ddef      	ble.n	8001998 <HAL_UART_RxCpltCallback+0x78>
		time_interval = (uint32_t)strtoul(temp, &endptr, 10) *2;
 80019b8:	f107 011c 	add.w	r1, r7, #28
 80019bc:	f107 030c 	add.w	r3, r7, #12
 80019c0:	220a      	movs	r2, #10
 80019c2:	4618      	mov	r0, r3
 80019c4:	f007 f982 	bl	8008ccc <strtoul>
 80019c8:	4603      	mov	r3, r0
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	4a23      	ldr	r2, [pc, #140]	@ (8001a5c <HAL_UART_RxCpltCallback+0x13c>)
 80019ce:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop_DMA(&hadc1);
 80019d0:	4823      	ldr	r0, [pc, #140]	@ (8001a60 <HAL_UART_RxCpltCallback+0x140>)
 80019d2:	f001 f8ab 	bl	8002b2c <HAL_ADC_Stop_DMA>
		HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80019d6:	217f      	movs	r1, #127	@ 0x7f
 80019d8:	4821      	ldr	r0, [pc, #132]	@ (8001a60 <HAL_UART_RxCpltCallback+0x140>)
 80019da:	f001 ff57 	bl	800388c <HAL_ADCEx_Calibration_Start>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, time_interval);
 80019de:	4b1f      	ldr	r3, [pc, #124]	@ (8001a5c <HAL_UART_RxCpltCallback+0x13c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	461a      	mov	r2, r3
 80019e4:	491f      	ldr	r1, [pc, #124]	@ (8001a64 <HAL_UART_RxCpltCallback+0x144>)
 80019e6:	481e      	ldr	r0, [pc, #120]	@ (8001a60 <HAL_UART_RxCpltCallback+0x140>)
 80019e8:	f001 f81c 	bl	8002a24 <HAL_ADC_Start_DMA>
 80019ec:	e022      	b.n	8001a34 <HAL_UART_RxCpltCallback+0x114>
	}
	else if(c == '-')
 80019ee:	4b18      	ldr	r3, [pc, #96]	@ (8001a50 <HAL_UART_RxCpltCallback+0x130>)
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	2b2d      	cmp	r3, #45	@ 0x2d
 80019f4:	d10b      	bne.n	8001a0e <HAL_UART_RxCpltCallback+0xee>
		n_lim = strtof(rx_buf,&endptr);
 80019f6:	f107 031c 	add.w	r3, r7, #28
 80019fa:	4619      	mov	r1, r3
 80019fc:	4813      	ldr	r0, [pc, #76]	@ (8001a4c <HAL_UART_RxCpltCallback+0x12c>)
 80019fe:	f007 f893 	bl	8008b28 <strtof>
 8001a02:	eef0 7a40 	vmov.f32	s15, s0
 8001a06:	4b18      	ldr	r3, [pc, #96]	@ (8001a68 <HAL_UART_RxCpltCallback+0x148>)
 8001a08:	edc3 7a00 	vstr	s15, [r3]
 8001a0c:	e012      	b.n	8001a34 <HAL_UART_RxCpltCallback+0x114>
	else if(c == 'p')
 8001a0e:	4b10      	ldr	r3, [pc, #64]	@ (8001a50 <HAL_UART_RxCpltCallback+0x130>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	2b70      	cmp	r3, #112	@ 0x70
 8001a14:	d103      	bne.n	8001a1e <HAL_UART_RxCpltCallback+0xfe>
		state = 0;
 8001a16:	4b0f      	ldr	r3, [pc, #60]	@ (8001a54 <HAL_UART_RxCpltCallback+0x134>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	601a      	str	r2, [r3, #0]
 8001a1c:	e00a      	b.n	8001a34 <HAL_UART_RxCpltCallback+0x114>
	else
		p_lim = strtof(rx_buf,&endptr);
 8001a1e:	f107 031c 	add.w	r3, r7, #28
 8001a22:	4619      	mov	r1, r3
 8001a24:	4809      	ldr	r0, [pc, #36]	@ (8001a4c <HAL_UART_RxCpltCallback+0x12c>)
 8001a26:	f007 f87f 	bl	8008b28 <strtof>
 8001a2a:	eef0 7a40 	vmov.f32	s15, s0
 8001a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a6c <HAL_UART_RxCpltCallback+0x14c>)
 8001a30:	edc3 7a00 	vstr	s15, [r3]
	//new_V_OUT_RANGE = atof(rx_buf);
	memset(rx_buf, 0, sizeof(rx_buf));
 8001a34:	2205      	movs	r2, #5
 8001a36:	2100      	movs	r1, #0
 8001a38:	4804      	ldr	r0, [pc, #16]	@ (8001a4c <HAL_UART_RxCpltCallback+0x12c>)
 8001a3a:	f007 fece 	bl	80097da <memset>
	c= '\0';
 8001a3e:	4b04      	ldr	r3, [pc, #16]	@ (8001a50 <HAL_UART_RxCpltCallback+0x130>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	701a      	strb	r2, [r3, #0]
	//HAL_UART_Receive_DMA(&huart2, rx_buf,5);
}
 8001a44:	bf00      	nop
 8001a46:	3728      	adds	r7, #40	@ 0x28
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	20005284 	.word	0x20005284
 8001a50:	20005289 	.word	0x20005289
 8001a54:	2000528c 	.word	0x2000528c
 8001a58:	2000000c 	.word	0x2000000c
 8001a5c:	20000000 	.word	0x20000000
 8001a60:	20000200 	.word	0x20000200
 8001a64:	2000042c 	.word	0x2000042c
 8001a68:	20000004 	.word	0x20000004
 8001a6c:	20000008 	.word	0x20000008

08001a70 <HAL_ADC_ConvHalfCpltCallback>:
//Getting ADC values
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 8001a70:	b5b0      	push	{r4, r5, r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af02      	add	r7, sp, #8
 8001a76:	6078      	str	r0, [r7, #4]

	for(int i =time_interval/2 - 20; i<time_interval/2; i++){
 8001a78:	4b3c      	ldr	r3, [pc, #240]	@ (8001b6c <HAL_ADC_ConvHalfCpltCallback+0xfc>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	085b      	lsrs	r3, r3, #1
 8001a7e:	3b14      	subs	r3, #20
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	e02a      	b.n	8001ada <HAL_ADC_ConvHalfCpltCallback+0x6a>
		if(i%2 == 0){
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d111      	bne.n	8001ab2 <HAL_ADC_ConvHalfCpltCallback+0x42>
			voltage_output += ADC_to_Voltage(adc_buf[i]);
 8001a8e:	4a38      	ldr	r2, [pc, #224]	@ (8001b70 <HAL_ADC_ConvHalfCpltCallback+0x100>)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff faa6 	bl	8000fe8 <ADC_to_Voltage>
 8001a9c:	eeb0 7a40 	vmov.f32	s14, s0
 8001aa0:	4b34      	ldr	r3, [pc, #208]	@ (8001b74 <HAL_ADC_ConvHalfCpltCallback+0x104>)
 8001aa2:	edd3 7a00 	vldr	s15, [r3]
 8001aa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aaa:	4b32      	ldr	r3, [pc, #200]	@ (8001b74 <HAL_ADC_ConvHalfCpltCallback+0x104>)
 8001aac:	edc3 7a00 	vstr	s15, [r3]
 8001ab0:	e010      	b.n	8001ad4 <HAL_ADC_ConvHalfCpltCallback+0x64>
		}
		else{
			voltage += ADC_to_Voltage(adc_buf[i]);
 8001ab2:	4a2f      	ldr	r2, [pc, #188]	@ (8001b70 <HAL_ADC_ConvHalfCpltCallback+0x100>)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7ff fa94 	bl	8000fe8 <ADC_to_Voltage>
 8001ac0:	eeb0 7a40 	vmov.f32	s14, s0
 8001ac4:	4b2c      	ldr	r3, [pc, #176]	@ (8001b78 <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8001ac6:	edd3 7a00 	vldr	s15, [r3]
 8001aca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ace:	4b2a      	ldr	r3, [pc, #168]	@ (8001b78 <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8001ad0:	edc3 7a00 	vstr	s15, [r3]
	for(int i =time_interval/2 - 20; i<time_interval/2; i++){
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	4b24      	ldr	r3, [pc, #144]	@ (8001b6c <HAL_ADC_ConvHalfCpltCallback+0xfc>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	085a      	lsrs	r2, r3, #1
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d8ce      	bhi.n	8001a84 <HAL_ADC_ConvHalfCpltCallback+0x14>
		}
	}
	vDAC = voltage/10;
 8001ae6:	4b24      	ldr	r3, [pc, #144]	@ (8001b78 <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8001ae8:	ed93 7a00 	vldr	s14, [r3]
 8001aec:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001af0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001af4:	4b21      	ldr	r3, [pc, #132]	@ (8001b7c <HAL_ADC_ConvHalfCpltCallback+0x10c>)
 8001af6:	edc3 7a00 	vstr	s15, [r3]
	vout = voltage_output/10;
 8001afa:	4b1e      	ldr	r3, [pc, #120]	@ (8001b74 <HAL_ADC_ConvHalfCpltCallback+0x104>)
 8001afc:	ed93 7a00 	vldr	s14, [r3]
 8001b00:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001b04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b08:	4b1d      	ldr	r3, [pc, #116]	@ (8001b80 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8001b0a:	edc3 7a00 	vstr	s15, [r3]
	voltage =0;
 8001b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b78 <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
	voltage_output = 0;
 8001b16:	4b17      	ldr	r3, [pc, #92]	@ (8001b74 <HAL_ADC_ConvHalfCpltCallback+0x104>)
 8001b18:	f04f 0200 	mov.w	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
	uart_len = sprintf(uart_buf,"vDAC %.4f vout %.4f\r\n", vDAC, vout);
 8001b1e:	4b17      	ldr	r3, [pc, #92]	@ (8001b7c <HAL_ADC_ConvHalfCpltCallback+0x10c>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7fe fd10 	bl	8000548 <__aeabi_f2d>
 8001b28:	4604      	mov	r4, r0
 8001b2a:	460d      	mov	r5, r1
 8001b2c:	4b14      	ldr	r3, [pc, #80]	@ (8001b80 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7fe fd09 	bl	8000548 <__aeabi_f2d>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	e9cd 2300 	strd	r2, r3, [sp]
 8001b3e:	4622      	mov	r2, r4
 8001b40:	462b      	mov	r3, r5
 8001b42:	4910      	ldr	r1, [pc, #64]	@ (8001b84 <HAL_ADC_ConvHalfCpltCallback+0x114>)
 8001b44:	4810      	ldr	r0, [pc, #64]	@ (8001b88 <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8001b46:	f007 fde5 	bl	8009714 <siprintf>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	4a0f      	ldr	r2, [pc, #60]	@ (8001b8c <HAL_ADC_ConvHalfCpltCallback+0x11c>)
 8001b4e:	6013      	str	r3, [r2, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, uart_len,HAL_MAX_DELAY);
 8001b50:	4b0e      	ldr	r3, [pc, #56]	@ (8001b8c <HAL_ADC_ConvHalfCpltCallback+0x11c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5a:	490b      	ldr	r1, [pc, #44]	@ (8001b88 <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8001b5c:	480c      	ldr	r0, [pc, #48]	@ (8001b90 <HAL_ADC_ConvHalfCpltCallback+0x120>)
 8001b5e:	f005 faef 	bl	8007140 <HAL_UART_Transmit>
}
 8001b62:	bf00      	nop
 8001b64:	3710      	adds	r7, #16
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bdb0      	pop	{r4, r5, r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20000000 	.word	0x20000000
 8001b70:	2000042c 	.word	0x2000042c
 8001b74:	20005250 	.word	0x20005250
 8001b78:	2000524c 	.word	0x2000524c
 8001b7c:	20005254 	.word	0x20005254
 8001b80:	20005258 	.word	0x20005258
 8001b84:	0800c2a4 	.word	0x0800c2a4
 8001b88:	20005260 	.word	0x20005260
 8001b8c:	20005280 	.word	0x20005280
 8001b90:	2000035c 	.word	0x2000035c

08001b94 <HAL_ADC_ConvCpltCallback>:

//End of ADC - Start another one
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
//	//		sprintf(buffer, "%.5f V\r\n", voltage);
//	//		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
//		}
//	}

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001b9c:	217f      	movs	r1, #127	@ 0x7f
 8001b9e:	4807      	ldr	r0, [pc, #28]	@ (8001bbc <HAL_ADC_ConvCpltCallback+0x28>)
 8001ba0:	f001 fe74 	bl	800388c <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, time_interval);
 8001ba4:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	461a      	mov	r2, r3
 8001baa:	4906      	ldr	r1, [pc, #24]	@ (8001bc4 <HAL_ADC_ConvCpltCallback+0x30>)
 8001bac:	4803      	ldr	r0, [pc, #12]	@ (8001bbc <HAL_ADC_ConvCpltCallback+0x28>)
 8001bae:	f000 ff39 	bl	8002a24 <HAL_ADC_Start_DMA>

}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000200 	.word	0x20000200
 8001bc0:	20000000 	.word	0x20000000
 8001bc4:	2000042c 	.word	0x2000042c

08001bc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bcc:	b672      	cpsid	i
}
 8001bce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bd0:	bf00      	nop
 8001bd2:	e7fd      	b.n	8001bd0 <Error_Handler+0x8>

08001bd4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bda:	4b0f      	ldr	r3, [pc, #60]	@ (8001c18 <HAL_MspInit+0x44>)
 8001bdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bde:	4a0e      	ldr	r2, [pc, #56]	@ (8001c18 <HAL_MspInit+0x44>)
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001be6:	4b0c      	ldr	r3, [pc, #48]	@ (8001c18 <HAL_MspInit+0x44>)
 8001be8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bf2:	4b09      	ldr	r3, [pc, #36]	@ (8001c18 <HAL_MspInit+0x44>)
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bf6:	4a08      	ldr	r2, [pc, #32]	@ (8001c18 <HAL_MspInit+0x44>)
 8001bf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bfc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bfe:	4b06      	ldr	r3, [pc, #24]	@ (8001c18 <HAL_MspInit+0x44>)
 8001c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c06:	603b      	str	r3, [r7, #0]
 8001c08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	40021000 	.word	0x40021000

08001c1c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b09e      	sub	sp, #120	@ 0x78
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c24:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c34:	f107 0310 	add.w	r3, r7, #16
 8001c38:	2254      	movs	r2, #84	@ 0x54
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f007 fdcc 	bl	80097da <memset>
  if(hadc->Instance==ADC1)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a3b      	ldr	r2, [pc, #236]	@ (8001d34 <HAL_ADC_MspInit+0x118>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d16e      	bne.n	8001d2a <HAL_ADC_MspInit+0x10e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001c4c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c50:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001c52:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001c56:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001c60:	2308      	movs	r3, #8
 8001c62:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001c64:	2307      	movs	r3, #7
 8001c66:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001c68:	2302      	movs	r3, #2
 8001c6a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 8001c6c:	2304      	movs	r3, #4
 8001c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001c70:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c76:	f107 0310 	add.w	r3, r7, #16
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f003 f9e4 	bl	8005048 <HAL_RCCEx_PeriphCLKConfig>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8001c86:	f7ff ff9f 	bl	8001bc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001c8a:	4b2b      	ldr	r3, [pc, #172]	@ (8001d38 <HAL_ADC_MspInit+0x11c>)
 8001c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8e:	4a2a      	ldr	r2, [pc, #168]	@ (8001d38 <HAL_ADC_MspInit+0x11c>)
 8001c90:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c96:	4b28      	ldr	r3, [pc, #160]	@ (8001d38 <HAL_ADC_MspInit+0x11c>)
 8001c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca2:	4b25      	ldr	r3, [pc, #148]	@ (8001d38 <HAL_ADC_MspInit+0x11c>)
 8001ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca6:	4a24      	ldr	r2, [pc, #144]	@ (8001d38 <HAL_ADC_MspInit+0x11c>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cae:	4b22      	ldr	r3, [pc, #136]	@ (8001d38 <HAL_ADC_MspInit+0x11c>)
 8001cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN10
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001cba:	2360      	movs	r3, #96	@ 0x60
 8001cbc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001cbe:	230b      	movs	r3, #11
 8001cc0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001cca:	4619      	mov	r1, r3
 8001ccc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cd0:	f002 f984 	bl	8003fdc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001cd4:	4b19      	ldr	r3, [pc, #100]	@ (8001d3c <HAL_ADC_MspInit+0x120>)
 8001cd6:	4a1a      	ldr	r2, [pc, #104]	@ (8001d40 <HAL_ADC_MspInit+0x124>)
 8001cd8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001cda:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <HAL_ADC_MspInit+0x120>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ce0:	4b16      	ldr	r3, [pc, #88]	@ (8001d3c <HAL_ADC_MspInit+0x120>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ce6:	4b15      	ldr	r3, [pc, #84]	@ (8001d3c <HAL_ADC_MspInit+0x120>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001cec:	4b13      	ldr	r3, [pc, #76]	@ (8001d3c <HAL_ADC_MspInit+0x120>)
 8001cee:	2280      	movs	r2, #128	@ 0x80
 8001cf0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cf2:	4b12      	ldr	r3, [pc, #72]	@ (8001d3c <HAL_ADC_MspInit+0x120>)
 8001cf4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cf8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001cfa:	4b10      	ldr	r3, [pc, #64]	@ (8001d3c <HAL_ADC_MspInit+0x120>)
 8001cfc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d00:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001d02:	4b0e      	ldr	r3, [pc, #56]	@ (8001d3c <HAL_ADC_MspInit+0x120>)
 8001d04:	2220      	movs	r2, #32
 8001d06:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001d08:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <HAL_ADC_MspInit+0x120>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d0e:	480b      	ldr	r0, [pc, #44]	@ (8001d3c <HAL_ADC_MspInit+0x120>)
 8001d10:	f001 ff2e 	bl	8003b70 <HAL_DMA_Init>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <HAL_ADC_MspInit+0x102>
    {
      Error_Handler();
 8001d1a:	f7ff ff55 	bl	8001bc8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a06      	ldr	r2, [pc, #24]	@ (8001d3c <HAL_ADC_MspInit+0x120>)
 8001d22:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001d24:	4a05      	ldr	r2, [pc, #20]	@ (8001d3c <HAL_ADC_MspInit+0x120>)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001d2a:	bf00      	nop
 8001d2c:	3778      	adds	r7, #120	@ 0x78
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	50040000 	.word	0x50040000
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	20000264 	.word	0x20000264
 8001d40:	40020008 	.word	0x40020008

08001d44 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08a      	sub	sp, #40	@ 0x28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a17      	ldr	r2, [pc, #92]	@ (8001dc0 <HAL_SPI_MspInit+0x7c>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d127      	bne.n	8001db6 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d66:	4b17      	ldr	r3, [pc, #92]	@ (8001dc4 <HAL_SPI_MspInit+0x80>)
 8001d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d6a:	4a16      	ldr	r2, [pc, #88]	@ (8001dc4 <HAL_SPI_MspInit+0x80>)
 8001d6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d70:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d72:	4b14      	ldr	r3, [pc, #80]	@ (8001dc4 <HAL_SPI_MspInit+0x80>)
 8001d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d7e:	4b11      	ldr	r3, [pc, #68]	@ (8001dc4 <HAL_SPI_MspInit+0x80>)
 8001d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d82:	4a10      	ldr	r2, [pc, #64]	@ (8001dc4 <HAL_SPI_MspInit+0x80>)
 8001d84:	f043 0302 	orr.w	r3, r3, #2
 8001d88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc4 <HAL_SPI_MspInit+0x80>)
 8001d8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001d96:	2338      	movs	r3, #56	@ 0x38
 8001d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da2:	2303      	movs	r3, #3
 8001da4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001da6:	2306      	movs	r3, #6
 8001da8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001daa:	f107 0314 	add.w	r3, r7, #20
 8001dae:	4619      	mov	r1, r3
 8001db0:	4805      	ldr	r0, [pc, #20]	@ (8001dc8 <HAL_SPI_MspInit+0x84>)
 8001db2:	f002 f913 	bl	8003fdc <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001db6:	bf00      	nop
 8001db8:	3728      	adds	r7, #40	@ 0x28
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40003c00 	.word	0x40003c00
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	48000400 	.word	0x48000400

08001dcc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a0a      	ldr	r2, [pc, #40]	@ (8001e04 <HAL_TIM_Base_MspInit+0x38>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d10b      	bne.n	8001df6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dde:	4b0a      	ldr	r3, [pc, #40]	@ (8001e08 <HAL_TIM_Base_MspInit+0x3c>)
 8001de0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001de2:	4a09      	ldr	r2, [pc, #36]	@ (8001e08 <HAL_TIM_Base_MspInit+0x3c>)
 8001de4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001de8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001dea:	4b07      	ldr	r3, [pc, #28]	@ (8001e08 <HAL_TIM_Base_MspInit+0x3c>)
 8001dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001df6:	bf00      	nop
 8001df8:	3714      	adds	r7, #20
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	40012c00 	.word	0x40012c00
 8001e08:	40021000 	.word	0x40021000

08001e0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b088      	sub	sp, #32
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e14:	f107 030c 	add.w	r3, r7, #12
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a12      	ldr	r2, [pc, #72]	@ (8001e74 <HAL_TIM_MspPostInit+0x68>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d11d      	bne.n	8001e6a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e2e:	4b12      	ldr	r3, [pc, #72]	@ (8001e78 <HAL_TIM_MspPostInit+0x6c>)
 8001e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e32:	4a11      	ldr	r2, [pc, #68]	@ (8001e78 <HAL_TIM_MspPostInit+0x6c>)
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e78 <HAL_TIM_MspPostInit+0x6c>)
 8001e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e3e:	f003 0301 	and.w	r3, r3, #1
 8001e42:	60bb      	str	r3, [r7, #8]
 8001e44:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001e46:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e4a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e54:	2300      	movs	r3, #0
 8001e56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5c:	f107 030c 	add.w	r3, r7, #12
 8001e60:	4619      	mov	r1, r3
 8001e62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e66:	f002 f8b9 	bl	8003fdc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001e6a:	bf00      	nop
 8001e6c:	3720      	adds	r7, #32
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	40012c00 	.word	0x40012c00
 8001e78:	40021000 	.word	0x40021000

08001e7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b09e      	sub	sp, #120	@ 0x78
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e84:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	605a      	str	r2, [r3, #4]
 8001e8e:	609a      	str	r2, [r3, #8]
 8001e90:	60da      	str	r2, [r3, #12]
 8001e92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e94:	f107 0310 	add.w	r3, r7, #16
 8001e98:	2254      	movs	r2, #84	@ 0x54
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f007 fc9c 	bl	80097da <memset>
  if(huart->Instance==USART2)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a3c      	ldr	r2, [pc, #240]	@ (8001f98 <HAL_UART_MspInit+0x11c>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d171      	bne.n	8001f90 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001eac:	2302      	movs	r3, #2
 8001eae:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001eb4:	f107 0310 	add.w	r3, r7, #16
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f003 f8c5 	bl	8005048 <HAL_RCCEx_PeriphCLKConfig>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ec4:	f7ff fe80 	bl	8001bc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ec8:	4b34      	ldr	r3, [pc, #208]	@ (8001f9c <HAL_UART_MspInit+0x120>)
 8001eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ecc:	4a33      	ldr	r2, [pc, #204]	@ (8001f9c <HAL_UART_MspInit+0x120>)
 8001ece:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ed2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ed4:	4b31      	ldr	r3, [pc, #196]	@ (8001f9c <HAL_UART_MspInit+0x120>)
 8001ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee0:	4b2e      	ldr	r3, [pc, #184]	@ (8001f9c <HAL_UART_MspInit+0x120>)
 8001ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee4:	4a2d      	ldr	r2, [pc, #180]	@ (8001f9c <HAL_UART_MspInit+0x120>)
 8001ee6:	f043 0301 	orr.w	r3, r3, #1
 8001eea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eec:	4b2b      	ldr	r3, [pc, #172]	@ (8001f9c <HAL_UART_MspInit+0x120>)
 8001eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef0:	f003 0301 	and.w	r3, r3, #1
 8001ef4:	60bb      	str	r3, [r7, #8]
 8001ef6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001ef8:	2304      	movs	r3, #4
 8001efa:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efc:	2302      	movs	r3, #2
 8001efe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f04:	2303      	movs	r3, #3
 8001f06:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f08:	2307      	movs	r3, #7
 8001f0a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001f0c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f10:	4619      	mov	r1, r3
 8001f12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f16:	f002 f861 	bl	8003fdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001f1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f1e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f20:	2302      	movs	r3, #2
 8001f22:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001f30:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f34:	4619      	mov	r1, r3
 8001f36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f3a:	f002 f84f 	bl	8003fdc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001f3e:	4b18      	ldr	r3, [pc, #96]	@ (8001fa0 <HAL_UART_MspInit+0x124>)
 8001f40:	4a18      	ldr	r2, [pc, #96]	@ (8001fa4 <HAL_UART_MspInit+0x128>)
 8001f42:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8001f44:	4b16      	ldr	r3, [pc, #88]	@ (8001fa0 <HAL_UART_MspInit+0x124>)
 8001f46:	2202      	movs	r2, #2
 8001f48:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f4a:	4b15      	ldr	r3, [pc, #84]	@ (8001fa0 <HAL_UART_MspInit+0x124>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f50:	4b13      	ldr	r3, [pc, #76]	@ (8001fa0 <HAL_UART_MspInit+0x124>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f56:	4b12      	ldr	r3, [pc, #72]	@ (8001fa0 <HAL_UART_MspInit+0x124>)
 8001f58:	2280      	movs	r2, #128	@ 0x80
 8001f5a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f5c:	4b10      	ldr	r3, [pc, #64]	@ (8001fa0 <HAL_UART_MspInit+0x124>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f62:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa0 <HAL_UART_MspInit+0x124>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001f68:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa0 <HAL_UART_MspInit+0x124>)
 8001f6a:	2220      	movs	r2, #32
 8001f6c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <HAL_UART_MspInit+0x124>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001f74:	480a      	ldr	r0, [pc, #40]	@ (8001fa0 <HAL_UART_MspInit+0x124>)
 8001f76:	f001 fdfb 	bl	8003b70 <HAL_DMA_Init>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 8001f80:	f7ff fe22 	bl	8001bc8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	4a06      	ldr	r2, [pc, #24]	@ (8001fa0 <HAL_UART_MspInit+0x124>)
 8001f88:	675a      	str	r2, [r3, #116]	@ 0x74
 8001f8a:	4a05      	ldr	r2, [pc, #20]	@ (8001fa0 <HAL_UART_MspInit+0x124>)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001f90:	bf00      	nop
 8001f92:	3778      	adds	r7, #120	@ 0x78
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	40004400 	.word	0x40004400
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	200003e4 	.word	0x200003e4
 8001fa4:	4002006c 	.word	0x4002006c

08001fa8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fac:	bf00      	nop
 8001fae:	e7fd      	b.n	8001fac <NMI_Handler+0x4>

08001fb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fb4:	bf00      	nop
 8001fb6:	e7fd      	b.n	8001fb4 <HardFault_Handler+0x4>

08001fb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fbc:	bf00      	nop
 8001fbe:	e7fd      	b.n	8001fbc <MemManage_Handler+0x4>

08001fc0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fc4:	bf00      	nop
 8001fc6:	e7fd      	b.n	8001fc4 <BusFault_Handler+0x4>

08001fc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fcc:	bf00      	nop
 8001fce:	e7fd      	b.n	8001fcc <UsageFault_Handler+0x4>

08001fd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fe2:	bf00      	nop
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ff0:	bf00      	nop
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ffe:	f000 f975 	bl	80022ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
	...

08002008 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800200c:	4802      	ldr	r0, [pc, #8]	@ (8002018 <DMA1_Channel1_IRQHandler+0x10>)
 800200e:	f001 ff05 	bl	8003e1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20000264 	.word	0x20000264

0800201c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002020:	4802      	ldr	r0, [pc, #8]	@ (800202c <DMA1_Channel6_IRQHandler+0x10>)
 8002022:	f001 fefb 	bl	8003e1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	200003e4 	.word	0x200003e4

08002030 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002034:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002038:	f002 f952 	bl	80042e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800203c:	bf00      	nop
 800203e:	bd80      	pop	{r7, pc}

08002040 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return 1;
 8002044:	2301      	movs	r3, #1
}
 8002046:	4618      	mov	r0, r3
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <_kill>:

int _kill(int pid, int sig)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800205a:	f007 fc23 	bl	80098a4 <__errno>
 800205e:	4603      	mov	r3, r0
 8002060:	2216      	movs	r2, #22
 8002062:	601a      	str	r2, [r3, #0]
  return -1;
 8002064:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002068:	4618      	mov	r0, r3
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <_exit>:

void _exit (int status)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002078:	f04f 31ff 	mov.w	r1, #4294967295
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f7ff ffe7 	bl	8002050 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002082:	bf00      	nop
 8002084:	e7fd      	b.n	8002082 <_exit+0x12>

08002086 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b086      	sub	sp, #24
 800208a:	af00      	add	r7, sp, #0
 800208c:	60f8      	str	r0, [r7, #12]
 800208e:	60b9      	str	r1, [r7, #8]
 8002090:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	e00a      	b.n	80020ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002098:	f3af 8000 	nop.w
 800209c:	4601      	mov	r1, r0
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	1c5a      	adds	r2, r3, #1
 80020a2:	60ba      	str	r2, [r7, #8]
 80020a4:	b2ca      	uxtb	r2, r1
 80020a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	3301      	adds	r3, #1
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	697a      	ldr	r2, [r7, #20]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	dbf0      	blt.n	8002098 <_read+0x12>
  }

  return len;
 80020b6:	687b      	ldr	r3, [r7, #4]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020cc:	2300      	movs	r3, #0
 80020ce:	617b      	str	r3, [r7, #20]
 80020d0:	e009      	b.n	80020e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	1c5a      	adds	r2, r3, #1
 80020d6:	60ba      	str	r2, [r7, #8]
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	3301      	adds	r3, #1
 80020e4:	617b      	str	r3, [r7, #20]
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	dbf1      	blt.n	80020d2 <_write+0x12>
  }
  return len;
 80020ee:	687b      	ldr	r3, [r7, #4]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <_close>:

int _close(int file)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002100:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002104:	4618      	mov	r0, r3
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002120:	605a      	str	r2, [r3, #4]
  return 0;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <_isatty>:

int _isatty(int file)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002138:	2301      	movs	r3, #1
}
 800213a:	4618      	mov	r0, r3
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002146:	b480      	push	{r7}
 8002148:	b085      	sub	sp, #20
 800214a:	af00      	add	r7, sp, #0
 800214c:	60f8      	str	r0, [r7, #12]
 800214e:	60b9      	str	r1, [r7, #8]
 8002150:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002168:	4a14      	ldr	r2, [pc, #80]	@ (80021bc <_sbrk+0x5c>)
 800216a:	4b15      	ldr	r3, [pc, #84]	@ (80021c0 <_sbrk+0x60>)
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002174:	4b13      	ldr	r3, [pc, #76]	@ (80021c4 <_sbrk+0x64>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d102      	bne.n	8002182 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800217c:	4b11      	ldr	r3, [pc, #68]	@ (80021c4 <_sbrk+0x64>)
 800217e:	4a12      	ldr	r2, [pc, #72]	@ (80021c8 <_sbrk+0x68>)
 8002180:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002182:	4b10      	ldr	r3, [pc, #64]	@ (80021c4 <_sbrk+0x64>)
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4413      	add	r3, r2
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	429a      	cmp	r2, r3
 800218e:	d207      	bcs.n	80021a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002190:	f007 fb88 	bl	80098a4 <__errno>
 8002194:	4603      	mov	r3, r0
 8002196:	220c      	movs	r2, #12
 8002198:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800219a:	f04f 33ff 	mov.w	r3, #4294967295
 800219e:	e009      	b.n	80021b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021a0:	4b08      	ldr	r3, [pc, #32]	@ (80021c4 <_sbrk+0x64>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021a6:	4b07      	ldr	r3, [pc, #28]	@ (80021c4 <_sbrk+0x64>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4413      	add	r3, r2
 80021ae:	4a05      	ldr	r2, [pc, #20]	@ (80021c4 <_sbrk+0x64>)
 80021b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021b2:	68fb      	ldr	r3, [r7, #12]
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3718      	adds	r7, #24
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	20010000 	.word	0x20010000
 80021c0:	00000400 	.word	0x00000400
 80021c4:	20005290 	.word	0x20005290
 80021c8:	200053e8 	.word	0x200053e8

080021cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80021d0:	4b06      	ldr	r3, [pc, #24]	@ (80021ec <SystemInit+0x20>)
 80021d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d6:	4a05      	ldr	r2, [pc, #20]	@ (80021ec <SystemInit+0x20>)
 80021d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80021e0:	bf00      	nop
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80021f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002228 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021f4:	f7ff ffea 	bl	80021cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021f8:	480c      	ldr	r0, [pc, #48]	@ (800222c <LoopForever+0x6>)
  ldr r1, =_edata
 80021fa:	490d      	ldr	r1, [pc, #52]	@ (8002230 <LoopForever+0xa>)
  ldr r2, =_sidata
 80021fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002234 <LoopForever+0xe>)
  movs r3, #0
 80021fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002200:	e002      	b.n	8002208 <LoopCopyDataInit>

08002202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002206:	3304      	adds	r3, #4

08002208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800220a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800220c:	d3f9      	bcc.n	8002202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800220e:	4a0a      	ldr	r2, [pc, #40]	@ (8002238 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002210:	4c0a      	ldr	r4, [pc, #40]	@ (800223c <LoopForever+0x16>)
  movs r3, #0
 8002212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002214:	e001      	b.n	800221a <LoopFillZerobss>

08002216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002218:	3204      	adds	r2, #4

0800221a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800221a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800221c:	d3fb      	bcc.n	8002216 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800221e:	f007 fb47 	bl	80098b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002222:	f7fe ffd1 	bl	80011c8 <main>

08002226 <LoopForever>:

LoopForever:
    b LoopForever
 8002226:	e7fe      	b.n	8002226 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002228:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800222c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002230:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002234:	0800c738 	.word	0x0800c738
  ldr r2, =_sbss
 8002238:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800223c:	200053e4 	.word	0x200053e4

08002240 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002240:	e7fe      	b.n	8002240 <ADC1_IRQHandler>

08002242 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b082      	sub	sp, #8
 8002246:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002248:	2300      	movs	r3, #0
 800224a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800224c:	2003      	movs	r0, #3
 800224e:	f001 fc4d 	bl	8003aec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002252:	2000      	movs	r0, #0
 8002254:	f000 f80e 	bl	8002274 <HAL_InitTick>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d002      	beq.n	8002264 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	71fb      	strb	r3, [r7, #7]
 8002262:	e001      	b.n	8002268 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002264:	f7ff fcb6 	bl	8001bd4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002268:	79fb      	ldrb	r3, [r7, #7]
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
	...

08002274 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800227c:	2300      	movs	r3, #0
 800227e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002280:	4b17      	ldr	r3, [pc, #92]	@ (80022e0 <HAL_InitTick+0x6c>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d023      	beq.n	80022d0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002288:	4b16      	ldr	r3, [pc, #88]	@ (80022e4 <HAL_InitTick+0x70>)
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	4b14      	ldr	r3, [pc, #80]	@ (80022e0 <HAL_InitTick+0x6c>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	4619      	mov	r1, r3
 8002292:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002296:	fbb3 f3f1 	udiv	r3, r3, r1
 800229a:	fbb2 f3f3 	udiv	r3, r2, r3
 800229e:	4618      	mov	r0, r3
 80022a0:	f001 fc59 	bl	8003b56 <HAL_SYSTICK_Config>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d10f      	bne.n	80022ca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b0f      	cmp	r3, #15
 80022ae:	d809      	bhi.n	80022c4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022b0:	2200      	movs	r2, #0
 80022b2:	6879      	ldr	r1, [r7, #4]
 80022b4:	f04f 30ff 	mov.w	r0, #4294967295
 80022b8:	f001 fc23 	bl	8003b02 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022bc:	4a0a      	ldr	r2, [pc, #40]	@ (80022e8 <HAL_InitTick+0x74>)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6013      	str	r3, [r2, #0]
 80022c2:	e007      	b.n	80022d4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	73fb      	strb	r3, [r7, #15]
 80022c8:	e004      	b.n	80022d4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	73fb      	strb	r3, [r7, #15]
 80022ce:	e001      	b.n	80022d4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80022d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3710      	adds	r7, #16
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000018 	.word	0x20000018
 80022e4:	20000010 	.word	0x20000010
 80022e8:	20000014 	.word	0x20000014

080022ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80022f0:	4b06      	ldr	r3, [pc, #24]	@ (800230c <HAL_IncTick+0x20>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	461a      	mov	r2, r3
 80022f6:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <HAL_IncTick+0x24>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4413      	add	r3, r2
 80022fc:	4a04      	ldr	r2, [pc, #16]	@ (8002310 <HAL_IncTick+0x24>)
 80022fe:	6013      	str	r3, [r2, #0]
}
 8002300:	bf00      	nop
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	20000018 	.word	0x20000018
 8002310:	20005294 	.word	0x20005294

08002314 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  return uwTick;
 8002318:	4b03      	ldr	r3, [pc, #12]	@ (8002328 <HAL_GetTick+0x14>)
 800231a:	681b      	ldr	r3, [r3, #0]
}
 800231c:	4618      	mov	r0, r3
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	20005294 	.word	0x20005294

0800232c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002334:	f7ff ffee 	bl	8002314 <HAL_GetTick>
 8002338:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002344:	d005      	beq.n	8002352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002346:	4b0a      	ldr	r3, [pc, #40]	@ (8002370 <HAL_Delay+0x44>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	461a      	mov	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4413      	add	r3, r2
 8002350:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002352:	bf00      	nop
 8002354:	f7ff ffde 	bl	8002314 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	429a      	cmp	r2, r3
 8002362:	d8f7      	bhi.n	8002354 <HAL_Delay+0x28>
  {
  }
}
 8002364:	bf00      	nop
 8002366:	bf00      	nop
 8002368:	3710      	adds	r7, #16
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	20000018 	.word	0x20000018

08002374 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	431a      	orrs	r2, r3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	609a      	str	r2, [r3, #8]
}
 800238e:	bf00      	nop
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
 80023a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	431a      	orrs	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	609a      	str	r2, [r3, #8]
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80023dc:	b480      	push	{r7}
 80023de:	b087      	sub	sp, #28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	607a      	str	r2, [r7, #4]
 80023e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	3360      	adds	r3, #96	@ 0x60
 80023ee:	461a      	mov	r2, r3
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	4413      	add	r3, r2
 80023f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	4b08      	ldr	r3, [pc, #32]	@ (8002420 <LL_ADC_SetOffset+0x44>)
 80023fe:	4013      	ands	r3, r2
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002406:	683a      	ldr	r2, [r7, #0]
 8002408:	430a      	orrs	r2, r1
 800240a:	4313      	orrs	r3, r2
 800240c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002414:	bf00      	nop
 8002416:	371c      	adds	r7, #28
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	03fff000 	.word	0x03fff000

08002424 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	3360      	adds	r3, #96	@ 0x60
 8002432:	461a      	mov	r2, r3
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4413      	add	r3, r2
 800243a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002444:	4618      	mov	r0, r3
 8002446:	3714      	adds	r7, #20
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002450:	b480      	push	{r7}
 8002452:	b087      	sub	sp, #28
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	3360      	adds	r3, #96	@ 0x60
 8002460:	461a      	mov	r2, r3
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	4413      	add	r3, r2
 8002468:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	431a      	orrs	r2, r3
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800247a:	bf00      	nop
 800247c:	371c      	adds	r7, #28
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002496:	2b00      	cmp	r3, #0
 8002498:	d101      	bne.n	800249e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800249a:	2301      	movs	r3, #1
 800249c:	e000      	b.n	80024a0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b087      	sub	sp, #28
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	3330      	adds	r3, #48	@ 0x30
 80024bc:	461a      	mov	r2, r3
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	0a1b      	lsrs	r3, r3, #8
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	f003 030c 	and.w	r3, r3, #12
 80024c8:	4413      	add	r3, r2
 80024ca:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	f003 031f 	and.w	r3, r3, #31
 80024d6:	211f      	movs	r1, #31
 80024d8:	fa01 f303 	lsl.w	r3, r1, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	401a      	ands	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	0e9b      	lsrs	r3, r3, #26
 80024e4:	f003 011f 	and.w	r1, r3, #31
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	f003 031f 	and.w	r3, r3, #31
 80024ee:	fa01 f303 	lsl.w	r3, r1, r3
 80024f2:	431a      	orrs	r2, r3
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80024f8:	bf00      	nop
 80024fa:	371c      	adds	r7, #28
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002504:	b480      	push	{r7}
 8002506:	b087      	sub	sp, #28
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	3314      	adds	r3, #20
 8002514:	461a      	mov	r2, r3
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	0e5b      	lsrs	r3, r3, #25
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	4413      	add	r3, r2
 8002522:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	0d1b      	lsrs	r3, r3, #20
 800252c:	f003 031f 	and.w	r3, r3, #31
 8002530:	2107      	movs	r1, #7
 8002532:	fa01 f303 	lsl.w	r3, r1, r3
 8002536:	43db      	mvns	r3, r3
 8002538:	401a      	ands	r2, r3
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	0d1b      	lsrs	r3, r3, #20
 800253e:	f003 031f 	and.w	r3, r3, #31
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	fa01 f303 	lsl.w	r3, r1, r3
 8002548:	431a      	orrs	r2, r3
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800254e:	bf00      	nop
 8002550:	371c      	adds	r7, #28
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
	...

0800255c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002574:	43db      	mvns	r3, r3
 8002576:	401a      	ands	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f003 0318 	and.w	r3, r3, #24
 800257e:	4908      	ldr	r1, [pc, #32]	@ (80025a0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002580:	40d9      	lsrs	r1, r3
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	400b      	ands	r3, r1
 8002586:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800258a:	431a      	orrs	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002592:	bf00      	nop
 8002594:	3714      	adds	r7, #20
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	0007ffff 	.word	0x0007ffff

080025a4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80025b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	6093      	str	r3, [r2, #8]
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80025d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80025dc:	d101      	bne.n	80025e2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80025de:	2301      	movs	r3, #1
 80025e0:	e000      	b.n	80025e4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002600:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002604:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002628:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800262c:	d101      	bne.n	8002632 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800262e:	2301      	movs	r3, #1
 8002630:	e000      	b.n	8002634 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002632:	2300      	movs	r3, #0
}
 8002634:	4618      	mov	r0, r3
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002650:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002654:	f043 0201 	orr.w	r2, r3, #1
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002678:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800267c:	f043 0202 	orr.w	r2, r3, #2
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	f003 0301 	and.w	r3, r3, #1
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d101      	bne.n	80026a8 <LL_ADC_IsEnabled+0x18>
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <LL_ADC_IsEnabled+0x1a>
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b083      	sub	sp, #12
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d101      	bne.n	80026ce <LL_ADC_IsDisableOngoing+0x18>
 80026ca:	2301      	movs	r3, #1
 80026cc:	e000      	b.n	80026d0 <LL_ADC_IsDisableOngoing+0x1a>
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80026ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026f0:	f043 0204 	orr.w	r2, r3, #4
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002714:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002718:	f043 0210 	orr.w	r2, r3, #16
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002720:	bf00      	nop
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f003 0304 	and.w	r3, r3, #4
 800273c:	2b04      	cmp	r3, #4
 800273e:	d101      	bne.n	8002744 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002740:	2301      	movs	r3, #1
 8002742:	e000      	b.n	8002746 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr

08002752 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002762:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002766:	f043 0220 	orr.w	r2, r3, #32
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800276e:	bf00      	nop
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr

0800277a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800277a:	b480      	push	{r7}
 800277c:	b083      	sub	sp, #12
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 0308 	and.w	r3, r3, #8
 800278a:	2b08      	cmp	r3, #8
 800278c:	d101      	bne.n	8002792 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800278e:	2301      	movs	r3, #1
 8002790:	e000      	b.n	8002794 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b088      	sub	sp, #32
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027a8:	2300      	movs	r3, #0
 80027aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d101      	bne.n	80027ba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e126      	b.n	8002a08 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d109      	bne.n	80027dc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f7ff fa27 	bl	8001c1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7ff fef1 	bl	80025c8 <LL_ADC_IsDeepPowerDownEnabled>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d004      	beq.n	80027f6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff fed7 	bl	80025a4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff ff0c 	bl	8002618 <LL_ADC_IsInternalRegulatorEnabled>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d115      	bne.n	8002832 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff fef0 	bl	80025f0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002810:	4b7f      	ldr	r3, [pc, #508]	@ (8002a10 <HAL_ADC_Init+0x270>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	099b      	lsrs	r3, r3, #6
 8002816:	4a7f      	ldr	r2, [pc, #508]	@ (8002a14 <HAL_ADC_Init+0x274>)
 8002818:	fba2 2303 	umull	r2, r3, r2, r3
 800281c:	099b      	lsrs	r3, r3, #6
 800281e:	3301      	adds	r3, #1
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002824:	e002      	b.n	800282c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	3b01      	subs	r3, #1
 800282a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d1f9      	bne.n	8002826 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4618      	mov	r0, r3
 8002838:	f7ff feee 	bl	8002618 <LL_ADC_IsInternalRegulatorEnabled>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10d      	bne.n	800285e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002846:	f043 0210 	orr.w	r2, r3, #16
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002852:	f043 0201 	orr.w	r2, r3, #1
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff ff62 	bl	800272c <LL_ADC_REG_IsConversionOngoing>
 8002868:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800286e:	f003 0310 	and.w	r3, r3, #16
 8002872:	2b00      	cmp	r3, #0
 8002874:	f040 80bf 	bne.w	80029f6 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	2b00      	cmp	r3, #0
 800287c:	f040 80bb 	bne.w	80029f6 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002884:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002888:	f043 0202 	orr.w	r2, r3, #2
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4618      	mov	r0, r3
 8002896:	f7ff fefb 	bl	8002690 <LL_ADC_IsEnabled>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d10b      	bne.n	80028b8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028a0:	485d      	ldr	r0, [pc, #372]	@ (8002a18 <HAL_ADC_Init+0x278>)
 80028a2:	f7ff fef5 	bl	8002690 <LL_ADC_IsEnabled>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d105      	bne.n	80028b8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	4619      	mov	r1, r3
 80028b2:	485a      	ldr	r0, [pc, #360]	@ (8002a1c <HAL_ADC_Init+0x27c>)
 80028b4:	f7ff fd5e 	bl	8002374 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	7e5b      	ldrb	r3, [r3, #25]
 80028bc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028c2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80028c8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80028ce:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028d6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028d8:	4313      	orrs	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d106      	bne.n	80028f4 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ea:	3b01      	subs	r3, #1
 80028ec:	045b      	lsls	r3, r3, #17
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d009      	beq.n	8002910 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002900:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002908:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800290a:	69ba      	ldr	r2, [r7, #24]
 800290c:	4313      	orrs	r3, r2
 800290e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68da      	ldr	r2, [r3, #12]
 8002916:	4b42      	ldr	r3, [pc, #264]	@ (8002a20 <HAL_ADC_Init+0x280>)
 8002918:	4013      	ands	r3, r2
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	6812      	ldr	r2, [r2, #0]
 800291e:	69b9      	ldr	r1, [r7, #24]
 8002920:	430b      	orrs	r3, r1
 8002922:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff ff26 	bl	800277a <LL_ADC_INJ_IsConversionOngoing>
 800292e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d13d      	bne.n	80029b2 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d13a      	bne.n	80029b2 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002940:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002948:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800294a:	4313      	orrs	r3, r2
 800294c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002958:	f023 0302 	bic.w	r3, r3, #2
 800295c:	687a      	ldr	r2, [r7, #4]
 800295e:	6812      	ldr	r2, [r2, #0]
 8002960:	69b9      	ldr	r1, [r7, #24]
 8002962:	430b      	orrs	r3, r1
 8002964:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800296c:	2b01      	cmp	r3, #1
 800296e:	d118      	bne.n	80029a2 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	691b      	ldr	r3, [r3, #16]
 8002976:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800297a:	f023 0304 	bic.w	r3, r3, #4
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002986:	4311      	orrs	r1, r2
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800298c:	4311      	orrs	r1, r2
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002992:	430a      	orrs	r2, r1
 8002994:	431a      	orrs	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0201 	orr.w	r2, r2, #1
 800299e:	611a      	str	r2, [r3, #16]
 80029a0:	e007      	b.n	80029b2 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	691a      	ldr	r2, [r3, #16]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f022 0201 	bic.w	r2, r2, #1
 80029b0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	691b      	ldr	r3, [r3, #16]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d10c      	bne.n	80029d4 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c0:	f023 010f 	bic.w	r1, r3, #15
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	69db      	ldr	r3, [r3, #28]
 80029c8:	1e5a      	subs	r2, r3, #1
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80029d2:	e007      	b.n	80029e4 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f022 020f 	bic.w	r2, r2, #15
 80029e2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e8:	f023 0303 	bic.w	r3, r3, #3
 80029ec:	f043 0201 	orr.w	r2, r3, #1
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	655a      	str	r2, [r3, #84]	@ 0x54
 80029f4:	e007      	b.n	8002a06 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029fa:	f043 0210 	orr.w	r2, r3, #16
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a06:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3720      	adds	r7, #32
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20000010 	.word	0x20000010
 8002a14:	053e2d63 	.word	0x053e2d63
 8002a18:	50040000 	.word	0x50040000
 8002a1c:	50040300 	.word	0x50040300
 8002a20:	fff0c007 	.word	0xfff0c007

08002a24 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff fe79 	bl	800272c <LL_ADC_REG_IsConversionOngoing>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d167      	bne.n	8002b10 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d101      	bne.n	8002a4e <HAL_ADC_Start_DMA+0x2a>
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	e063      	b.n	8002b16 <HAL_ADC_Start_DMA+0xf2>
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2201      	movs	r2, #1
 8002a52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f000 fd72 	bl	8003540 <ADC_Enable>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002a60:	7dfb      	ldrb	r3, [r7, #23]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d14f      	bne.n	8002b06 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a6a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002a6e:	f023 0301 	bic.w	r3, r3, #1
 8002a72:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	655a      	str	r2, [r3, #84]	@ 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d006      	beq.n	8002a94 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a8a:	f023 0206 	bic.w	r2, r3, #6
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a92:	e002      	b.n	8002a9a <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2200      	movs	r2, #0
 8002a98:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a9e:	4a20      	ldr	r2, [pc, #128]	@ (8002b20 <HAL_ADC_Start_DMA+0xfc>)
 8002aa0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aa6:	4a1f      	ldr	r2, [pc, #124]	@ (8002b24 <HAL_ADC_Start_DMA+0x100>)
 8002aa8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aae:	4a1e      	ldr	r2, [pc, #120]	@ (8002b28 <HAL_ADC_Start_DMA+0x104>)
 8002ab0:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	221c      	movs	r2, #28
 8002ab8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f042 0210 	orr.w	r2, r2, #16
 8002ad0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	68da      	ldr	r2, [r3, #12]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f042 0201 	orr.w	r2, r2, #1
 8002ae0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	3340      	adds	r3, #64	@ 0x40
 8002aec:	4619      	mov	r1, r3
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f001 f8f5 	bl	8003ce0 <HAL_DMA_Start_IT>
 8002af6:	4603      	mov	r3, r0
 8002af8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff fdec 	bl	80026dc <LL_ADC_REG_StartConversion>
 8002b04:	e006      	b.n	8002b14 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002b0e:	e001      	b.n	8002b14 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002b10:	2302      	movs	r3, #2
 8002b12:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b14:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3718      	adds	r7, #24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	0800370b 	.word	0x0800370b
 8002b24:	080037e3 	.word	0x080037e3
 8002b28:	080037ff 	.word	0x080037ff

08002b2c <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d101      	bne.n	8002b42 <HAL_ADC_Stop_DMA+0x16>
 8002b3e:	2302      	movs	r3, #2
 8002b40:	e051      	b.n	8002be6 <HAL_ADC_Stop_DMA+0xba>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2201      	movs	r2, #1
 8002b46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002b4a:	2103      	movs	r1, #3
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f000 fc3b 	bl	80033c8 <ADC_ConversionStop>
 8002b52:	4603      	mov	r3, r0
 8002b54:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d13f      	bne.n	8002bdc <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68da      	ldr	r2, [r3, #12]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f022 0201 	bic.w	r2, r2, #1
 8002b6a:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b70:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d10f      	bne.n	8002b9a <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f001 f90e 	bl	8003da0 <HAL_DMA_Abort>
 8002b84:	4603      	mov	r3, r0
 8002b86:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002b88:	7bfb      	ldrb	r3, [r7, #15]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d005      	beq.n	8002b9a <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b92:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 0210 	bic.w	r2, r2, #16
 8002ba8:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8002baa:	7bfb      	ldrb	r3, [r7, #15]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d105      	bne.n	8002bbc <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f000 fd4b 	bl	800364c <ADC_Disable>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	73fb      	strb	r3, [r7, #15]
 8002bba:	e002      	b.n	8002bc2 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	f000 fd45 	bl	800364c <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002bc2:	7bfb      	ldrb	r3, [r7, #15]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d109      	bne.n	8002bdc <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bcc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002bd0:	f023 0301 	bic.w	r3, r3, #1
 8002bd4:	f043 0201 	orr.w	r2, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	655a      	str	r2, [r3, #84]	@ 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3710      	adds	r7, #16
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	b083      	sub	sp, #12
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
	...

08002c04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b0b6      	sub	sp, #216	@ 0xd8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d101      	bne.n	8002c26 <HAL_ADC_ConfigChannel+0x22>
 8002c22:	2302      	movs	r3, #2
 8002c24:	e3bb      	b.n	800339e <HAL_ADC_ConfigChannel+0x79a>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff fd7a 	bl	800272c <LL_ADC_REG_IsConversionOngoing>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	f040 83a0 	bne.w	8003380 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	2b05      	cmp	r3, #5
 8002c4e:	d824      	bhi.n	8002c9a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	3b02      	subs	r3, #2
 8002c56:	2b03      	cmp	r3, #3
 8002c58:	d81b      	bhi.n	8002c92 <HAL_ADC_ConfigChannel+0x8e>
 8002c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8002c60 <HAL_ADC_ConfigChannel+0x5c>)
 8002c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c60:	08002c71 	.word	0x08002c71
 8002c64:	08002c79 	.word	0x08002c79
 8002c68:	08002c81 	.word	0x08002c81
 8002c6c:	08002c89 	.word	0x08002c89
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002c70:	230c      	movs	r3, #12
 8002c72:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c76:	e010      	b.n	8002c9a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002c78:	2312      	movs	r3, #18
 8002c7a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c7e:	e00c      	b.n	8002c9a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002c80:	2318      	movs	r3, #24
 8002c82:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c86:	e008      	b.n	8002c9a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002c88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c90:	e003      	b.n	8002c9a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002c92:	2306      	movs	r3, #6
 8002c94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c98:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6818      	ldr	r0, [r3, #0]
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002ca8:	f7ff fc00 	bl	80024ac <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff fd3b 	bl	800272c <LL_ADC_REG_IsConversionOngoing>
 8002cb6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7ff fd5b 	bl	800277a <LL_ADC_INJ_IsConversionOngoing>
 8002cc4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f040 81a4 	bne.w	800301a <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cd2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f040 819f 	bne.w	800301a <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6818      	ldr	r0, [r3, #0]
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	6819      	ldr	r1, [r3, #0]
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	f7ff fc0b 	bl	8002504 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	695a      	ldr	r2, [r3, #20]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	08db      	lsrs	r3, r3, #3
 8002cfa:	f003 0303 	and.w	r3, r3, #3
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	2b04      	cmp	r3, #4
 8002d0e:	d00a      	beq.n	8002d26 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6818      	ldr	r0, [r3, #0]
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	6919      	ldr	r1, [r3, #16]
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d20:	f7ff fb5c 	bl	80023dc <LL_ADC_SetOffset>
 8002d24:	e179      	b.n	800301a <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2100      	movs	r1, #0
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7ff fb79 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002d32:	4603      	mov	r3, r0
 8002d34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d10a      	bne.n	8002d52 <HAL_ADC_ConfigChannel+0x14e>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2100      	movs	r1, #0
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff fb6e 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	0e9b      	lsrs	r3, r3, #26
 8002d4c:	f003 021f 	and.w	r2, r3, #31
 8002d50:	e01e      	b.n	8002d90 <HAL_ADC_ConfigChannel+0x18c>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2100      	movs	r1, #0
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff fb63 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d64:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002d68:	fa93 f3a3 	rbit	r3, r3
 8002d6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002d70:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d74:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002d78:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d101      	bne.n	8002d84 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002d80:	2320      	movs	r3, #32
 8002d82:	e004      	b.n	8002d8e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002d84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002d88:	fab3 f383 	clz	r3, r3
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d105      	bne.n	8002da8 <HAL_ADC_ConfigChannel+0x1a4>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	0e9b      	lsrs	r3, r3, #26
 8002da2:	f003 031f 	and.w	r3, r3, #31
 8002da6:	e018      	b.n	8002dda <HAL_ADC_ConfigChannel+0x1d6>
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002db4:	fa93 f3a3 	rbit	r3, r3
 8002db8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002dbc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002dc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002dc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002dcc:	2320      	movs	r3, #32
 8002dce:	e004      	b.n	8002dda <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002dd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002dd4:	fab3 f383 	clz	r3, r3
 8002dd8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d106      	bne.n	8002dec <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2200      	movs	r2, #0
 8002de4:	2100      	movs	r1, #0
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff fb32 	bl	8002450 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2101      	movs	r1, #1
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff fb16 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d10a      	bne.n	8002e18 <HAL_ADC_ConfigChannel+0x214>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2101      	movs	r1, #1
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff fb0b 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	0e9b      	lsrs	r3, r3, #26
 8002e12:	f003 021f 	and.w	r2, r3, #31
 8002e16:	e01e      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x252>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7ff fb00 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002e24:	4603      	mov	r3, r0
 8002e26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e2e:	fa93 f3a3 	rbit	r3, r3
 8002e32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002e36:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002e3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002e46:	2320      	movs	r3, #32
 8002e48:	e004      	b.n	8002e54 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002e4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e4e:	fab3 f383 	clz	r3, r3
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d105      	bne.n	8002e6e <HAL_ADC_ConfigChannel+0x26a>
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	0e9b      	lsrs	r3, r3, #26
 8002e68:	f003 031f 	and.w	r3, r3, #31
 8002e6c:	e018      	b.n	8002ea0 <HAL_ADC_ConfigChannel+0x29c>
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e7a:	fa93 f3a3 	rbit	r3, r3
 8002e7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002e82:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e86:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002e8a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002e92:	2320      	movs	r3, #32
 8002e94:	e004      	b.n	8002ea0 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002e96:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e9a:	fab3 f383 	clz	r3, r3
 8002e9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d106      	bne.n	8002eb2 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	2101      	movs	r1, #1
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7ff facf 	bl	8002450 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2102      	movs	r1, #2
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7ff fab3 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10a      	bne.n	8002ede <HAL_ADC_ConfigChannel+0x2da>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2102      	movs	r1, #2
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7ff faa8 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	0e9b      	lsrs	r3, r3, #26
 8002ed8:	f003 021f 	and.w	r2, r3, #31
 8002edc:	e01e      	b.n	8002f1c <HAL_ADC_ConfigChannel+0x318>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	2102      	movs	r1, #2
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff fa9d 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002eea:	4603      	mov	r3, r0
 8002eec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ef4:	fa93 f3a3 	rbit	r3, r3
 8002ef8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002efc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f00:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002f04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002f0c:	2320      	movs	r3, #32
 8002f0e:	e004      	b.n	8002f1a <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002f10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f14:	fab3 f383 	clz	r3, r3
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d105      	bne.n	8002f34 <HAL_ADC_ConfigChannel+0x330>
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	0e9b      	lsrs	r3, r3, #26
 8002f2e:	f003 031f 	and.w	r3, r3, #31
 8002f32:	e014      	b.n	8002f5e <HAL_ADC_ConfigChannel+0x35a>
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f3c:	fa93 f3a3 	rbit	r3, r3
 8002f40:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002f42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002f48:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d101      	bne.n	8002f54 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002f50:	2320      	movs	r3, #32
 8002f52:	e004      	b.n	8002f5e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002f54:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f58:	fab3 f383 	clz	r3, r3
 8002f5c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d106      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2200      	movs	r2, #0
 8002f68:	2102      	movs	r1, #2
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff fa70 	bl	8002450 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2103      	movs	r1, #3
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff fa54 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d10a      	bne.n	8002f9c <HAL_ADC_ConfigChannel+0x398>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2103      	movs	r1, #3
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7ff fa49 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002f92:	4603      	mov	r3, r0
 8002f94:	0e9b      	lsrs	r3, r3, #26
 8002f96:	f003 021f 	and.w	r2, r3, #31
 8002f9a:	e017      	b.n	8002fcc <HAL_ADC_ConfigChannel+0x3c8>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2103      	movs	r1, #3
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7ff fa3e 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002fae:	fa93 f3a3 	rbit	r3, r3
 8002fb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002fb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002fb6:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002fb8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002fbe:	2320      	movs	r3, #32
 8002fc0:	e003      	b.n	8002fca <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002fc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002fc4:	fab3 f383 	clz	r3, r3
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d105      	bne.n	8002fe4 <HAL_ADC_ConfigChannel+0x3e0>
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	0e9b      	lsrs	r3, r3, #26
 8002fde:	f003 031f 	and.w	r3, r3, #31
 8002fe2:	e011      	b.n	8003008 <HAL_ADC_ConfigChannel+0x404>
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fec:	fa93 f3a3 	rbit	r3, r3
 8002ff0:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002ff2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ff4:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002ff6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d101      	bne.n	8003000 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002ffc:	2320      	movs	r3, #32
 8002ffe:	e003      	b.n	8003008 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003000:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003002:	fab3 f383 	clz	r3, r3
 8003006:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003008:	429a      	cmp	r2, r3
 800300a:	d106      	bne.n	800301a <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2200      	movs	r2, #0
 8003012:	2103      	movs	r1, #3
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff fa1b 	bl	8002450 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4618      	mov	r0, r3
 8003020:	f7ff fb36 	bl	8002690 <LL_ADC_IsEnabled>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	f040 8140 	bne.w	80032ac <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6818      	ldr	r0, [r3, #0]
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	6819      	ldr	r1, [r3, #0]
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	461a      	mov	r2, r3
 800303a:	f7ff fa8f 	bl	800255c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	4a8f      	ldr	r2, [pc, #572]	@ (8003280 <HAL_ADC_ConfigChannel+0x67c>)
 8003044:	4293      	cmp	r3, r2
 8003046:	f040 8131 	bne.w	80032ac <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003056:	2b00      	cmp	r3, #0
 8003058:	d10b      	bne.n	8003072 <HAL_ADC_ConfigChannel+0x46e>
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	0e9b      	lsrs	r3, r3, #26
 8003060:	3301      	adds	r3, #1
 8003062:	f003 031f 	and.w	r3, r3, #31
 8003066:	2b09      	cmp	r3, #9
 8003068:	bf94      	ite	ls
 800306a:	2301      	movls	r3, #1
 800306c:	2300      	movhi	r3, #0
 800306e:	b2db      	uxtb	r3, r3
 8003070:	e019      	b.n	80030a6 <HAL_ADC_ConfigChannel+0x4a2>
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003078:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800307a:	fa93 f3a3 	rbit	r3, r3
 800307e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003080:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003082:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003084:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800308a:	2320      	movs	r3, #32
 800308c:	e003      	b.n	8003096 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800308e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003090:	fab3 f383 	clz	r3, r3
 8003094:	b2db      	uxtb	r3, r3
 8003096:	3301      	adds	r3, #1
 8003098:	f003 031f 	and.w	r3, r3, #31
 800309c:	2b09      	cmp	r3, #9
 800309e:	bf94      	ite	ls
 80030a0:	2301      	movls	r3, #1
 80030a2:	2300      	movhi	r3, #0
 80030a4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d079      	beq.n	800319e <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d107      	bne.n	80030c6 <HAL_ADC_ConfigChannel+0x4c2>
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	0e9b      	lsrs	r3, r3, #26
 80030bc:	3301      	adds	r3, #1
 80030be:	069b      	lsls	r3, r3, #26
 80030c0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030c4:	e015      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x4ee>
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030ce:	fa93 f3a3 	rbit	r3, r3
 80030d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80030d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80030d6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80030d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80030de:	2320      	movs	r3, #32
 80030e0:	e003      	b.n	80030ea <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80030e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030e4:	fab3 f383 	clz	r3, r3
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	3301      	adds	r3, #1
 80030ec:	069b      	lsls	r3, r3, #26
 80030ee:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d109      	bne.n	8003112 <HAL_ADC_ConfigChannel+0x50e>
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	0e9b      	lsrs	r3, r3, #26
 8003104:	3301      	adds	r3, #1
 8003106:	f003 031f 	and.w	r3, r3, #31
 800310a:	2101      	movs	r1, #1
 800310c:	fa01 f303 	lsl.w	r3, r1, r3
 8003110:	e017      	b.n	8003142 <HAL_ADC_ConfigChannel+0x53e>
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003118:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800311a:	fa93 f3a3 	rbit	r3, r3
 800311e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003120:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003122:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003124:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003126:	2b00      	cmp	r3, #0
 8003128:	d101      	bne.n	800312e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800312a:	2320      	movs	r3, #32
 800312c:	e003      	b.n	8003136 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800312e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003130:	fab3 f383 	clz	r3, r3
 8003134:	b2db      	uxtb	r3, r3
 8003136:	3301      	adds	r3, #1
 8003138:	f003 031f 	and.w	r3, r3, #31
 800313c:	2101      	movs	r1, #1
 800313e:	fa01 f303 	lsl.w	r3, r1, r3
 8003142:	ea42 0103 	orr.w	r1, r2, r3
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10a      	bne.n	8003168 <HAL_ADC_ConfigChannel+0x564>
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	0e9b      	lsrs	r3, r3, #26
 8003158:	3301      	adds	r3, #1
 800315a:	f003 021f 	and.w	r2, r3, #31
 800315e:	4613      	mov	r3, r2
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	4413      	add	r3, r2
 8003164:	051b      	lsls	r3, r3, #20
 8003166:	e018      	b.n	800319a <HAL_ADC_ConfigChannel+0x596>
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800316e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003170:	fa93 f3a3 	rbit	r3, r3
 8003174:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003178:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800317a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003180:	2320      	movs	r3, #32
 8003182:	e003      	b.n	800318c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003186:	fab3 f383 	clz	r3, r3
 800318a:	b2db      	uxtb	r3, r3
 800318c:	3301      	adds	r3, #1
 800318e:	f003 021f 	and.w	r2, r3, #31
 8003192:	4613      	mov	r3, r2
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	4413      	add	r3, r2
 8003198:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800319a:	430b      	orrs	r3, r1
 800319c:	e081      	b.n	80032a2 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d107      	bne.n	80031ba <HAL_ADC_ConfigChannel+0x5b6>
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	0e9b      	lsrs	r3, r3, #26
 80031b0:	3301      	adds	r3, #1
 80031b2:	069b      	lsls	r3, r3, #26
 80031b4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031b8:	e015      	b.n	80031e6 <HAL_ADC_ConfigChannel+0x5e2>
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031c2:	fa93 f3a3 	rbit	r3, r3
 80031c6:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80031c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80031cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80031d2:	2320      	movs	r3, #32
 80031d4:	e003      	b.n	80031de <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80031d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031d8:	fab3 f383 	clz	r3, r3
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	3301      	adds	r3, #1
 80031e0:	069b      	lsls	r3, r3, #26
 80031e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d109      	bne.n	8003206 <HAL_ADC_ConfigChannel+0x602>
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	0e9b      	lsrs	r3, r3, #26
 80031f8:	3301      	adds	r3, #1
 80031fa:	f003 031f 	and.w	r3, r3, #31
 80031fe:	2101      	movs	r1, #1
 8003200:	fa01 f303 	lsl.w	r3, r1, r3
 8003204:	e017      	b.n	8003236 <HAL_ADC_ConfigChannel+0x632>
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	fa93 f3a3 	rbit	r3, r3
 8003212:	61bb      	str	r3, [r7, #24]
  return result;
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003218:	6a3b      	ldr	r3, [r7, #32]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d101      	bne.n	8003222 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800321e:	2320      	movs	r3, #32
 8003220:	e003      	b.n	800322a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8003222:	6a3b      	ldr	r3, [r7, #32]
 8003224:	fab3 f383 	clz	r3, r3
 8003228:	b2db      	uxtb	r3, r3
 800322a:	3301      	adds	r3, #1
 800322c:	f003 031f 	and.w	r3, r3, #31
 8003230:	2101      	movs	r1, #1
 8003232:	fa01 f303 	lsl.w	r3, r1, r3
 8003236:	ea42 0103 	orr.w	r1, r2, r3
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10d      	bne.n	8003262 <HAL_ADC_ConfigChannel+0x65e>
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	0e9b      	lsrs	r3, r3, #26
 800324c:	3301      	adds	r3, #1
 800324e:	f003 021f 	and.w	r2, r3, #31
 8003252:	4613      	mov	r3, r2
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	4413      	add	r3, r2
 8003258:	3b1e      	subs	r3, #30
 800325a:	051b      	lsls	r3, r3, #20
 800325c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003260:	e01e      	b.n	80032a0 <HAL_ADC_ConfigChannel+0x69c>
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	fa93 f3a3 	rbit	r3, r3
 800326e:	60fb      	str	r3, [r7, #12]
  return result;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d104      	bne.n	8003284 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800327a:	2320      	movs	r3, #32
 800327c:	e006      	b.n	800328c <HAL_ADC_ConfigChannel+0x688>
 800327e:	bf00      	nop
 8003280:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	fab3 f383 	clz	r3, r3
 800328a:	b2db      	uxtb	r3, r3
 800328c:	3301      	adds	r3, #1
 800328e:	f003 021f 	and.w	r2, r3, #31
 8003292:	4613      	mov	r3, r2
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	4413      	add	r3, r2
 8003298:	3b1e      	subs	r3, #30
 800329a:	051b      	lsls	r3, r3, #20
 800329c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032a0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032a6:	4619      	mov	r1, r3
 80032a8:	f7ff f92c 	bl	8002504 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	4b3d      	ldr	r3, [pc, #244]	@ (80033a8 <HAL_ADC_ConfigChannel+0x7a4>)
 80032b2:	4013      	ands	r3, r2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d06c      	beq.n	8003392 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80032b8:	483c      	ldr	r0, [pc, #240]	@ (80033ac <HAL_ADC_ConfigChannel+0x7a8>)
 80032ba:	f7ff f881 	bl	80023c0 <LL_ADC_GetCommonPathInternalCh>
 80032be:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a3a      	ldr	r2, [pc, #232]	@ (80033b0 <HAL_ADC_ConfigChannel+0x7ac>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d127      	bne.n	800331c <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80032cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d121      	bne.n	800331c <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a35      	ldr	r2, [pc, #212]	@ (80033b4 <HAL_ADC_ConfigChannel+0x7b0>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d157      	bne.n	8003392 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80032ea:	4619      	mov	r1, r3
 80032ec:	482f      	ldr	r0, [pc, #188]	@ (80033ac <HAL_ADC_ConfigChannel+0x7a8>)
 80032ee:	f7ff f854 	bl	800239a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80032f2:	4b31      	ldr	r3, [pc, #196]	@ (80033b8 <HAL_ADC_ConfigChannel+0x7b4>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	099b      	lsrs	r3, r3, #6
 80032f8:	4a30      	ldr	r2, [pc, #192]	@ (80033bc <HAL_ADC_ConfigChannel+0x7b8>)
 80032fa:	fba2 2303 	umull	r2, r3, r2, r3
 80032fe:	099b      	lsrs	r3, r3, #6
 8003300:	1c5a      	adds	r2, r3, #1
 8003302:	4613      	mov	r3, r2
 8003304:	005b      	lsls	r3, r3, #1
 8003306:	4413      	add	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800330c:	e002      	b.n	8003314 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	3b01      	subs	r3, #1
 8003312:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1f9      	bne.n	800330e <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800331a:	e03a      	b.n	8003392 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a27      	ldr	r2, [pc, #156]	@ (80033c0 <HAL_ADC_ConfigChannel+0x7bc>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d113      	bne.n	800334e <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003326:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800332a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d10d      	bne.n	800334e <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a1f      	ldr	r2, [pc, #124]	@ (80033b4 <HAL_ADC_ConfigChannel+0x7b0>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d12a      	bne.n	8003392 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800333c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003340:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003344:	4619      	mov	r1, r3
 8003346:	4819      	ldr	r0, [pc, #100]	@ (80033ac <HAL_ADC_ConfigChannel+0x7a8>)
 8003348:	f7ff f827 	bl	800239a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800334c:	e021      	b.n	8003392 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a1c      	ldr	r2, [pc, #112]	@ (80033c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d11c      	bne.n	8003392 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003358:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800335c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d116      	bne.n	8003392 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a12      	ldr	r2, [pc, #72]	@ (80033b4 <HAL_ADC_ConfigChannel+0x7b0>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d111      	bne.n	8003392 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800336e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003372:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003376:	4619      	mov	r1, r3
 8003378:	480c      	ldr	r0, [pc, #48]	@ (80033ac <HAL_ADC_ConfigChannel+0x7a8>)
 800337a:	f7ff f80e 	bl	800239a <LL_ADC_SetCommonPathInternalCh>
 800337e:	e008      	b.n	8003392 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003384:	f043 0220 	orr.w	r2, r3, #32
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2200      	movs	r2, #0
 8003396:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800339a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800339e:	4618      	mov	r0, r3
 80033a0:	37d8      	adds	r7, #216	@ 0xd8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	80080000 	.word	0x80080000
 80033ac:	50040300 	.word	0x50040300
 80033b0:	c7520000 	.word	0xc7520000
 80033b4:	50040000 	.word	0x50040000
 80033b8:	20000010 	.word	0x20000010
 80033bc:	053e2d63 	.word	0x053e2d63
 80033c0:	cb840000 	.word	0xcb840000
 80033c4:	80000001 	.word	0x80000001

080033c8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b088      	sub	sp, #32
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80033d2:	2300      	movs	r3, #0
 80033d4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4618      	mov	r0, r3
 80033e0:	f7ff f9a4 	bl	800272c <LL_ADC_REG_IsConversionOngoing>
 80033e4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7ff f9c5 	bl	800277a <LL_ADC_INJ_IsConversionOngoing>
 80033f0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d103      	bne.n	8003400 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	f000 8098 	beq.w	8003530 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d02a      	beq.n	8003464 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	7e5b      	ldrb	r3, [r3, #25]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d126      	bne.n	8003464 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	7e1b      	ldrb	r3, [r3, #24]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d122      	bne.n	8003464 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800341e:	2301      	movs	r3, #1
 8003420:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003422:	e014      	b.n	800344e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	4a45      	ldr	r2, [pc, #276]	@ (800353c <ADC_ConversionStop+0x174>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d90d      	bls.n	8003448 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003430:	f043 0210 	orr.w	r2, r3, #16
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800343c:	f043 0201 	orr.w	r2, r3, #1
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e074      	b.n	8003532 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	3301      	adds	r3, #1
 800344c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003458:	2b40      	cmp	r3, #64	@ 0x40
 800345a:	d1e3      	bne.n	8003424 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2240      	movs	r2, #64	@ 0x40
 8003462:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	2b02      	cmp	r3, #2
 8003468:	d014      	beq.n	8003494 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4618      	mov	r0, r3
 8003470:	f7ff f95c 	bl	800272c <LL_ADC_REG_IsConversionOngoing>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d00c      	beq.n	8003494 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4618      	mov	r0, r3
 8003480:	f7ff f919 	bl	80026b6 <LL_ADC_IsDisableOngoing>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d104      	bne.n	8003494 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff f938 	bl	8002704 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d014      	beq.n	80034c4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4618      	mov	r0, r3
 80034a0:	f7ff f96b 	bl	800277a <LL_ADC_INJ_IsConversionOngoing>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00c      	beq.n	80034c4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7ff f901 	bl	80026b6 <LL_ADC_IsDisableOngoing>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d104      	bne.n	80034c4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4618      	mov	r0, r3
 80034c0:	f7ff f947 	bl	8002752 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d005      	beq.n	80034d6 <ADC_ConversionStop+0x10e>
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	2b03      	cmp	r3, #3
 80034ce:	d105      	bne.n	80034dc <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80034d0:	230c      	movs	r3, #12
 80034d2:	617b      	str	r3, [r7, #20]
        break;
 80034d4:	e005      	b.n	80034e2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80034d6:	2308      	movs	r3, #8
 80034d8:	617b      	str	r3, [r7, #20]
        break;
 80034da:	e002      	b.n	80034e2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80034dc:	2304      	movs	r3, #4
 80034de:	617b      	str	r3, [r7, #20]
        break;
 80034e0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80034e2:	f7fe ff17 	bl	8002314 <HAL_GetTick>
 80034e6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80034e8:	e01b      	b.n	8003522 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80034ea:	f7fe ff13 	bl	8002314 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	2b05      	cmp	r3, #5
 80034f6:	d914      	bls.n	8003522 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	689a      	ldr	r2, [r3, #8]
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	4013      	ands	r3, r2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00d      	beq.n	8003522 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350a:	f043 0210 	orr.w	r2, r3, #16
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003516:	f043 0201 	orr.w	r2, r3, #1
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e007      	b.n	8003532 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	689a      	ldr	r2, [r3, #8]
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	4013      	ands	r3, r2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1dc      	bne.n	80034ea <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3720      	adds	r7, #32
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	a33fffff 	.word	0xa33fffff

08003540 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003548:	2300      	movs	r3, #0
 800354a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff f89d 	bl	8002690 <LL_ADC_IsEnabled>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d169      	bne.n	8003630 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689a      	ldr	r2, [r3, #8]
 8003562:	4b36      	ldr	r3, [pc, #216]	@ (800363c <ADC_Enable+0xfc>)
 8003564:	4013      	ands	r3, r2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00d      	beq.n	8003586 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800356e:	f043 0210 	orr.w	r2, r3, #16
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800357a:	f043 0201 	orr.w	r2, r3, #1
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e055      	b.n	8003632 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4618      	mov	r0, r3
 800358c:	f7ff f858 	bl	8002640 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003590:	482b      	ldr	r0, [pc, #172]	@ (8003640 <ADC_Enable+0x100>)
 8003592:	f7fe ff15 	bl	80023c0 <LL_ADC_GetCommonPathInternalCh>
 8003596:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003598:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800359c:	2b00      	cmp	r3, #0
 800359e:	d013      	beq.n	80035c8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80035a0:	4b28      	ldr	r3, [pc, #160]	@ (8003644 <ADC_Enable+0x104>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	099b      	lsrs	r3, r3, #6
 80035a6:	4a28      	ldr	r2, [pc, #160]	@ (8003648 <ADC_Enable+0x108>)
 80035a8:	fba2 2303 	umull	r2, r3, r2, r3
 80035ac:	099b      	lsrs	r3, r3, #6
 80035ae:	1c5a      	adds	r2, r3, #1
 80035b0:	4613      	mov	r3, r2
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	4413      	add	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035ba:	e002      	b.n	80035c2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	3b01      	subs	r3, #1
 80035c0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1f9      	bne.n	80035bc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80035c8:	f7fe fea4 	bl	8002314 <HAL_GetTick>
 80035cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035ce:	e028      	b.n	8003622 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7ff f85b 	bl	8002690 <LL_ADC_IsEnabled>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d104      	bne.n	80035ea <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7ff f82b 	bl	8002640 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035ea:	f7fe fe93 	bl	8002314 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d914      	bls.n	8003622 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	2b01      	cmp	r3, #1
 8003604:	d00d      	beq.n	8003622 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800360a:	f043 0210 	orr.w	r2, r3, #16
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003616:	f043 0201 	orr.w	r2, r3, #1
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e007      	b.n	8003632 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b01      	cmp	r3, #1
 800362e:	d1cf      	bne.n	80035d0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	8000003f 	.word	0x8000003f
 8003640:	50040300 	.word	0x50040300
 8003644:	20000010 	.word	0x20000010
 8003648:	053e2d63 	.word	0x053e2d63

0800364c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4618      	mov	r0, r3
 800365a:	f7ff f82c 	bl	80026b6 <LL_ADC_IsDisableOngoing>
 800365e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff f813 	bl	8002690 <LL_ADC_IsEnabled>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d047      	beq.n	8003700 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d144      	bne.n	8003700 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f003 030d 	and.w	r3, r3, #13
 8003680:	2b01      	cmp	r3, #1
 8003682:	d10c      	bne.n	800369e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4618      	mov	r0, r3
 800368a:	f7fe ffed 	bl	8002668 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	2203      	movs	r2, #3
 8003694:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003696:	f7fe fe3d 	bl	8002314 <HAL_GetTick>
 800369a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800369c:	e029      	b.n	80036f2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036a2:	f043 0210 	orr.w	r2, r3, #16
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ae:	f043 0201 	orr.w	r2, r3, #1
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e023      	b.n	8003702 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80036ba:	f7fe fe2b 	bl	8002314 <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d914      	bls.n	80036f2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00d      	beq.n	80036f2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036da:	f043 0210 	orr.w	r2, r3, #16
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e6:	f043 0201 	orr.w	r2, r3, #1
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e007      	b.n	8003702 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f003 0301 	and.w	r3, r3, #1
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1dc      	bne.n	80036ba <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800370a:	b580      	push	{r7, lr}
 800370c:	b084      	sub	sp, #16
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003716:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800371c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003720:	2b00      	cmp	r3, #0
 8003722:	d14b      	bne.n	80037bc <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003728:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0308 	and.w	r3, r3, #8
 800373a:	2b00      	cmp	r3, #0
 800373c:	d021      	beq.n	8003782 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4618      	mov	r0, r3
 8003744:	f7fe fe9f 	bl	8002486 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d032      	beq.n	80037b4 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d12b      	bne.n	80037b4 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003760:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800376c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d11f      	bne.n	80037b4 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003778:	f043 0201 	orr.w	r2, r3, #1
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003780:	e018      	b.n	80037b4 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d111      	bne.n	80037b4 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003794:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d105      	bne.n	80037b4 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ac:	f043 0201 	orr.w	r2, r3, #1
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80037b4:	68f8      	ldr	r0, [r7, #12]
 80037b6:	f7fe f9ed 	bl	8001b94 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80037ba:	e00e      	b.n	80037da <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037c0:	f003 0310 	and.w	r3, r3, #16
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d003      	beq.n	80037d0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f7ff fa10 	bl	8002bee <HAL_ADC_ErrorCallback>
}
 80037ce:	e004      	b.n	80037da <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	4798      	blx	r3
}
 80037da:	bf00      	nop
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b084      	sub	sp, #16
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ee:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f7fe f93d 	bl	8001a70 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80037f6:	bf00      	nop
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b084      	sub	sp, #16
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800380a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003810:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800381c:	f043 0204 	orr.w	r2, r3, #4
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f7ff f9e2 	bl	8002bee <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800382a:	bf00      	nop
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <LL_ADC_StartCalibration>:
{
 8003832:	b480      	push	{r7}
 8003834:	b083      	sub	sp, #12
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
 800383a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003844:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003848:	683a      	ldr	r2, [r7, #0]
 800384a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800384e:	4313      	orrs	r3, r2
 8003850:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	609a      	str	r2, [r3, #8]
}
 8003858:	bf00      	nop
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr

08003864 <LL_ADC_IsCalibrationOnGoing>:
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003874:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003878:	d101      	bne.n	800387e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800387a:	2301      	movs	r3, #1
 800387c:	e000      	b.n	8003880 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003896:	2300      	movs	r3, #0
 8003898:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d101      	bne.n	80038a8 <HAL_ADCEx_Calibration_Start+0x1c>
 80038a4:	2302      	movs	r3, #2
 80038a6:	e04d      	b.n	8003944 <HAL_ADCEx_Calibration_Start+0xb8>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f7ff fecb 	bl	800364c <ADC_Disable>
 80038b6:	4603      	mov	r3, r0
 80038b8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80038ba:	7bfb      	ldrb	r3, [r7, #15]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d136      	bne.n	800392e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80038c8:	f023 0302 	bic.w	r3, r3, #2
 80038cc:	f043 0202 	orr.w	r2, r3, #2
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6839      	ldr	r1, [r7, #0]
 80038da:	4618      	mov	r0, r3
 80038dc:	f7ff ffa9 	bl	8003832 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80038e0:	e014      	b.n	800390c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	3301      	adds	r3, #1
 80038e6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 80038ee:	d30d      	bcc.n	800390c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038f4:	f023 0312 	bic.w	r3, r3, #18
 80038f8:	f043 0210 	orr.w	r2, r3, #16
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e01b      	b.n	8003944 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4618      	mov	r0, r3
 8003912:	f7ff ffa7 	bl	8003864 <LL_ADC_IsCalibrationOnGoing>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1e2      	bne.n	80038e2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003920:	f023 0303 	bic.w	r3, r3, #3
 8003924:	f043 0201 	orr.w	r2, r3, #1
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	655a      	str	r2, [r3, #84]	@ 0x54
 800392c:	e005      	b.n	800393a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003932:	f043 0210 	orr.w	r2, r3, #16
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003942:	7bfb      	ldrb	r3, [r7, #15]
}
 8003944:	4618      	mov	r0, r3
 8003946:	3710      	adds	r7, #16
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800394c:	b480      	push	{r7}
 800394e:	b085      	sub	sp, #20
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f003 0307 	and.w	r3, r3, #7
 800395a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800395c:	4b0c      	ldr	r3, [pc, #48]	@ (8003990 <__NVIC_SetPriorityGrouping+0x44>)
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003962:	68ba      	ldr	r2, [r7, #8]
 8003964:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003968:	4013      	ands	r3, r2
 800396a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003974:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003978:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800397c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800397e:	4a04      	ldr	r2, [pc, #16]	@ (8003990 <__NVIC_SetPriorityGrouping+0x44>)
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	60d3      	str	r3, [r2, #12]
}
 8003984:	bf00      	nop
 8003986:	3714      	adds	r7, #20
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr
 8003990:	e000ed00 	.word	0xe000ed00

08003994 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003994:	b480      	push	{r7}
 8003996:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003998:	4b04      	ldr	r3, [pc, #16]	@ (80039ac <__NVIC_GetPriorityGrouping+0x18>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	0a1b      	lsrs	r3, r3, #8
 800399e:	f003 0307 	and.w	r3, r3, #7
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr
 80039ac:	e000ed00 	.word	0xe000ed00

080039b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	4603      	mov	r3, r0
 80039b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	db0b      	blt.n	80039da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039c2:	79fb      	ldrb	r3, [r7, #7]
 80039c4:	f003 021f 	and.w	r2, r3, #31
 80039c8:	4907      	ldr	r1, [pc, #28]	@ (80039e8 <__NVIC_EnableIRQ+0x38>)
 80039ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ce:	095b      	lsrs	r3, r3, #5
 80039d0:	2001      	movs	r0, #1
 80039d2:	fa00 f202 	lsl.w	r2, r0, r2
 80039d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80039da:	bf00      	nop
 80039dc:	370c      	adds	r7, #12
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	e000e100 	.word	0xe000e100

080039ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	4603      	mov	r3, r0
 80039f4:	6039      	str	r1, [r7, #0]
 80039f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	db0a      	blt.n	8003a16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	b2da      	uxtb	r2, r3
 8003a04:	490c      	ldr	r1, [pc, #48]	@ (8003a38 <__NVIC_SetPriority+0x4c>)
 8003a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a0a:	0112      	lsls	r2, r2, #4
 8003a0c:	b2d2      	uxtb	r2, r2
 8003a0e:	440b      	add	r3, r1
 8003a10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a14:	e00a      	b.n	8003a2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	b2da      	uxtb	r2, r3
 8003a1a:	4908      	ldr	r1, [pc, #32]	@ (8003a3c <__NVIC_SetPriority+0x50>)
 8003a1c:	79fb      	ldrb	r3, [r7, #7]
 8003a1e:	f003 030f 	and.w	r3, r3, #15
 8003a22:	3b04      	subs	r3, #4
 8003a24:	0112      	lsls	r2, r2, #4
 8003a26:	b2d2      	uxtb	r2, r2
 8003a28:	440b      	add	r3, r1
 8003a2a:	761a      	strb	r2, [r3, #24]
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr
 8003a38:	e000e100 	.word	0xe000e100
 8003a3c:	e000ed00 	.word	0xe000ed00

08003a40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b089      	sub	sp, #36	@ 0x24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f003 0307 	and.w	r3, r3, #7
 8003a52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	f1c3 0307 	rsb	r3, r3, #7
 8003a5a:	2b04      	cmp	r3, #4
 8003a5c:	bf28      	it	cs
 8003a5e:	2304      	movcs	r3, #4
 8003a60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	3304      	adds	r3, #4
 8003a66:	2b06      	cmp	r3, #6
 8003a68:	d902      	bls.n	8003a70 <NVIC_EncodePriority+0x30>
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	3b03      	subs	r3, #3
 8003a6e:	e000      	b.n	8003a72 <NVIC_EncodePriority+0x32>
 8003a70:	2300      	movs	r3, #0
 8003a72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a74:	f04f 32ff 	mov.w	r2, #4294967295
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7e:	43da      	mvns	r2, r3
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	401a      	ands	r2, r3
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a88:	f04f 31ff 	mov.w	r1, #4294967295
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a92:	43d9      	mvns	r1, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a98:	4313      	orrs	r3, r2
         );
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3724      	adds	r7, #36	@ 0x24
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
	...

08003aa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ab8:	d301      	bcc.n	8003abe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003aba:	2301      	movs	r3, #1
 8003abc:	e00f      	b.n	8003ade <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003abe:	4a0a      	ldr	r2, [pc, #40]	@ (8003ae8 <SysTick_Config+0x40>)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ac6:	210f      	movs	r1, #15
 8003ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8003acc:	f7ff ff8e 	bl	80039ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ad0:	4b05      	ldr	r3, [pc, #20]	@ (8003ae8 <SysTick_Config+0x40>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ad6:	4b04      	ldr	r3, [pc, #16]	@ (8003ae8 <SysTick_Config+0x40>)
 8003ad8:	2207      	movs	r2, #7
 8003ada:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	e000e010 	.word	0xe000e010

08003aec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f7ff ff29 	bl	800394c <__NVIC_SetPriorityGrouping>
}
 8003afa:	bf00      	nop
 8003afc:	3708      	adds	r7, #8
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}

08003b02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b02:	b580      	push	{r7, lr}
 8003b04:	b086      	sub	sp, #24
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	4603      	mov	r3, r0
 8003b0a:	60b9      	str	r1, [r7, #8]
 8003b0c:	607a      	str	r2, [r7, #4]
 8003b0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003b10:	2300      	movs	r3, #0
 8003b12:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b14:	f7ff ff3e 	bl	8003994 <__NVIC_GetPriorityGrouping>
 8003b18:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	68b9      	ldr	r1, [r7, #8]
 8003b1e:	6978      	ldr	r0, [r7, #20]
 8003b20:	f7ff ff8e 	bl	8003a40 <NVIC_EncodePriority>
 8003b24:	4602      	mov	r2, r0
 8003b26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b2a:	4611      	mov	r1, r2
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7ff ff5d 	bl	80039ec <__NVIC_SetPriority>
}
 8003b32:	bf00      	nop
 8003b34:	3718      	adds	r7, #24
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}

08003b3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b3a:	b580      	push	{r7, lr}
 8003b3c:	b082      	sub	sp, #8
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	4603      	mov	r3, r0
 8003b42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7ff ff31 	bl	80039b0 <__NVIC_EnableIRQ>
}
 8003b4e:	bf00      	nop
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b082      	sub	sp, #8
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f7ff ffa2 	bl	8003aa8 <SysTick_Config>
 8003b64:	4603      	mov	r3, r0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3708      	adds	r7, #8
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
	...

08003b70 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b085      	sub	sp, #20
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e098      	b.n	8003cb4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	461a      	mov	r2, r3
 8003b88:	4b4d      	ldr	r3, [pc, #308]	@ (8003cc0 <HAL_DMA_Init+0x150>)
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d80f      	bhi.n	8003bae <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	461a      	mov	r2, r3
 8003b94:	4b4b      	ldr	r3, [pc, #300]	@ (8003cc4 <HAL_DMA_Init+0x154>)
 8003b96:	4413      	add	r3, r2
 8003b98:	4a4b      	ldr	r2, [pc, #300]	@ (8003cc8 <HAL_DMA_Init+0x158>)
 8003b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9e:	091b      	lsrs	r3, r3, #4
 8003ba0:	009a      	lsls	r2, r3, #2
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a48      	ldr	r2, [pc, #288]	@ (8003ccc <HAL_DMA_Init+0x15c>)
 8003baa:	641a      	str	r2, [r3, #64]	@ 0x40
 8003bac:	e00e      	b.n	8003bcc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	4b46      	ldr	r3, [pc, #280]	@ (8003cd0 <HAL_DMA_Init+0x160>)
 8003bb6:	4413      	add	r3, r2
 8003bb8:	4a43      	ldr	r2, [pc, #268]	@ (8003cc8 <HAL_DMA_Init+0x158>)
 8003bba:	fba2 2303 	umull	r2, r3, r2, r3
 8003bbe:	091b      	lsrs	r3, r3, #4
 8003bc0:	009a      	lsls	r2, r3, #2
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a42      	ldr	r2, [pc, #264]	@ (8003cd4 <HAL_DMA_Init+0x164>)
 8003bca:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2202      	movs	r2, #2
 8003bd0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003be2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003be6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003bf0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	691b      	ldr	r3, [r3, #16]
 8003bf6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	699b      	ldr	r3, [r3, #24]
 8003c02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c10:	68fa      	ldr	r2, [r7, #12]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c26:	d039      	beq.n	8003c9c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2c:	4a27      	ldr	r2, [pc, #156]	@ (8003ccc <HAL_DMA_Init+0x15c>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d11a      	bne.n	8003c68 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003c32:	4b29      	ldr	r3, [pc, #164]	@ (8003cd8 <HAL_DMA_Init+0x168>)
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c3a:	f003 031c 	and.w	r3, r3, #28
 8003c3e:	210f      	movs	r1, #15
 8003c40:	fa01 f303 	lsl.w	r3, r1, r3
 8003c44:	43db      	mvns	r3, r3
 8003c46:	4924      	ldr	r1, [pc, #144]	@ (8003cd8 <HAL_DMA_Init+0x168>)
 8003c48:	4013      	ands	r3, r2
 8003c4a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003c4c:	4b22      	ldr	r3, [pc, #136]	@ (8003cd8 <HAL_DMA_Init+0x168>)
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6859      	ldr	r1, [r3, #4]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c58:	f003 031c 	and.w	r3, r3, #28
 8003c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c60:	491d      	ldr	r1, [pc, #116]	@ (8003cd8 <HAL_DMA_Init+0x168>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	600b      	str	r3, [r1, #0]
 8003c66:	e019      	b.n	8003c9c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003c68:	4b1c      	ldr	r3, [pc, #112]	@ (8003cdc <HAL_DMA_Init+0x16c>)
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c70:	f003 031c 	and.w	r3, r3, #28
 8003c74:	210f      	movs	r1, #15
 8003c76:	fa01 f303 	lsl.w	r3, r1, r3
 8003c7a:	43db      	mvns	r3, r3
 8003c7c:	4917      	ldr	r1, [pc, #92]	@ (8003cdc <HAL_DMA_Init+0x16c>)
 8003c7e:	4013      	ands	r3, r2
 8003c80:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003c82:	4b16      	ldr	r3, [pc, #88]	@ (8003cdc <HAL_DMA_Init+0x16c>)
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6859      	ldr	r1, [r3, #4]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c8e:	f003 031c 	and.w	r3, r3, #28
 8003c92:	fa01 f303 	lsl.w	r3, r1, r3
 8003c96:	4911      	ldr	r1, [pc, #68]	@ (8003cdc <HAL_DMA_Init+0x16c>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003cb2:	2300      	movs	r3, #0
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3714      	adds	r7, #20
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr
 8003cc0:	40020407 	.word	0x40020407
 8003cc4:	bffdfff8 	.word	0xbffdfff8
 8003cc8:	cccccccd 	.word	0xcccccccd
 8003ccc:	40020000 	.word	0x40020000
 8003cd0:	bffdfbf8 	.word	0xbffdfbf8
 8003cd4:	40020400 	.word	0x40020400
 8003cd8:	400200a8 	.word	0x400200a8
 8003cdc:	400204a8 	.word	0x400204a8

08003ce0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b086      	sub	sp, #24
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
 8003cec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d101      	bne.n	8003d00 <HAL_DMA_Start_IT+0x20>
 8003cfc:	2302      	movs	r3, #2
 8003cfe:	e04b      	b.n	8003d98 <HAL_DMA_Start_IT+0xb8>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d13a      	bne.n	8003d8a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2202      	movs	r2, #2
 8003d18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f022 0201 	bic.w	r2, r2, #1
 8003d30:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	68b9      	ldr	r1, [r7, #8]
 8003d38:	68f8      	ldr	r0, [r7, #12]
 8003d3a:	f000 f91e 	bl	8003f7a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d008      	beq.n	8003d58 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f042 020e 	orr.w	r2, r2, #14
 8003d54:	601a      	str	r2, [r3, #0]
 8003d56:	e00f      	b.n	8003d78 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f022 0204 	bic.w	r2, r2, #4
 8003d66:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f042 020a 	orr.w	r2, r2, #10
 8003d76:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f042 0201 	orr.w	r2, r2, #1
 8003d86:	601a      	str	r2, [r3, #0]
 8003d88:	e005      	b.n	8003d96 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003d92:	2302      	movs	r3, #2
 8003d94:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003d96:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3718      	adds	r7, #24
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b085      	sub	sp, #20
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003da8:	2300      	movs	r3, #0
 8003daa:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d008      	beq.n	8003dca <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2204      	movs	r2, #4
 8003dbc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e022      	b.n	8003e10 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f022 020e 	bic.w	r2, r2, #14
 8003dd8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f022 0201 	bic.w	r2, r2, #1
 8003de8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dee:	f003 021c 	and.w	r2, r3, #28
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df6:	2101      	movs	r1, #1
 8003df8:	fa01 f202 	lsl.w	r2, r1, r2
 8003dfc:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2201      	movs	r2, #1
 8003e02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003e0e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3714      	adds	r7, #20
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e38:	f003 031c 	and.w	r3, r3, #28
 8003e3c:	2204      	movs	r2, #4
 8003e3e:	409a      	lsls	r2, r3
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	4013      	ands	r3, r2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d026      	beq.n	8003e96 <HAL_DMA_IRQHandler+0x7a>
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	f003 0304 	and.w	r3, r3, #4
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d021      	beq.n	8003e96 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0320 	and.w	r3, r3, #32
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d107      	bne.n	8003e70 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f022 0204 	bic.w	r2, r2, #4
 8003e6e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e74:	f003 021c 	and.w	r2, r3, #28
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7c:	2104      	movs	r1, #4
 8003e7e:	fa01 f202 	lsl.w	r2, r1, r2
 8003e82:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d071      	beq.n	8003f70 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003e94:	e06c      	b.n	8003f70 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e9a:	f003 031c 	and.w	r3, r3, #28
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	409a      	lsls	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d02e      	beq.n	8003f08 <HAL_DMA_IRQHandler+0xec>
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	f003 0302 	and.w	r3, r3, #2
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d029      	beq.n	8003f08 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0320 	and.w	r3, r3, #32
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10b      	bne.n	8003eda <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f022 020a 	bic.w	r2, r2, #10
 8003ed0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ede:	f003 021c 	and.w	r2, r3, #28
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee6:	2102      	movs	r1, #2
 8003ee8:	fa01 f202 	lsl.w	r2, r1, r2
 8003eec:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d038      	beq.n	8003f70 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003f06:	e033      	b.n	8003f70 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0c:	f003 031c 	and.w	r3, r3, #28
 8003f10:	2208      	movs	r2, #8
 8003f12:	409a      	lsls	r2, r3
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	4013      	ands	r3, r2
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d02a      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x156>
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	f003 0308 	and.w	r3, r3, #8
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d025      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f022 020e 	bic.w	r2, r2, #14
 8003f34:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f3a:	f003 021c 	and.w	r2, r3, #28
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f42:	2101      	movs	r1, #1
 8003f44:	fa01 f202 	lsl.w	r2, r1, r2
 8003f48:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d004      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003f70:	bf00      	nop
 8003f72:	bf00      	nop
}
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b085      	sub	sp, #20
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	60f8      	str	r0, [r7, #12]
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	607a      	str	r2, [r7, #4]
 8003f86:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8c:	f003 021c 	and.w	r2, r3, #28
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f94:	2101      	movs	r1, #1
 8003f96:	fa01 f202 	lsl.w	r2, r1, r2
 8003f9a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	683a      	ldr	r2, [r7, #0]
 8003fa2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	2b10      	cmp	r3, #16
 8003faa:	d108      	bne.n	8003fbe <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68ba      	ldr	r2, [r7, #8]
 8003fba:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003fbc:	e007      	b.n	8003fce <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68ba      	ldr	r2, [r7, #8]
 8003fc4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	60da      	str	r2, [r3, #12]
}
 8003fce:	bf00      	nop
 8003fd0:	3714      	adds	r7, #20
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
	...

08003fdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b087      	sub	sp, #28
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fea:	e148      	b.n	800427e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	2101      	movs	r1, #1
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	f000 813a 	beq.w	8004278 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	f003 0303 	and.w	r3, r3, #3
 800400c:	2b01      	cmp	r3, #1
 800400e:	d005      	beq.n	800401c <HAL_GPIO_Init+0x40>
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f003 0303 	and.w	r3, r3, #3
 8004018:	2b02      	cmp	r3, #2
 800401a:	d130      	bne.n	800407e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	005b      	lsls	r3, r3, #1
 8004026:	2203      	movs	r2, #3
 8004028:	fa02 f303 	lsl.w	r3, r2, r3
 800402c:	43db      	mvns	r3, r3
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	4013      	ands	r3, r2
 8004032:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	68da      	ldr	r2, [r3, #12]
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	005b      	lsls	r3, r3, #1
 800403c:	fa02 f303 	lsl.w	r3, r2, r3
 8004040:	693a      	ldr	r2, [r7, #16]
 8004042:	4313      	orrs	r3, r2
 8004044:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	693a      	ldr	r2, [r7, #16]
 800404a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004052:	2201      	movs	r2, #1
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	fa02 f303 	lsl.w	r3, r2, r3
 800405a:	43db      	mvns	r3, r3
 800405c:	693a      	ldr	r2, [r7, #16]
 800405e:	4013      	ands	r3, r2
 8004060:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	091b      	lsrs	r3, r3, #4
 8004068:	f003 0201 	and.w	r2, r3, #1
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	fa02 f303 	lsl.w	r3, r2, r3
 8004072:	693a      	ldr	r2, [r7, #16]
 8004074:	4313      	orrs	r3, r2
 8004076:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f003 0303 	and.w	r3, r3, #3
 8004086:	2b03      	cmp	r3, #3
 8004088:	d017      	beq.n	80040ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	005b      	lsls	r3, r3, #1
 8004094:	2203      	movs	r2, #3
 8004096:	fa02 f303 	lsl.w	r3, r2, r3
 800409a:	43db      	mvns	r3, r3
 800409c:	693a      	ldr	r2, [r7, #16]
 800409e:	4013      	ands	r3, r2
 80040a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	689a      	ldr	r2, [r3, #8]
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	005b      	lsls	r3, r3, #1
 80040aa:	fa02 f303 	lsl.w	r3, r2, r3
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	693a      	ldr	r2, [r7, #16]
 80040b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f003 0303 	and.w	r3, r3, #3
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d123      	bne.n	800410e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	08da      	lsrs	r2, r3, #3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	3208      	adds	r2, #8
 80040ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	220f      	movs	r2, #15
 80040de:	fa02 f303 	lsl.w	r3, r2, r3
 80040e2:	43db      	mvns	r3, r3
 80040e4:	693a      	ldr	r2, [r7, #16]
 80040e6:	4013      	ands	r3, r2
 80040e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	691a      	ldr	r2, [r3, #16]
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	f003 0307 	and.w	r3, r3, #7
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	fa02 f303 	lsl.w	r3, r2, r3
 80040fa:	693a      	ldr	r2, [r7, #16]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	08da      	lsrs	r2, r3, #3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	3208      	adds	r2, #8
 8004108:	6939      	ldr	r1, [r7, #16]
 800410a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	005b      	lsls	r3, r3, #1
 8004118:	2203      	movs	r2, #3
 800411a:	fa02 f303 	lsl.w	r3, r2, r3
 800411e:	43db      	mvns	r3, r3
 8004120:	693a      	ldr	r2, [r7, #16]
 8004122:	4013      	ands	r3, r2
 8004124:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	f003 0203 	and.w	r2, r3, #3
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	005b      	lsls	r3, r3, #1
 8004132:	fa02 f303 	lsl.w	r3, r2, r3
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	4313      	orrs	r3, r2
 800413a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	693a      	ldr	r2, [r7, #16]
 8004140:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800414a:	2b00      	cmp	r3, #0
 800414c:	f000 8094 	beq.w	8004278 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004150:	4b52      	ldr	r3, [pc, #328]	@ (800429c <HAL_GPIO_Init+0x2c0>)
 8004152:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004154:	4a51      	ldr	r2, [pc, #324]	@ (800429c <HAL_GPIO_Init+0x2c0>)
 8004156:	f043 0301 	orr.w	r3, r3, #1
 800415a:	6613      	str	r3, [r2, #96]	@ 0x60
 800415c:	4b4f      	ldr	r3, [pc, #316]	@ (800429c <HAL_GPIO_Init+0x2c0>)
 800415e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	60bb      	str	r3, [r7, #8]
 8004166:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004168:	4a4d      	ldr	r2, [pc, #308]	@ (80042a0 <HAL_GPIO_Init+0x2c4>)
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	089b      	lsrs	r3, r3, #2
 800416e:	3302      	adds	r3, #2
 8004170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004174:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f003 0303 	and.w	r3, r3, #3
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	220f      	movs	r2, #15
 8004180:	fa02 f303 	lsl.w	r3, r2, r3
 8004184:	43db      	mvns	r3, r3
 8004186:	693a      	ldr	r2, [r7, #16]
 8004188:	4013      	ands	r3, r2
 800418a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004192:	d00d      	beq.n	80041b0 <HAL_GPIO_Init+0x1d4>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	4a43      	ldr	r2, [pc, #268]	@ (80042a4 <HAL_GPIO_Init+0x2c8>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d007      	beq.n	80041ac <HAL_GPIO_Init+0x1d0>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	4a42      	ldr	r2, [pc, #264]	@ (80042a8 <HAL_GPIO_Init+0x2cc>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d101      	bne.n	80041a8 <HAL_GPIO_Init+0x1cc>
 80041a4:	2302      	movs	r3, #2
 80041a6:	e004      	b.n	80041b2 <HAL_GPIO_Init+0x1d6>
 80041a8:	2307      	movs	r3, #7
 80041aa:	e002      	b.n	80041b2 <HAL_GPIO_Init+0x1d6>
 80041ac:	2301      	movs	r3, #1
 80041ae:	e000      	b.n	80041b2 <HAL_GPIO_Init+0x1d6>
 80041b0:	2300      	movs	r3, #0
 80041b2:	697a      	ldr	r2, [r7, #20]
 80041b4:	f002 0203 	and.w	r2, r2, #3
 80041b8:	0092      	lsls	r2, r2, #2
 80041ba:	4093      	lsls	r3, r2
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	4313      	orrs	r3, r2
 80041c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80041c2:	4937      	ldr	r1, [pc, #220]	@ (80042a0 <HAL_GPIO_Init+0x2c4>)
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	089b      	lsrs	r3, r3, #2
 80041c8:	3302      	adds	r3, #2
 80041ca:	693a      	ldr	r2, [r7, #16]
 80041cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80041d0:	4b36      	ldr	r3, [pc, #216]	@ (80042ac <HAL_GPIO_Init+0x2d0>)
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	43db      	mvns	r3, r3
 80041da:	693a      	ldr	r2, [r7, #16]
 80041dc:	4013      	ands	r3, r2
 80041de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d003      	beq.n	80041f4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80041f4:	4a2d      	ldr	r2, [pc, #180]	@ (80042ac <HAL_GPIO_Init+0x2d0>)
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80041fa:	4b2c      	ldr	r3, [pc, #176]	@ (80042ac <HAL_GPIO_Init+0x2d0>)
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	43db      	mvns	r3, r3
 8004204:	693a      	ldr	r2, [r7, #16]
 8004206:	4013      	ands	r3, r2
 8004208:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d003      	beq.n	800421e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	4313      	orrs	r3, r2
 800421c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800421e:	4a23      	ldr	r2, [pc, #140]	@ (80042ac <HAL_GPIO_Init+0x2d0>)
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004224:	4b21      	ldr	r3, [pc, #132]	@ (80042ac <HAL_GPIO_Init+0x2d0>)
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	43db      	mvns	r3, r3
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	4013      	ands	r3, r2
 8004232:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8004240:	693a      	ldr	r2, [r7, #16]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	4313      	orrs	r3, r2
 8004246:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004248:	4a18      	ldr	r2, [pc, #96]	@ (80042ac <HAL_GPIO_Init+0x2d0>)
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800424e:	4b17      	ldr	r3, [pc, #92]	@ (80042ac <HAL_GPIO_Init+0x2d0>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	43db      	mvns	r3, r3
 8004258:	693a      	ldr	r2, [r7, #16]
 800425a:	4013      	ands	r3, r2
 800425c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d003      	beq.n	8004272 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	4313      	orrs	r3, r2
 8004270:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004272:	4a0e      	ldr	r2, [pc, #56]	@ (80042ac <HAL_GPIO_Init+0x2d0>)
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	3301      	adds	r3, #1
 800427c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	fa22 f303 	lsr.w	r3, r2, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	f47f aeaf 	bne.w	8003fec <HAL_GPIO_Init+0x10>
  }
}
 800428e:	bf00      	nop
 8004290:	bf00      	nop
 8004292:	371c      	adds	r7, #28
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr
 800429c:	40021000 	.word	0x40021000
 80042a0:	40010000 	.word	0x40010000
 80042a4:	48000400 	.word	0x48000400
 80042a8:	48000800 	.word	0x48000800
 80042ac:	40010400 	.word	0x40010400

080042b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	460b      	mov	r3, r1
 80042ba:	807b      	strh	r3, [r7, #2]
 80042bc:	4613      	mov	r3, r2
 80042be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042c0:	787b      	ldrb	r3, [r7, #1]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d003      	beq.n	80042ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80042c6:	887a      	ldrh	r2, [r7, #2]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80042cc:	e002      	b.n	80042d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80042ce:	887a      	ldrh	r2, [r7, #2]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80042d4:	bf00      	nop
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	4603      	mov	r3, r0
 80042e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80042ea:	4b08      	ldr	r3, [pc, #32]	@ (800430c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042ec:	695a      	ldr	r2, [r3, #20]
 80042ee:	88fb      	ldrh	r3, [r7, #6]
 80042f0:	4013      	ands	r3, r2
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d006      	beq.n	8004304 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80042f6:	4a05      	ldr	r2, [pc, #20]	@ (800430c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042f8:	88fb      	ldrh	r3, [r7, #6]
 80042fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80042fc:	88fb      	ldrh	r3, [r7, #6]
 80042fe:	4618      	mov	r0, r3
 8004300:	f7fc ff52 	bl	80011a8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004304:	bf00      	nop
 8004306:	3708      	adds	r7, #8
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	40010400 	.word	0x40010400

08004310 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004310:	b480      	push	{r7}
 8004312:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004314:	4b04      	ldr	r3, [pc, #16]	@ (8004328 <HAL_PWREx_GetVoltageRange+0x18>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800431c:	4618      	mov	r0, r3
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop
 8004328:	40007000 	.word	0x40007000

0800432c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800433a:	d130      	bne.n	800439e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800433c:	4b23      	ldr	r3, [pc, #140]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004344:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004348:	d038      	beq.n	80043bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800434a:	4b20      	ldr	r3, [pc, #128]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004352:	4a1e      	ldr	r2, [pc, #120]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004354:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004358:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800435a:	4b1d      	ldr	r3, [pc, #116]	@ (80043d0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	2232      	movs	r2, #50	@ 0x32
 8004360:	fb02 f303 	mul.w	r3, r2, r3
 8004364:	4a1b      	ldr	r2, [pc, #108]	@ (80043d4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004366:	fba2 2303 	umull	r2, r3, r2, r3
 800436a:	0c9b      	lsrs	r3, r3, #18
 800436c:	3301      	adds	r3, #1
 800436e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004370:	e002      	b.n	8004378 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	3b01      	subs	r3, #1
 8004376:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004378:	4b14      	ldr	r3, [pc, #80]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004380:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004384:	d102      	bne.n	800438c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d1f2      	bne.n	8004372 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800438c:	4b0f      	ldr	r3, [pc, #60]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800438e:	695b      	ldr	r3, [r3, #20]
 8004390:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004394:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004398:	d110      	bne.n	80043bc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e00f      	b.n	80043be <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800439e:	4b0b      	ldr	r3, [pc, #44]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80043a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043aa:	d007      	beq.n	80043bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80043ac:	4b07      	ldr	r3, [pc, #28]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80043b4:	4a05      	ldr	r2, [pc, #20]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80043ba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3714      	adds	r7, #20
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	40007000 	.word	0x40007000
 80043d0:	20000010 	.word	0x20000010
 80043d4:	431bde83 	.word	0x431bde83

080043d8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b088      	sub	sp, #32
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d102      	bne.n	80043ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	f000 bc02 	b.w	8004bf0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043ec:	4b96      	ldr	r3, [pc, #600]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f003 030c 	and.w	r3, r3, #12
 80043f4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043f6:	4b94      	ldr	r3, [pc, #592]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	f003 0303 	and.w	r3, r3, #3
 80043fe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0310 	and.w	r3, r3, #16
 8004408:	2b00      	cmp	r3, #0
 800440a:	f000 80e4 	beq.w	80045d6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d007      	beq.n	8004424 <HAL_RCC_OscConfig+0x4c>
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	2b0c      	cmp	r3, #12
 8004418:	f040 808b 	bne.w	8004532 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	2b01      	cmp	r3, #1
 8004420:	f040 8087 	bne.w	8004532 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004424:	4b88      	ldr	r3, [pc, #544]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0302 	and.w	r3, r3, #2
 800442c:	2b00      	cmp	r3, #0
 800442e:	d005      	beq.n	800443c <HAL_RCC_OscConfig+0x64>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e3d9      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a1a      	ldr	r2, [r3, #32]
 8004440:	4b81      	ldr	r3, [pc, #516]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0308 	and.w	r3, r3, #8
 8004448:	2b00      	cmp	r3, #0
 800444a:	d004      	beq.n	8004456 <HAL_RCC_OscConfig+0x7e>
 800444c:	4b7e      	ldr	r3, [pc, #504]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004454:	e005      	b.n	8004462 <HAL_RCC_OscConfig+0x8a>
 8004456:	4b7c      	ldr	r3, [pc, #496]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004458:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800445c:	091b      	lsrs	r3, r3, #4
 800445e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004462:	4293      	cmp	r3, r2
 8004464:	d223      	bcs.n	80044ae <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	4618      	mov	r0, r3
 800446c:	f000 fd8c 	bl	8004f88 <RCC_SetFlashLatencyFromMSIRange>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d001      	beq.n	800447a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e3ba      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800447a:	4b73      	ldr	r3, [pc, #460]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a72      	ldr	r2, [pc, #456]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004480:	f043 0308 	orr.w	r3, r3, #8
 8004484:	6013      	str	r3, [r2, #0]
 8004486:	4b70      	ldr	r3, [pc, #448]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a1b      	ldr	r3, [r3, #32]
 8004492:	496d      	ldr	r1, [pc, #436]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004494:	4313      	orrs	r3, r2
 8004496:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004498:	4b6b      	ldr	r3, [pc, #428]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	69db      	ldr	r3, [r3, #28]
 80044a4:	021b      	lsls	r3, r3, #8
 80044a6:	4968      	ldr	r1, [pc, #416]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	604b      	str	r3, [r1, #4]
 80044ac:	e025      	b.n	80044fa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044ae:	4b66      	ldr	r3, [pc, #408]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a65      	ldr	r2, [pc, #404]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044b4:	f043 0308 	orr.w	r3, r3, #8
 80044b8:	6013      	str	r3, [r2, #0]
 80044ba:	4b63      	ldr	r3, [pc, #396]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	4960      	ldr	r1, [pc, #384]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044cc:	4b5e      	ldr	r3, [pc, #376]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	021b      	lsls	r3, r3, #8
 80044da:	495b      	ldr	r1, [pc, #364]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d109      	bne.n	80044fa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	4618      	mov	r0, r3
 80044ec:	f000 fd4c 	bl	8004f88 <RCC_SetFlashLatencyFromMSIRange>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d001      	beq.n	80044fa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e37a      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80044fa:	f000 fc81 	bl	8004e00 <HAL_RCC_GetSysClockFreq>
 80044fe:	4602      	mov	r2, r0
 8004500:	4b51      	ldr	r3, [pc, #324]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	091b      	lsrs	r3, r3, #4
 8004506:	f003 030f 	and.w	r3, r3, #15
 800450a:	4950      	ldr	r1, [pc, #320]	@ (800464c <HAL_RCC_OscConfig+0x274>)
 800450c:	5ccb      	ldrb	r3, [r1, r3]
 800450e:	f003 031f 	and.w	r3, r3, #31
 8004512:	fa22 f303 	lsr.w	r3, r2, r3
 8004516:	4a4e      	ldr	r2, [pc, #312]	@ (8004650 <HAL_RCC_OscConfig+0x278>)
 8004518:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800451a:	4b4e      	ldr	r3, [pc, #312]	@ (8004654 <HAL_RCC_OscConfig+0x27c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4618      	mov	r0, r3
 8004520:	f7fd fea8 	bl	8002274 <HAL_InitTick>
 8004524:	4603      	mov	r3, r0
 8004526:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004528:	7bfb      	ldrb	r3, [r7, #15]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d052      	beq.n	80045d4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800452e:	7bfb      	ldrb	r3, [r7, #15]
 8004530:	e35e      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d032      	beq.n	80045a0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800453a:	4b43      	ldr	r3, [pc, #268]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a42      	ldr	r2, [pc, #264]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004540:	f043 0301 	orr.w	r3, r3, #1
 8004544:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004546:	f7fd fee5 	bl	8002314 <HAL_GetTick>
 800454a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800454c:	e008      	b.n	8004560 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800454e:	f7fd fee1 	bl	8002314 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	2b02      	cmp	r3, #2
 800455a:	d901      	bls.n	8004560 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e347      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004560:	4b39      	ldr	r3, [pc, #228]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	2b00      	cmp	r3, #0
 800456a:	d0f0      	beq.n	800454e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800456c:	4b36      	ldr	r3, [pc, #216]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a35      	ldr	r2, [pc, #212]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004572:	f043 0308 	orr.w	r3, r3, #8
 8004576:	6013      	str	r3, [r2, #0]
 8004578:	4b33      	ldr	r3, [pc, #204]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a1b      	ldr	r3, [r3, #32]
 8004584:	4930      	ldr	r1, [pc, #192]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004586:	4313      	orrs	r3, r2
 8004588:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800458a:	4b2f      	ldr	r3, [pc, #188]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	69db      	ldr	r3, [r3, #28]
 8004596:	021b      	lsls	r3, r3, #8
 8004598:	492b      	ldr	r1, [pc, #172]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800459a:	4313      	orrs	r3, r2
 800459c:	604b      	str	r3, [r1, #4]
 800459e:	e01a      	b.n	80045d6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80045a0:	4b29      	ldr	r3, [pc, #164]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a28      	ldr	r2, [pc, #160]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80045a6:	f023 0301 	bic.w	r3, r3, #1
 80045aa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045ac:	f7fd feb2 	bl	8002314 <HAL_GetTick>
 80045b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045b2:	e008      	b.n	80045c6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045b4:	f7fd feae 	bl	8002314 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e314      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045c6:	4b20      	ldr	r3, [pc, #128]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1f0      	bne.n	80045b4 <HAL_RCC_OscConfig+0x1dc>
 80045d2:	e000      	b.n	80045d6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80045d4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d073      	beq.n	80046ca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	2b08      	cmp	r3, #8
 80045e6:	d005      	beq.n	80045f4 <HAL_RCC_OscConfig+0x21c>
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	2b0c      	cmp	r3, #12
 80045ec:	d10e      	bne.n	800460c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	2b03      	cmp	r3, #3
 80045f2:	d10b      	bne.n	800460c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f4:	4b14      	ldr	r3, [pc, #80]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d063      	beq.n	80046c8 <HAL_RCC_OscConfig+0x2f0>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d15f      	bne.n	80046c8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e2f1      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004614:	d106      	bne.n	8004624 <HAL_RCC_OscConfig+0x24c>
 8004616:	4b0c      	ldr	r3, [pc, #48]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a0b      	ldr	r2, [pc, #44]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800461c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004620:	6013      	str	r3, [r2, #0]
 8004622:	e025      	b.n	8004670 <HAL_RCC_OscConfig+0x298>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800462c:	d114      	bne.n	8004658 <HAL_RCC_OscConfig+0x280>
 800462e:	4b06      	ldr	r3, [pc, #24]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a05      	ldr	r2, [pc, #20]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004634:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004638:	6013      	str	r3, [r2, #0]
 800463a:	4b03      	ldr	r3, [pc, #12]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a02      	ldr	r2, [pc, #8]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	e013      	b.n	8004670 <HAL_RCC_OscConfig+0x298>
 8004648:	40021000 	.word	0x40021000
 800464c:	0800c2bc 	.word	0x0800c2bc
 8004650:	20000010 	.word	0x20000010
 8004654:	20000014 	.word	0x20000014
 8004658:	4ba0      	ldr	r3, [pc, #640]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a9f      	ldr	r2, [pc, #636]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800465e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004662:	6013      	str	r3, [r2, #0]
 8004664:	4b9d      	ldr	r3, [pc, #628]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a9c      	ldr	r2, [pc, #624]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800466a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800466e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d013      	beq.n	80046a0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004678:	f7fd fe4c 	bl	8002314 <HAL_GetTick>
 800467c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800467e:	e008      	b.n	8004692 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004680:	f7fd fe48 	bl	8002314 <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	2b64      	cmp	r3, #100	@ 0x64
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e2ae      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004692:	4b92      	ldr	r3, [pc, #584]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d0f0      	beq.n	8004680 <HAL_RCC_OscConfig+0x2a8>
 800469e:	e014      	b.n	80046ca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a0:	f7fd fe38 	bl	8002314 <HAL_GetTick>
 80046a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046a6:	e008      	b.n	80046ba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046a8:	f7fd fe34 	bl	8002314 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	2b64      	cmp	r3, #100	@ 0x64
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e29a      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046ba:	4b88      	ldr	r3, [pc, #544]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1f0      	bne.n	80046a8 <HAL_RCC_OscConfig+0x2d0>
 80046c6:	e000      	b.n	80046ca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d060      	beq.n	8004798 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b04      	cmp	r3, #4
 80046da:	d005      	beq.n	80046e8 <HAL_RCC_OscConfig+0x310>
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	2b0c      	cmp	r3, #12
 80046e0:	d119      	bne.n	8004716 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d116      	bne.n	8004716 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046e8:	4b7c      	ldr	r3, [pc, #496]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d005      	beq.n	8004700 <HAL_RCC_OscConfig+0x328>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d101      	bne.n	8004700 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e277      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004700:	4b76      	ldr	r3, [pc, #472]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	061b      	lsls	r3, r3, #24
 800470e:	4973      	ldr	r1, [pc, #460]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004710:	4313      	orrs	r3, r2
 8004712:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004714:	e040      	b.n	8004798 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d023      	beq.n	8004766 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800471e:	4b6f      	ldr	r3, [pc, #444]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a6e      	ldr	r2, [pc, #440]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004728:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800472a:	f7fd fdf3 	bl	8002314 <HAL_GetTick>
 800472e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004730:	e008      	b.n	8004744 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004732:	f7fd fdef 	bl	8002314 <HAL_GetTick>
 8004736:	4602      	mov	r2, r0
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	1ad3      	subs	r3, r2, r3
 800473c:	2b02      	cmp	r3, #2
 800473e:	d901      	bls.n	8004744 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004740:	2303      	movs	r3, #3
 8004742:	e255      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004744:	4b65      	ldr	r3, [pc, #404]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0f0      	beq.n	8004732 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004750:	4b62      	ldr	r3, [pc, #392]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	061b      	lsls	r3, r3, #24
 800475e:	495f      	ldr	r1, [pc, #380]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004760:	4313      	orrs	r3, r2
 8004762:	604b      	str	r3, [r1, #4]
 8004764:	e018      	b.n	8004798 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004766:	4b5d      	ldr	r3, [pc, #372]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a5c      	ldr	r2, [pc, #368]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800476c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004770:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004772:	f7fd fdcf 	bl	8002314 <HAL_GetTick>
 8004776:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004778:	e008      	b.n	800478c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800477a:	f7fd fdcb 	bl	8002314 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	2b02      	cmp	r3, #2
 8004786:	d901      	bls.n	800478c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e231      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800478c:	4b53      	ldr	r3, [pc, #332]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1f0      	bne.n	800477a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0308 	and.w	r3, r3, #8
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d03c      	beq.n	800481e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d01c      	beq.n	80047e6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047ac:	4b4b      	ldr	r3, [pc, #300]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80047ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047b2:	4a4a      	ldr	r2, [pc, #296]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80047b4:	f043 0301 	orr.w	r3, r3, #1
 80047b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047bc:	f7fd fdaa 	bl	8002314 <HAL_GetTick>
 80047c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047c2:	e008      	b.n	80047d6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047c4:	f7fd fda6 	bl	8002314 <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d901      	bls.n	80047d6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e20c      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047d6:	4b41      	ldr	r3, [pc, #260]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80047d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d0ef      	beq.n	80047c4 <HAL_RCC_OscConfig+0x3ec>
 80047e4:	e01b      	b.n	800481e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047e6:	4b3d      	ldr	r3, [pc, #244]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80047e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047ec:	4a3b      	ldr	r2, [pc, #236]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80047ee:	f023 0301 	bic.w	r3, r3, #1
 80047f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047f6:	f7fd fd8d 	bl	8002314 <HAL_GetTick>
 80047fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80047fc:	e008      	b.n	8004810 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047fe:	f7fd fd89 	bl	8002314 <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	2b02      	cmp	r3, #2
 800480a:	d901      	bls.n	8004810 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e1ef      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004810:	4b32      	ldr	r3, [pc, #200]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004812:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1ef      	bne.n	80047fe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0304 	and.w	r3, r3, #4
 8004826:	2b00      	cmp	r3, #0
 8004828:	f000 80a6 	beq.w	8004978 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800482c:	2300      	movs	r3, #0
 800482e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004830:	4b2a      	ldr	r3, [pc, #168]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d10d      	bne.n	8004858 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800483c:	4b27      	ldr	r3, [pc, #156]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800483e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004840:	4a26      	ldr	r2, [pc, #152]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004842:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004846:	6593      	str	r3, [r2, #88]	@ 0x58
 8004848:	4b24      	ldr	r3, [pc, #144]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800484a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004850:	60bb      	str	r3, [r7, #8]
 8004852:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004854:	2301      	movs	r3, #1
 8004856:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004858:	4b21      	ldr	r3, [pc, #132]	@ (80048e0 <HAL_RCC_OscConfig+0x508>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004860:	2b00      	cmp	r3, #0
 8004862:	d118      	bne.n	8004896 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004864:	4b1e      	ldr	r3, [pc, #120]	@ (80048e0 <HAL_RCC_OscConfig+0x508>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a1d      	ldr	r2, [pc, #116]	@ (80048e0 <HAL_RCC_OscConfig+0x508>)
 800486a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800486e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004870:	f7fd fd50 	bl	8002314 <HAL_GetTick>
 8004874:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004876:	e008      	b.n	800488a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004878:	f7fd fd4c 	bl	8002314 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b02      	cmp	r3, #2
 8004884:	d901      	bls.n	800488a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e1b2      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800488a:	4b15      	ldr	r3, [pc, #84]	@ (80048e0 <HAL_RCC_OscConfig+0x508>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004892:	2b00      	cmp	r3, #0
 8004894:	d0f0      	beq.n	8004878 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d108      	bne.n	80048b0 <HAL_RCC_OscConfig+0x4d8>
 800489e:	4b0f      	ldr	r3, [pc, #60]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80048a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048a4:	4a0d      	ldr	r2, [pc, #52]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80048a6:	f043 0301 	orr.w	r3, r3, #1
 80048aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048ae:	e029      	b.n	8004904 <HAL_RCC_OscConfig+0x52c>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	2b05      	cmp	r3, #5
 80048b6:	d115      	bne.n	80048e4 <HAL_RCC_OscConfig+0x50c>
 80048b8:	4b08      	ldr	r3, [pc, #32]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80048ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048be:	4a07      	ldr	r2, [pc, #28]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80048c0:	f043 0304 	orr.w	r3, r3, #4
 80048c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048c8:	4b04      	ldr	r3, [pc, #16]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80048ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ce:	4a03      	ldr	r2, [pc, #12]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80048d0:	f043 0301 	orr.w	r3, r3, #1
 80048d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048d8:	e014      	b.n	8004904 <HAL_RCC_OscConfig+0x52c>
 80048da:	bf00      	nop
 80048dc:	40021000 	.word	0x40021000
 80048e0:	40007000 	.word	0x40007000
 80048e4:	4b9a      	ldr	r3, [pc, #616]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 80048e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ea:	4a99      	ldr	r2, [pc, #612]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 80048ec:	f023 0301 	bic.w	r3, r3, #1
 80048f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048f4:	4b96      	ldr	r3, [pc, #600]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 80048f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048fa:	4a95      	ldr	r2, [pc, #596]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 80048fc:	f023 0304 	bic.w	r3, r3, #4
 8004900:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d016      	beq.n	800493a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800490c:	f7fd fd02 	bl	8002314 <HAL_GetTick>
 8004910:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004912:	e00a      	b.n	800492a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004914:	f7fd fcfe 	bl	8002314 <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004922:	4293      	cmp	r3, r2
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e162      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800492a:	4b89      	ldr	r3, [pc, #548]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 800492c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d0ed      	beq.n	8004914 <HAL_RCC_OscConfig+0x53c>
 8004938:	e015      	b.n	8004966 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800493a:	f7fd fceb 	bl	8002314 <HAL_GetTick>
 800493e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004940:	e00a      	b.n	8004958 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004942:	f7fd fce7 	bl	8002314 <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004950:	4293      	cmp	r3, r2
 8004952:	d901      	bls.n	8004958 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e14b      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004958:	4b7d      	ldr	r3, [pc, #500]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 800495a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1ed      	bne.n	8004942 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004966:	7ffb      	ldrb	r3, [r7, #31]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d105      	bne.n	8004978 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800496c:	4b78      	ldr	r3, [pc, #480]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 800496e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004970:	4a77      	ldr	r2, [pc, #476]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004972:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004976:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0320 	and.w	r3, r3, #32
 8004980:	2b00      	cmp	r3, #0
 8004982:	d03c      	beq.n	80049fe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004988:	2b00      	cmp	r3, #0
 800498a:	d01c      	beq.n	80049c6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800498c:	4b70      	ldr	r3, [pc, #448]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 800498e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004992:	4a6f      	ldr	r2, [pc, #444]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004994:	f043 0301 	orr.w	r3, r3, #1
 8004998:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800499c:	f7fd fcba 	bl	8002314 <HAL_GetTick>
 80049a0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049a2:	e008      	b.n	80049b6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049a4:	f7fd fcb6 	bl	8002314 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e11c      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049b6:	4b66      	ldr	r3, [pc, #408]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 80049b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049bc:	f003 0302 	and.w	r3, r3, #2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0ef      	beq.n	80049a4 <HAL_RCC_OscConfig+0x5cc>
 80049c4:	e01b      	b.n	80049fe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80049c6:	4b62      	ldr	r3, [pc, #392]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 80049c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049cc:	4a60      	ldr	r2, [pc, #384]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 80049ce:	f023 0301 	bic.w	r3, r3, #1
 80049d2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049d6:	f7fd fc9d 	bl	8002314 <HAL_GetTick>
 80049da:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80049dc:	e008      	b.n	80049f0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049de:	f7fd fc99 	bl	8002314 <HAL_GetTick>
 80049e2:	4602      	mov	r2, r0
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	1ad3      	subs	r3, r2, r3
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d901      	bls.n	80049f0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80049ec:	2303      	movs	r3, #3
 80049ee:	e0ff      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80049f0:	4b57      	ldr	r3, [pc, #348]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 80049f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1ef      	bne.n	80049de <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	f000 80f3 	beq.w	8004bee <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a0c:	2b02      	cmp	r3, #2
 8004a0e:	f040 80c9 	bne.w	8004ba4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004a12:	4b4f      	ldr	r3, [pc, #316]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	f003 0203 	and.w	r2, r3, #3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d12c      	bne.n	8004a80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a30:	3b01      	subs	r3, #1
 8004a32:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d123      	bne.n	8004a80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a42:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d11b      	bne.n	8004a80 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a52:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d113      	bne.n	8004a80 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a62:	085b      	lsrs	r3, r3, #1
 8004a64:	3b01      	subs	r3, #1
 8004a66:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d109      	bne.n	8004a80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a76:	085b      	lsrs	r3, r3, #1
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d06b      	beq.n	8004b58 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	2b0c      	cmp	r3, #12
 8004a84:	d062      	beq.n	8004b4c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004a86:	4b32      	ldr	r3, [pc, #200]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d001      	beq.n	8004a96 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e0ac      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004a96:	4b2e      	ldr	r3, [pc, #184]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a2d      	ldr	r2, [pc, #180]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004a9c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004aa0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004aa2:	f7fd fc37 	bl	8002314 <HAL_GetTick>
 8004aa6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004aa8:	e008      	b.n	8004abc <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004aaa:	f7fd fc33 	bl	8002314 <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d901      	bls.n	8004abc <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e099      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004abc:	4b24      	ldr	r3, [pc, #144]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1f0      	bne.n	8004aaa <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ac8:	4b21      	ldr	r3, [pc, #132]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004aca:	68da      	ldr	r2, [r3, #12]
 8004acc:	4b21      	ldr	r3, [pc, #132]	@ (8004b54 <HAL_RCC_OscConfig+0x77c>)
 8004ace:	4013      	ands	r3, r2
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004ad8:	3a01      	subs	r2, #1
 8004ada:	0112      	lsls	r2, r2, #4
 8004adc:	4311      	orrs	r1, r2
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004ae2:	0212      	lsls	r2, r2, #8
 8004ae4:	4311      	orrs	r1, r2
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004aea:	0852      	lsrs	r2, r2, #1
 8004aec:	3a01      	subs	r2, #1
 8004aee:	0552      	lsls	r2, r2, #21
 8004af0:	4311      	orrs	r1, r2
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004af6:	0852      	lsrs	r2, r2, #1
 8004af8:	3a01      	subs	r2, #1
 8004afa:	0652      	lsls	r2, r2, #25
 8004afc:	4311      	orrs	r1, r2
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004b02:	06d2      	lsls	r2, r2, #27
 8004b04:	430a      	orrs	r2, r1
 8004b06:	4912      	ldr	r1, [pc, #72]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004b0c:	4b10      	ldr	r3, [pc, #64]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a0f      	ldr	r2, [pc, #60]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004b12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b16:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b18:	4b0d      	ldr	r3, [pc, #52]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	4a0c      	ldr	r2, [pc, #48]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004b1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b22:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b24:	f7fd fbf6 	bl	8002314 <HAL_GetTick>
 8004b28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b2a:	e008      	b.n	8004b3e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b2c:	f7fd fbf2 	bl	8002314 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e058      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b3e:	4b04      	ldr	r3, [pc, #16]	@ (8004b50 <HAL_RCC_OscConfig+0x778>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0f0      	beq.n	8004b2c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b4a:	e050      	b.n	8004bee <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e04f      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
 8004b50:	40021000 	.word	0x40021000
 8004b54:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b58:	4b27      	ldr	r3, [pc, #156]	@ (8004bf8 <HAL_RCC_OscConfig+0x820>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d144      	bne.n	8004bee <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004b64:	4b24      	ldr	r3, [pc, #144]	@ (8004bf8 <HAL_RCC_OscConfig+0x820>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a23      	ldr	r2, [pc, #140]	@ (8004bf8 <HAL_RCC_OscConfig+0x820>)
 8004b6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b6e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b70:	4b21      	ldr	r3, [pc, #132]	@ (8004bf8 <HAL_RCC_OscConfig+0x820>)
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	4a20      	ldr	r2, [pc, #128]	@ (8004bf8 <HAL_RCC_OscConfig+0x820>)
 8004b76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b7a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004b7c:	f7fd fbca 	bl	8002314 <HAL_GetTick>
 8004b80:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b82:	e008      	b.n	8004b96 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b84:	f7fd fbc6 	bl	8002314 <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d901      	bls.n	8004b96 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e02c      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b96:	4b18      	ldr	r3, [pc, #96]	@ (8004bf8 <HAL_RCC_OscConfig+0x820>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d0f0      	beq.n	8004b84 <HAL_RCC_OscConfig+0x7ac>
 8004ba2:	e024      	b.n	8004bee <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	2b0c      	cmp	r3, #12
 8004ba8:	d01f      	beq.n	8004bea <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004baa:	4b13      	ldr	r3, [pc, #76]	@ (8004bf8 <HAL_RCC_OscConfig+0x820>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a12      	ldr	r2, [pc, #72]	@ (8004bf8 <HAL_RCC_OscConfig+0x820>)
 8004bb0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bb6:	f7fd fbad 	bl	8002314 <HAL_GetTick>
 8004bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bbc:	e008      	b.n	8004bd0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bbe:	f7fd fba9 	bl	8002314 <HAL_GetTick>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d901      	bls.n	8004bd0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e00f      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bd0:	4b09      	ldr	r3, [pc, #36]	@ (8004bf8 <HAL_RCC_OscConfig+0x820>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1f0      	bne.n	8004bbe <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004bdc:	4b06      	ldr	r3, [pc, #24]	@ (8004bf8 <HAL_RCC_OscConfig+0x820>)
 8004bde:	68da      	ldr	r2, [r3, #12]
 8004be0:	4905      	ldr	r1, [pc, #20]	@ (8004bf8 <HAL_RCC_OscConfig+0x820>)
 8004be2:	4b06      	ldr	r3, [pc, #24]	@ (8004bfc <HAL_RCC_OscConfig+0x824>)
 8004be4:	4013      	ands	r3, r2
 8004be6:	60cb      	str	r3, [r1, #12]
 8004be8:	e001      	b.n	8004bee <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e000      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004bee:	2300      	movs	r3, #0
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3720      	adds	r7, #32
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	40021000 	.word	0x40021000
 8004bfc:	feeefffc 	.word	0xfeeefffc

08004c00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d101      	bne.n	8004c14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e0e7      	b.n	8004de4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c14:	4b75      	ldr	r3, [pc, #468]	@ (8004dec <HAL_RCC_ClockConfig+0x1ec>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0307 	and.w	r3, r3, #7
 8004c1c:	683a      	ldr	r2, [r7, #0]
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	d910      	bls.n	8004c44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c22:	4b72      	ldr	r3, [pc, #456]	@ (8004dec <HAL_RCC_ClockConfig+0x1ec>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f023 0207 	bic.w	r2, r3, #7
 8004c2a:	4970      	ldr	r1, [pc, #448]	@ (8004dec <HAL_RCC_ClockConfig+0x1ec>)
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c32:	4b6e      	ldr	r3, [pc, #440]	@ (8004dec <HAL_RCC_ClockConfig+0x1ec>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0307 	and.w	r3, r3, #7
 8004c3a:	683a      	ldr	r2, [r7, #0]
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d001      	beq.n	8004c44 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e0cf      	b.n	8004de4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0302 	and.w	r3, r3, #2
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d010      	beq.n	8004c72 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	689a      	ldr	r2, [r3, #8]
 8004c54:	4b66      	ldr	r3, [pc, #408]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d908      	bls.n	8004c72 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c60:	4b63      	ldr	r3, [pc, #396]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	4960      	ldr	r1, [pc, #384]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0301 	and.w	r3, r3, #1
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d04c      	beq.n	8004d18 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	2b03      	cmp	r3, #3
 8004c84:	d107      	bne.n	8004c96 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c86:	4b5a      	ldr	r3, [pc, #360]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d121      	bne.n	8004cd6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e0a6      	b.n	8004de4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	2b02      	cmp	r3, #2
 8004c9c:	d107      	bne.n	8004cae <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c9e:	4b54      	ldr	r3, [pc, #336]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d115      	bne.n	8004cd6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e09a      	b.n	8004de4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d107      	bne.n	8004cc6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cb6:	4b4e      	ldr	r3, [pc, #312]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0302 	and.w	r3, r3, #2
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d109      	bne.n	8004cd6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e08e      	b.n	8004de4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cc6:	4b4a      	ldr	r3, [pc, #296]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d101      	bne.n	8004cd6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e086      	b.n	8004de4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cd6:	4b46      	ldr	r3, [pc, #280]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	f023 0203 	bic.w	r2, r3, #3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	4943      	ldr	r1, [pc, #268]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ce8:	f7fd fb14 	bl	8002314 <HAL_GetTick>
 8004cec:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cee:	e00a      	b.n	8004d06 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cf0:	f7fd fb10 	bl	8002314 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d901      	bls.n	8004d06 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e06e      	b.n	8004de4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d06:	4b3a      	ldr	r3, [pc, #232]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	f003 020c 	and.w	r2, r3, #12
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d1eb      	bne.n	8004cf0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0302 	and.w	r3, r3, #2
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d010      	beq.n	8004d46 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	689a      	ldr	r2, [r3, #8]
 8004d28:	4b31      	ldr	r3, [pc, #196]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d208      	bcs.n	8004d46 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d34:	4b2e      	ldr	r3, [pc, #184]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	492b      	ldr	r1, [pc, #172]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d46:	4b29      	ldr	r3, [pc, #164]	@ (8004dec <HAL_RCC_ClockConfig+0x1ec>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 0307 	and.w	r3, r3, #7
 8004d4e:	683a      	ldr	r2, [r7, #0]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d210      	bcs.n	8004d76 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d54:	4b25      	ldr	r3, [pc, #148]	@ (8004dec <HAL_RCC_ClockConfig+0x1ec>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f023 0207 	bic.w	r2, r3, #7
 8004d5c:	4923      	ldr	r1, [pc, #140]	@ (8004dec <HAL_RCC_ClockConfig+0x1ec>)
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d64:	4b21      	ldr	r3, [pc, #132]	@ (8004dec <HAL_RCC_ClockConfig+0x1ec>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0307 	and.w	r3, r3, #7
 8004d6c:	683a      	ldr	r2, [r7, #0]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d001      	beq.n	8004d76 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e036      	b.n	8004de4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0304 	and.w	r3, r3, #4
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d008      	beq.n	8004d94 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d82:	4b1b      	ldr	r3, [pc, #108]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	4918      	ldr	r1, [pc, #96]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d90:	4313      	orrs	r3, r2
 8004d92:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 0308 	and.w	r3, r3, #8
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d009      	beq.n	8004db4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004da0:	4b13      	ldr	r3, [pc, #76]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	00db      	lsls	r3, r3, #3
 8004dae:	4910      	ldr	r1, [pc, #64]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004db4:	f000 f824 	bl	8004e00 <HAL_RCC_GetSysClockFreq>
 8004db8:	4602      	mov	r2, r0
 8004dba:	4b0d      	ldr	r3, [pc, #52]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f0>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	091b      	lsrs	r3, r3, #4
 8004dc0:	f003 030f 	and.w	r3, r3, #15
 8004dc4:	490b      	ldr	r1, [pc, #44]	@ (8004df4 <HAL_RCC_ClockConfig+0x1f4>)
 8004dc6:	5ccb      	ldrb	r3, [r1, r3]
 8004dc8:	f003 031f 	and.w	r3, r3, #31
 8004dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8004dd0:	4a09      	ldr	r2, [pc, #36]	@ (8004df8 <HAL_RCC_ClockConfig+0x1f8>)
 8004dd2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004dd4:	4b09      	ldr	r3, [pc, #36]	@ (8004dfc <HAL_RCC_ClockConfig+0x1fc>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f7fd fa4b 	bl	8002274 <HAL_InitTick>
 8004dde:	4603      	mov	r3, r0
 8004de0:	72fb      	strb	r3, [r7, #11]

  return status;
 8004de2:	7afb      	ldrb	r3, [r7, #11]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3710      	adds	r7, #16
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}
 8004dec:	40022000 	.word	0x40022000
 8004df0:	40021000 	.word	0x40021000
 8004df4:	0800c2bc 	.word	0x0800c2bc
 8004df8:	20000010 	.word	0x20000010
 8004dfc:	20000014 	.word	0x20000014

08004e00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b089      	sub	sp, #36	@ 0x24
 8004e04:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004e06:	2300      	movs	r3, #0
 8004e08:	61fb      	str	r3, [r7, #28]
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e0e:	4b3e      	ldr	r3, [pc, #248]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f003 030c 	and.w	r3, r3, #12
 8004e16:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e18:	4b3b      	ldr	r3, [pc, #236]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	f003 0303 	and.w	r3, r3, #3
 8004e20:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d005      	beq.n	8004e34 <HAL_RCC_GetSysClockFreq+0x34>
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	2b0c      	cmp	r3, #12
 8004e2c:	d121      	bne.n	8004e72 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d11e      	bne.n	8004e72 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004e34:	4b34      	ldr	r3, [pc, #208]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0308 	and.w	r3, r3, #8
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d107      	bne.n	8004e50 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004e40:	4b31      	ldr	r3, [pc, #196]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e46:	0a1b      	lsrs	r3, r3, #8
 8004e48:	f003 030f 	and.w	r3, r3, #15
 8004e4c:	61fb      	str	r3, [r7, #28]
 8004e4e:	e005      	b.n	8004e5c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004e50:	4b2d      	ldr	r3, [pc, #180]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	091b      	lsrs	r3, r3, #4
 8004e56:	f003 030f 	and.w	r3, r3, #15
 8004e5a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004e5c:	4a2b      	ldr	r2, [pc, #172]	@ (8004f0c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e64:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d10d      	bne.n	8004e88 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e70:	e00a      	b.n	8004e88 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	2b04      	cmp	r3, #4
 8004e76:	d102      	bne.n	8004e7e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e78:	4b25      	ldr	r3, [pc, #148]	@ (8004f10 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e7a:	61bb      	str	r3, [r7, #24]
 8004e7c:	e004      	b.n	8004e88 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	2b08      	cmp	r3, #8
 8004e82:	d101      	bne.n	8004e88 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004e84:	4b23      	ldr	r3, [pc, #140]	@ (8004f14 <HAL_RCC_GetSysClockFreq+0x114>)
 8004e86:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	2b0c      	cmp	r3, #12
 8004e8c:	d134      	bne.n	8004ef8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e8e:	4b1e      	ldr	r3, [pc, #120]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	f003 0303 	and.w	r3, r3, #3
 8004e96:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d003      	beq.n	8004ea6 <HAL_RCC_GetSysClockFreq+0xa6>
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	2b03      	cmp	r3, #3
 8004ea2:	d003      	beq.n	8004eac <HAL_RCC_GetSysClockFreq+0xac>
 8004ea4:	e005      	b.n	8004eb2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004ea6:	4b1a      	ldr	r3, [pc, #104]	@ (8004f10 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ea8:	617b      	str	r3, [r7, #20]
      break;
 8004eaa:	e005      	b.n	8004eb8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004eac:	4b19      	ldr	r3, [pc, #100]	@ (8004f14 <HAL_RCC_GetSysClockFreq+0x114>)
 8004eae:	617b      	str	r3, [r7, #20]
      break;
 8004eb0:	e002      	b.n	8004eb8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	617b      	str	r3, [r7, #20]
      break;
 8004eb6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004eb8:	4b13      	ldr	r3, [pc, #76]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	091b      	lsrs	r3, r3, #4
 8004ebe:	f003 0307 	and.w	r3, r3, #7
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ec6:	4b10      	ldr	r3, [pc, #64]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	0a1b      	lsrs	r3, r3, #8
 8004ecc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ed0:	697a      	ldr	r2, [r7, #20]
 8004ed2:	fb03 f202 	mul.w	r2, r3, r2
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004edc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ede:	4b0a      	ldr	r3, [pc, #40]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	0e5b      	lsrs	r3, r3, #25
 8004ee4:	f003 0303 	and.w	r3, r3, #3
 8004ee8:	3301      	adds	r3, #1
 8004eea:	005b      	lsls	r3, r3, #1
 8004eec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004eee:	697a      	ldr	r2, [r7, #20]
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ef6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004ef8:	69bb      	ldr	r3, [r7, #24]
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3724      	adds	r7, #36	@ 0x24
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	40021000 	.word	0x40021000
 8004f0c:	0800c2d4 	.word	0x0800c2d4
 8004f10:	00f42400 	.word	0x00f42400
 8004f14:	007a1200 	.word	0x007a1200

08004f18 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f1c:	4b03      	ldr	r3, [pc, #12]	@ (8004f2c <HAL_RCC_GetHCLKFreq+0x14>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	20000010 	.word	0x20000010

08004f30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004f34:	f7ff fff0 	bl	8004f18 <HAL_RCC_GetHCLKFreq>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	4b06      	ldr	r3, [pc, #24]	@ (8004f54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	0a1b      	lsrs	r3, r3, #8
 8004f40:	f003 0307 	and.w	r3, r3, #7
 8004f44:	4904      	ldr	r1, [pc, #16]	@ (8004f58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f46:	5ccb      	ldrb	r3, [r1, r3]
 8004f48:	f003 031f 	and.w	r3, r3, #31
 8004f4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	40021000 	.word	0x40021000
 8004f58:	0800c2cc 	.word	0x0800c2cc

08004f5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f60:	f7ff ffda 	bl	8004f18 <HAL_RCC_GetHCLKFreq>
 8004f64:	4602      	mov	r2, r0
 8004f66:	4b06      	ldr	r3, [pc, #24]	@ (8004f80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	0adb      	lsrs	r3, r3, #11
 8004f6c:	f003 0307 	and.w	r3, r3, #7
 8004f70:	4904      	ldr	r1, [pc, #16]	@ (8004f84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f72:	5ccb      	ldrb	r3, [r1, r3]
 8004f74:	f003 031f 	and.w	r3, r3, #31
 8004f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	40021000 	.word	0x40021000
 8004f84:	0800c2cc 	.word	0x0800c2cc

08004f88 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004f90:	2300      	movs	r3, #0
 8004f92:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004f94:	4b2a      	ldr	r3, [pc, #168]	@ (8005040 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d003      	beq.n	8004fa8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004fa0:	f7ff f9b6 	bl	8004310 <HAL_PWREx_GetVoltageRange>
 8004fa4:	6178      	str	r0, [r7, #20]
 8004fa6:	e014      	b.n	8004fd2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fa8:	4b25      	ldr	r3, [pc, #148]	@ (8005040 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fac:	4a24      	ldr	r2, [pc, #144]	@ (8005040 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fb4:	4b22      	ldr	r3, [pc, #136]	@ (8005040 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fbc:	60fb      	str	r3, [r7, #12]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004fc0:	f7ff f9a6 	bl	8004310 <HAL_PWREx_GetVoltageRange>
 8004fc4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004fc6:	4b1e      	ldr	r3, [pc, #120]	@ (8005040 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fca:	4a1d      	ldr	r2, [pc, #116]	@ (8005040 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fcc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fd0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fd8:	d10b      	bne.n	8004ff2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2b80      	cmp	r3, #128	@ 0x80
 8004fde:	d919      	bls.n	8005014 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2ba0      	cmp	r3, #160	@ 0xa0
 8004fe4:	d902      	bls.n	8004fec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004fe6:	2302      	movs	r3, #2
 8004fe8:	613b      	str	r3, [r7, #16]
 8004fea:	e013      	b.n	8005014 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004fec:	2301      	movs	r3, #1
 8004fee:	613b      	str	r3, [r7, #16]
 8004ff0:	e010      	b.n	8005014 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2b80      	cmp	r3, #128	@ 0x80
 8004ff6:	d902      	bls.n	8004ffe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	613b      	str	r3, [r7, #16]
 8004ffc:	e00a      	b.n	8005014 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2b80      	cmp	r3, #128	@ 0x80
 8005002:	d102      	bne.n	800500a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005004:	2302      	movs	r3, #2
 8005006:	613b      	str	r3, [r7, #16]
 8005008:	e004      	b.n	8005014 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2b70      	cmp	r3, #112	@ 0x70
 800500e:	d101      	bne.n	8005014 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005010:	2301      	movs	r3, #1
 8005012:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005014:	4b0b      	ldr	r3, [pc, #44]	@ (8005044 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f023 0207 	bic.w	r2, r3, #7
 800501c:	4909      	ldr	r1, [pc, #36]	@ (8005044 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	4313      	orrs	r3, r2
 8005022:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005024:	4b07      	ldr	r3, [pc, #28]	@ (8005044 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0307 	and.w	r3, r3, #7
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	429a      	cmp	r2, r3
 8005030:	d001      	beq.n	8005036 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e000      	b.n	8005038 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	3718      	adds	r7, #24
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	40021000 	.word	0x40021000
 8005044:	40022000 	.word	0x40022000

08005048 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005050:	2300      	movs	r3, #0
 8005052:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005054:	2300      	movs	r3, #0
 8005056:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005060:	2b00      	cmp	r3, #0
 8005062:	d031      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005068:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800506c:	d01a      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800506e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005072:	d814      	bhi.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005074:	2b00      	cmp	r3, #0
 8005076:	d009      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005078:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800507c:	d10f      	bne.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800507e:	4b5d      	ldr	r3, [pc, #372]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	4a5c      	ldr	r2, [pc, #368]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005084:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005088:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800508a:	e00c      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	3304      	adds	r3, #4
 8005090:	2100      	movs	r1, #0
 8005092:	4618      	mov	r0, r3
 8005094:	f000 f9ce 	bl	8005434 <RCCEx_PLLSAI1_Config>
 8005098:	4603      	mov	r3, r0
 800509a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800509c:	e003      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	74fb      	strb	r3, [r7, #19]
      break;
 80050a2:	e000      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80050a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050a6:	7cfb      	ldrb	r3, [r7, #19]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d10b      	bne.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80050ac:	4b51      	ldr	r3, [pc, #324]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ba:	494e      	ldr	r1, [pc, #312]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050bc:	4313      	orrs	r3, r2
 80050be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80050c2:	e001      	b.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050c4:	7cfb      	ldrb	r3, [r7, #19]
 80050c6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 809e 	beq.w	8005212 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050d6:	2300      	movs	r3, #0
 80050d8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80050da:	4b46      	ldr	r3, [pc, #280]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d101      	bne.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80050e6:	2301      	movs	r3, #1
 80050e8:	e000      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80050ea:	2300      	movs	r3, #0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00d      	beq.n	800510c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050f0:	4b40      	ldr	r3, [pc, #256]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050f4:	4a3f      	ldr	r2, [pc, #252]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80050fc:	4b3d      	ldr	r3, [pc, #244]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005100:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005104:	60bb      	str	r3, [r7, #8]
 8005106:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005108:	2301      	movs	r3, #1
 800510a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800510c:	4b3a      	ldr	r3, [pc, #232]	@ (80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a39      	ldr	r2, [pc, #228]	@ (80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005112:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005116:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005118:	f7fd f8fc 	bl	8002314 <HAL_GetTick>
 800511c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800511e:	e009      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005120:	f7fd f8f8 	bl	8002314 <HAL_GetTick>
 8005124:	4602      	mov	r2, r0
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	2b02      	cmp	r3, #2
 800512c:	d902      	bls.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	74fb      	strb	r3, [r7, #19]
        break;
 8005132:	e005      	b.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005134:	4b30      	ldr	r3, [pc, #192]	@ (80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800513c:	2b00      	cmp	r3, #0
 800513e:	d0ef      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005140:	7cfb      	ldrb	r3, [r7, #19]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d15a      	bne.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005146:	4b2b      	ldr	r3, [pc, #172]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800514c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005150:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d01e      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800515c:	697a      	ldr	r2, [r7, #20]
 800515e:	429a      	cmp	r2, r3
 8005160:	d019      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005162:	4b24      	ldr	r3, [pc, #144]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005168:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800516c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800516e:	4b21      	ldr	r3, [pc, #132]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005174:	4a1f      	ldr	r2, [pc, #124]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005176:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800517a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800517e:	4b1d      	ldr	r3, [pc, #116]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005180:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005184:	4a1b      	ldr	r2, [pc, #108]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005186:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800518a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800518e:	4a19      	ldr	r2, [pc, #100]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	f003 0301 	and.w	r3, r3, #1
 800519c:	2b00      	cmp	r3, #0
 800519e:	d016      	beq.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051a0:	f7fd f8b8 	bl	8002314 <HAL_GetTick>
 80051a4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051a6:	e00b      	b.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051a8:	f7fd f8b4 	bl	8002314 <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d902      	bls.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	74fb      	strb	r3, [r7, #19]
            break;
 80051be:	e006      	b.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051c0:	4b0c      	ldr	r3, [pc, #48]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80051c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051c6:	f003 0302 	and.w	r3, r3, #2
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d0ec      	beq.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80051ce:	7cfb      	ldrb	r3, [r7, #19]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d10b      	bne.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051d4:	4b07      	ldr	r3, [pc, #28]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80051d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051da:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051e2:	4904      	ldr	r1, [pc, #16]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80051e4:	4313      	orrs	r3, r2
 80051e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80051ea:	e009      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80051ec:	7cfb      	ldrb	r3, [r7, #19]
 80051ee:	74bb      	strb	r3, [r7, #18]
 80051f0:	e006      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80051f2:	bf00      	nop
 80051f4:	40021000 	.word	0x40021000
 80051f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051fc:	7cfb      	ldrb	r3, [r7, #19]
 80051fe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005200:	7c7b      	ldrb	r3, [r7, #17]
 8005202:	2b01      	cmp	r3, #1
 8005204:	d105      	bne.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005206:	4b8a      	ldr	r3, [pc, #552]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800520a:	4a89      	ldr	r2, [pc, #548]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800520c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005210:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0301 	and.w	r3, r3, #1
 800521a:	2b00      	cmp	r3, #0
 800521c:	d00a      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800521e:	4b84      	ldr	r3, [pc, #528]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005220:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005224:	f023 0203 	bic.w	r2, r3, #3
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6a1b      	ldr	r3, [r3, #32]
 800522c:	4980      	ldr	r1, [pc, #512]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800522e:	4313      	orrs	r3, r2
 8005230:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0302 	and.w	r3, r3, #2
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00a      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005240:	4b7b      	ldr	r3, [pc, #492]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005246:	f023 020c 	bic.w	r2, r3, #12
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800524e:	4978      	ldr	r1, [pc, #480]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005250:	4313      	orrs	r3, r2
 8005252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 0320 	and.w	r3, r3, #32
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00a      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005262:	4b73      	ldr	r3, [pc, #460]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005268:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005270:	496f      	ldr	r1, [pc, #444]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005272:	4313      	orrs	r3, r2
 8005274:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00a      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005284:	4b6a      	ldr	r3, [pc, #424]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800528a:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005292:	4967      	ldr	r1, [pc, #412]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005294:	4313      	orrs	r3, r2
 8005296:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00a      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80052a6:	4b62      	ldr	r3, [pc, #392]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80052a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ac:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b4:	495e      	ldr	r1, [pc, #376]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d00a      	beq.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80052c8:	4b59      	ldr	r3, [pc, #356]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80052ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ce:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d6:	4956      	ldr	r1, [pc, #344]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d00a      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80052ea:	4b51      	ldr	r3, [pc, #324]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80052ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052f0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052f8:	494d      	ldr	r1, [pc, #308]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80052fa:	4313      	orrs	r3, r2
 80052fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005308:	2b00      	cmp	r3, #0
 800530a:	d028      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800530c:	4b48      	ldr	r3, [pc, #288]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800530e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005312:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531a:	4945      	ldr	r1, [pc, #276]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800531c:	4313      	orrs	r3, r2
 800531e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005326:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800532a:	d106      	bne.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800532c:	4b40      	ldr	r3, [pc, #256]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	4a3f      	ldr	r2, [pc, #252]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005332:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005336:	60d3      	str	r3, [r2, #12]
 8005338:	e011      	b.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800533e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005342:	d10c      	bne.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	3304      	adds	r3, #4
 8005348:	2101      	movs	r1, #1
 800534a:	4618      	mov	r0, r3
 800534c:	f000 f872 	bl	8005434 <RCCEx_PLLSAI1_Config>
 8005350:	4603      	mov	r3, r0
 8005352:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005354:	7cfb      	ldrb	r3, [r7, #19]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d001      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800535a:	7cfb      	ldrb	r3, [r7, #19]
 800535c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d028      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800536a:	4b31      	ldr	r3, [pc, #196]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800536c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005370:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005378:	492d      	ldr	r1, [pc, #180]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800537a:	4313      	orrs	r3, r2
 800537c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005384:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005388:	d106      	bne.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800538a:	4b29      	ldr	r3, [pc, #164]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	4a28      	ldr	r2, [pc, #160]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005390:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005394:	60d3      	str	r3, [r2, #12]
 8005396:	e011      	b.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800539c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053a0:	d10c      	bne.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	3304      	adds	r3, #4
 80053a6:	2101      	movs	r1, #1
 80053a8:	4618      	mov	r0, r3
 80053aa:	f000 f843 	bl	8005434 <RCCEx_PLLSAI1_Config>
 80053ae:	4603      	mov	r3, r0
 80053b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80053b2:	7cfb      	ldrb	r3, [r7, #19]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d001      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80053b8:	7cfb      	ldrb	r3, [r7, #19]
 80053ba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d01c      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80053c8:	4b19      	ldr	r3, [pc, #100]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80053ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ce:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053d6:	4916      	ldr	r1, [pc, #88]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053e6:	d10c      	bne.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	3304      	adds	r3, #4
 80053ec:	2102      	movs	r1, #2
 80053ee:	4618      	mov	r0, r3
 80053f0:	f000 f820 	bl	8005434 <RCCEx_PLLSAI1_Config>
 80053f4:	4603      	mov	r3, r0
 80053f6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80053f8:	7cfb      	ldrb	r3, [r7, #19]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d001      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80053fe:	7cfb      	ldrb	r3, [r7, #19]
 8005400:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d00a      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800540e:	4b08      	ldr	r3, [pc, #32]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005414:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800541c:	4904      	ldr	r1, [pc, #16]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800541e:	4313      	orrs	r3, r2
 8005420:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005424:	7cbb      	ldrb	r3, [r7, #18]
}
 8005426:	4618      	mov	r0, r3
 8005428:	3718      	adds	r7, #24
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	40021000 	.word	0x40021000

08005434 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800543e:	2300      	movs	r3, #0
 8005440:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005442:	4b74      	ldr	r3, [pc, #464]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	f003 0303 	and.w	r3, r3, #3
 800544a:	2b00      	cmp	r3, #0
 800544c:	d018      	beq.n	8005480 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800544e:	4b71      	ldr	r3, [pc, #452]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	f003 0203 	and.w	r2, r3, #3
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	429a      	cmp	r2, r3
 800545c:	d10d      	bne.n	800547a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
       ||
 8005462:	2b00      	cmp	r3, #0
 8005464:	d009      	beq.n	800547a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005466:	4b6b      	ldr	r3, [pc, #428]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	091b      	lsrs	r3, r3, #4
 800546c:	f003 0307 	and.w	r3, r3, #7
 8005470:	1c5a      	adds	r2, r3, #1
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	685b      	ldr	r3, [r3, #4]
       ||
 8005476:	429a      	cmp	r2, r3
 8005478:	d047      	beq.n	800550a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	73fb      	strb	r3, [r7, #15]
 800547e:	e044      	b.n	800550a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	2b03      	cmp	r3, #3
 8005486:	d018      	beq.n	80054ba <RCCEx_PLLSAI1_Config+0x86>
 8005488:	2b03      	cmp	r3, #3
 800548a:	d825      	bhi.n	80054d8 <RCCEx_PLLSAI1_Config+0xa4>
 800548c:	2b01      	cmp	r3, #1
 800548e:	d002      	beq.n	8005496 <RCCEx_PLLSAI1_Config+0x62>
 8005490:	2b02      	cmp	r3, #2
 8005492:	d009      	beq.n	80054a8 <RCCEx_PLLSAI1_Config+0x74>
 8005494:	e020      	b.n	80054d8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005496:	4b5f      	ldr	r3, [pc, #380]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d11d      	bne.n	80054de <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054a6:	e01a      	b.n	80054de <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80054a8:	4b5a      	ldr	r3, [pc, #360]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d116      	bne.n	80054e2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054b8:	e013      	b.n	80054e2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80054ba:	4b56      	ldr	r3, [pc, #344]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d10f      	bne.n	80054e6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80054c6:	4b53      	ldr	r3, [pc, #332]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d109      	bne.n	80054e6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80054d6:	e006      	b.n	80054e6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	73fb      	strb	r3, [r7, #15]
      break;
 80054dc:	e004      	b.n	80054e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80054de:	bf00      	nop
 80054e0:	e002      	b.n	80054e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80054e2:	bf00      	nop
 80054e4:	e000      	b.n	80054e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80054e6:	bf00      	nop
    }

    if(status == HAL_OK)
 80054e8:	7bfb      	ldrb	r3, [r7, #15]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d10d      	bne.n	800550a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80054ee:	4b49      	ldr	r3, [pc, #292]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6819      	ldr	r1, [r3, #0]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	3b01      	subs	r3, #1
 8005500:	011b      	lsls	r3, r3, #4
 8005502:	430b      	orrs	r3, r1
 8005504:	4943      	ldr	r1, [pc, #268]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005506:	4313      	orrs	r3, r2
 8005508:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800550a:	7bfb      	ldrb	r3, [r7, #15]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d17c      	bne.n	800560a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005510:	4b40      	ldr	r3, [pc, #256]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a3f      	ldr	r2, [pc, #252]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005516:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800551a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800551c:	f7fc fefa 	bl	8002314 <HAL_GetTick>
 8005520:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005522:	e009      	b.n	8005538 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005524:	f7fc fef6 	bl	8002314 <HAL_GetTick>
 8005528:	4602      	mov	r2, r0
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	2b02      	cmp	r3, #2
 8005530:	d902      	bls.n	8005538 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	73fb      	strb	r3, [r7, #15]
        break;
 8005536:	e005      	b.n	8005544 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005538:	4b36      	ldr	r3, [pc, #216]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1ef      	bne.n	8005524 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005544:	7bfb      	ldrb	r3, [r7, #15]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d15f      	bne.n	800560a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d110      	bne.n	8005572 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005550:	4b30      	ldr	r3, [pc, #192]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005552:	691b      	ldr	r3, [r3, #16]
 8005554:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005558:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	6892      	ldr	r2, [r2, #8]
 8005560:	0211      	lsls	r1, r2, #8
 8005562:	687a      	ldr	r2, [r7, #4]
 8005564:	68d2      	ldr	r2, [r2, #12]
 8005566:	06d2      	lsls	r2, r2, #27
 8005568:	430a      	orrs	r2, r1
 800556a:	492a      	ldr	r1, [pc, #168]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 800556c:	4313      	orrs	r3, r2
 800556e:	610b      	str	r3, [r1, #16]
 8005570:	e027      	b.n	80055c2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	2b01      	cmp	r3, #1
 8005576:	d112      	bne.n	800559e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005578:	4b26      	ldr	r3, [pc, #152]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 800557a:	691b      	ldr	r3, [r3, #16]
 800557c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005580:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005584:	687a      	ldr	r2, [r7, #4]
 8005586:	6892      	ldr	r2, [r2, #8]
 8005588:	0211      	lsls	r1, r2, #8
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	6912      	ldr	r2, [r2, #16]
 800558e:	0852      	lsrs	r2, r2, #1
 8005590:	3a01      	subs	r2, #1
 8005592:	0552      	lsls	r2, r2, #21
 8005594:	430a      	orrs	r2, r1
 8005596:	491f      	ldr	r1, [pc, #124]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005598:	4313      	orrs	r3, r2
 800559a:	610b      	str	r3, [r1, #16]
 800559c:	e011      	b.n	80055c2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800559e:	4b1d      	ldr	r3, [pc, #116]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055a0:	691b      	ldr	r3, [r3, #16]
 80055a2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80055a6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	6892      	ldr	r2, [r2, #8]
 80055ae:	0211      	lsls	r1, r2, #8
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	6952      	ldr	r2, [r2, #20]
 80055b4:	0852      	lsrs	r2, r2, #1
 80055b6:	3a01      	subs	r2, #1
 80055b8:	0652      	lsls	r2, r2, #25
 80055ba:	430a      	orrs	r2, r1
 80055bc:	4915      	ldr	r1, [pc, #84]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055be:	4313      	orrs	r3, r2
 80055c0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80055c2:	4b14      	ldr	r3, [pc, #80]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a13      	ldr	r2, [pc, #76]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80055cc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055ce:	f7fc fea1 	bl	8002314 <HAL_GetTick>
 80055d2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80055d4:	e009      	b.n	80055ea <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80055d6:	f7fc fe9d 	bl	8002314 <HAL_GetTick>
 80055da:	4602      	mov	r2, r0
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	1ad3      	subs	r3, r2, r3
 80055e0:	2b02      	cmp	r3, #2
 80055e2:	d902      	bls.n	80055ea <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80055e4:	2303      	movs	r3, #3
 80055e6:	73fb      	strb	r3, [r7, #15]
          break;
 80055e8:	e005      	b.n	80055f6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80055ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d0ef      	beq.n	80055d6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80055f6:	7bfb      	ldrb	r3, [r7, #15]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d106      	bne.n	800560a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80055fc:	4b05      	ldr	r3, [pc, #20]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055fe:	691a      	ldr	r2, [r3, #16]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	699b      	ldr	r3, [r3, #24]
 8005604:	4903      	ldr	r1, [pc, #12]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005606:	4313      	orrs	r3, r2
 8005608:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800560a:	7bfb      	ldrb	r3, [r7, #15]
}
 800560c:	4618      	mov	r0, r3
 800560e:	3710      	adds	r7, #16
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	40021000 	.word	0x40021000

08005618 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b084      	sub	sp, #16
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d101      	bne.n	800562a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e095      	b.n	8005756 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800562e:	2b00      	cmp	r3, #0
 8005630:	d108      	bne.n	8005644 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800563a:	d009      	beq.n	8005650 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	61da      	str	r2, [r3, #28]
 8005642:	e005      	b.n	8005650 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800565c:	b2db      	uxtb	r3, r3
 800565e:	2b00      	cmp	r3, #0
 8005660:	d106      	bne.n	8005670 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f7fc fb6a 	bl	8001d44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2202      	movs	r2, #2
 8005674:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005686:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005690:	d902      	bls.n	8005698 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005692:	2300      	movs	r3, #0
 8005694:	60fb      	str	r3, [r7, #12]
 8005696:	e002      	b.n	800569e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005698:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800569c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80056a6:	d007      	beq.n	80056b8 <HAL_SPI_Init+0xa0>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056b0:	d002      	beq.n	80056b8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80056c8:	431a      	orrs	r2, r3
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	f003 0302 	and.w	r3, r3, #2
 80056d2:	431a      	orrs	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	695b      	ldr	r3, [r3, #20]
 80056d8:	f003 0301 	and.w	r3, r3, #1
 80056dc:	431a      	orrs	r2, r3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056e6:	431a      	orrs	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	69db      	ldr	r3, [r3, #28]
 80056ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056f0:	431a      	orrs	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a1b      	ldr	r3, [r3, #32]
 80056f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056fa:	ea42 0103 	orr.w	r1, r2, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005702:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	430a      	orrs	r2, r1
 800570c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	0c1b      	lsrs	r3, r3, #16
 8005714:	f003 0204 	and.w	r2, r3, #4
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800571c:	f003 0310 	and.w	r3, r3, #16
 8005720:	431a      	orrs	r2, r3
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005726:	f003 0308 	and.w	r3, r3, #8
 800572a:	431a      	orrs	r2, r3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005734:	ea42 0103 	orr.w	r1, r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	430a      	orrs	r2, r1
 8005744:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2200      	movs	r2, #0
 800574a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}

0800575e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800575e:	b580      	push	{r7, lr}
 8005760:	b088      	sub	sp, #32
 8005762:	af00      	add	r7, sp, #0
 8005764:	60f8      	str	r0, [r7, #12]
 8005766:	60b9      	str	r1, [r7, #8]
 8005768:	603b      	str	r3, [r7, #0]
 800576a:	4613      	mov	r3, r2
 800576c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800576e:	2300      	movs	r3, #0
 8005770:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005778:	2b01      	cmp	r3, #1
 800577a:	d101      	bne.n	8005780 <HAL_SPI_Transmit+0x22>
 800577c:	2302      	movs	r3, #2
 800577e:	e15f      	b.n	8005a40 <HAL_SPI_Transmit+0x2e2>
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005788:	f7fc fdc4 	bl	8002314 <HAL_GetTick>
 800578c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800578e:	88fb      	ldrh	r3, [r7, #6]
 8005790:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b01      	cmp	r3, #1
 800579c:	d002      	beq.n	80057a4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800579e:	2302      	movs	r3, #2
 80057a0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80057a2:	e148      	b.n	8005a36 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d002      	beq.n	80057b0 <HAL_SPI_Transmit+0x52>
 80057aa:	88fb      	ldrh	r3, [r7, #6]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d102      	bne.n	80057b6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80057b4:	e13f      	b.n	8005a36 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2203      	movs	r2, #3
 80057ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	68ba      	ldr	r2, [r7, #8]
 80057c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	88fa      	ldrh	r2, [r7, #6]
 80057ce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	88fa      	ldrh	r2, [r7, #6]
 80057d4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2200      	movs	r2, #0
 80057e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2200      	movs	r2, #0
 80057e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005800:	d10f      	bne.n	8005822 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005810:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005820:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800582c:	2b40      	cmp	r3, #64	@ 0x40
 800582e:	d007      	beq.n	8005840 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800583e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005848:	d94f      	bls.n	80058ea <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d002      	beq.n	8005858 <HAL_SPI_Transmit+0xfa>
 8005852:	8afb      	ldrh	r3, [r7, #22]
 8005854:	2b01      	cmp	r3, #1
 8005856:	d142      	bne.n	80058de <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800585c:	881a      	ldrh	r2, [r3, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005868:	1c9a      	adds	r2, r3, #2
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005872:	b29b      	uxth	r3, r3
 8005874:	3b01      	subs	r3, #1
 8005876:	b29a      	uxth	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800587c:	e02f      	b.n	80058de <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f003 0302 	and.w	r3, r3, #2
 8005888:	2b02      	cmp	r3, #2
 800588a:	d112      	bne.n	80058b2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005890:	881a      	ldrh	r2, [r3, #0]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800589c:	1c9a      	adds	r2, r3, #2
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	3b01      	subs	r3, #1
 80058aa:	b29a      	uxth	r2, r3
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80058b0:	e015      	b.n	80058de <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058b2:	f7fc fd2f 	bl	8002314 <HAL_GetTick>
 80058b6:	4602      	mov	r2, r0
 80058b8:	69bb      	ldr	r3, [r7, #24]
 80058ba:	1ad3      	subs	r3, r2, r3
 80058bc:	683a      	ldr	r2, [r7, #0]
 80058be:	429a      	cmp	r2, r3
 80058c0:	d803      	bhi.n	80058ca <HAL_SPI_Transmit+0x16c>
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058c8:	d102      	bne.n	80058d0 <HAL_SPI_Transmit+0x172>
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d106      	bne.n	80058de <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80058dc:	e0ab      	b.n	8005a36 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d1ca      	bne.n	800587e <HAL_SPI_Transmit+0x120>
 80058e8:	e080      	b.n	80059ec <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d002      	beq.n	80058f8 <HAL_SPI_Transmit+0x19a>
 80058f2:	8afb      	ldrh	r3, [r7, #22]
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d174      	bne.n	80059e2 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d912      	bls.n	8005928 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005906:	881a      	ldrh	r2, [r3, #0]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005912:	1c9a      	adds	r2, r3, #2
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800591c:	b29b      	uxth	r3, r3
 800591e:	3b02      	subs	r3, #2
 8005920:	b29a      	uxth	r2, r3
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005926:	e05c      	b.n	80059e2 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	330c      	adds	r3, #12
 8005932:	7812      	ldrb	r2, [r2, #0]
 8005934:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800593a:	1c5a      	adds	r2, r3, #1
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005944:	b29b      	uxth	r3, r3
 8005946:	3b01      	subs	r3, #1
 8005948:	b29a      	uxth	r2, r3
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800594e:	e048      	b.n	80059e2 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	f003 0302 	and.w	r3, r3, #2
 800595a:	2b02      	cmp	r3, #2
 800595c:	d12b      	bne.n	80059b6 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005962:	b29b      	uxth	r3, r3
 8005964:	2b01      	cmp	r3, #1
 8005966:	d912      	bls.n	800598e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800596c:	881a      	ldrh	r2, [r3, #0]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005978:	1c9a      	adds	r2, r3, #2
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005982:	b29b      	uxth	r3, r3
 8005984:	3b02      	subs	r3, #2
 8005986:	b29a      	uxth	r2, r3
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800598c:	e029      	b.n	80059e2 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	330c      	adds	r3, #12
 8005998:	7812      	ldrb	r2, [r2, #0]
 800599a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a0:	1c5a      	adds	r2, r3, #1
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	3b01      	subs	r3, #1
 80059ae:	b29a      	uxth	r2, r3
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059b4:	e015      	b.n	80059e2 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059b6:	f7fc fcad 	bl	8002314 <HAL_GetTick>
 80059ba:	4602      	mov	r2, r0
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	683a      	ldr	r2, [r7, #0]
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d803      	bhi.n	80059ce <HAL_SPI_Transmit+0x270>
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059cc:	d102      	bne.n	80059d4 <HAL_SPI_Transmit+0x276>
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d106      	bne.n	80059e2 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80059e0:	e029      	b.n	8005a36 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1b1      	bne.n	8005950 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059ec:	69ba      	ldr	r2, [r7, #24]
 80059ee:	6839      	ldr	r1, [r7, #0]
 80059f0:	68f8      	ldr	r0, [r7, #12]
 80059f2:	f000 fb69 	bl	80060c8 <SPI_EndRxTxTransaction>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d002      	beq.n	8005a02 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2220      	movs	r2, #32
 8005a00:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d10a      	bne.n	8005a20 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	613b      	str	r3, [r7, #16]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	613b      	str	r3, [r7, #16]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	613b      	str	r3, [r7, #16]
 8005a1e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d002      	beq.n	8005a2e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	77fb      	strb	r3, [r7, #31]
 8005a2c:	e003      	b.n	8005a36 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005a3e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3720      	adds	r7, #32
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b08a      	sub	sp, #40	@ 0x28
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
 8005a54:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a56:	2301      	movs	r3, #1
 8005a58:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d101      	bne.n	8005a6e <HAL_SPI_TransmitReceive+0x26>
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	e20a      	b.n	8005e84 <HAL_SPI_TransmitReceive+0x43c>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a76:	f7fc fc4d 	bl	8002314 <HAL_GetTick>
 8005a7a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005a82:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005a8a:	887b      	ldrh	r3, [r7, #2]
 8005a8c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005a8e:	887b      	ldrh	r3, [r7, #2]
 8005a90:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005a92:	7efb      	ldrb	r3, [r7, #27]
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d00e      	beq.n	8005ab6 <HAL_SPI_TransmitReceive+0x6e>
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a9e:	d106      	bne.n	8005aae <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d102      	bne.n	8005aae <HAL_SPI_TransmitReceive+0x66>
 8005aa8:	7efb      	ldrb	r3, [r7, #27]
 8005aaa:	2b04      	cmp	r3, #4
 8005aac:	d003      	beq.n	8005ab6 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005aae:	2302      	movs	r3, #2
 8005ab0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005ab4:	e1e0      	b.n	8005e78 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d005      	beq.n	8005ac8 <HAL_SPI_TransmitReceive+0x80>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d002      	beq.n	8005ac8 <HAL_SPI_TransmitReceive+0x80>
 8005ac2:	887b      	ldrh	r3, [r7, #2]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d103      	bne.n	8005ad0 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005ace:	e1d3      	b.n	8005e78 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	2b04      	cmp	r3, #4
 8005ada:	d003      	beq.n	8005ae4 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2205      	movs	r2, #5
 8005ae0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	887a      	ldrh	r2, [r7, #2]
 8005af4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	887a      	ldrh	r2, [r7, #2]
 8005afc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	68ba      	ldr	r2, [r7, #8]
 8005b04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	887a      	ldrh	r2, [r7, #2]
 8005b0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	887a      	ldrh	r2, [r7, #2]
 8005b10:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2200      	movs	r2, #0
 8005b16:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b26:	d802      	bhi.n	8005b2e <HAL_SPI_TransmitReceive+0xe6>
 8005b28:	8a3b      	ldrh	r3, [r7, #16]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d908      	bls.n	8005b40 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	685a      	ldr	r2, [r3, #4]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005b3c:	605a      	str	r2, [r3, #4]
 8005b3e:	e007      	b.n	8005b50 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	685a      	ldr	r2, [r3, #4]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005b4e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b5a:	2b40      	cmp	r3, #64	@ 0x40
 8005b5c:	d007      	beq.n	8005b6e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b6c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b76:	f240 8081 	bls.w	8005c7c <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d002      	beq.n	8005b88 <HAL_SPI_TransmitReceive+0x140>
 8005b82:	8a7b      	ldrh	r3, [r7, #18]
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d16d      	bne.n	8005c64 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b8c:	881a      	ldrh	r2, [r3, #0]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b98:	1c9a      	adds	r2, r3, #2
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	3b01      	subs	r3, #1
 8005ba6:	b29a      	uxth	r2, r3
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bac:	e05a      	b.n	8005c64 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	f003 0302 	and.w	r3, r3, #2
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d11b      	bne.n	8005bf4 <HAL_SPI_TransmitReceive+0x1ac>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d016      	beq.n	8005bf4 <HAL_SPI_TransmitReceive+0x1ac>
 8005bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d113      	bne.n	8005bf4 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bd0:	881a      	ldrh	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bdc:	1c9a      	adds	r2, r3, #2
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	3b01      	subs	r3, #1
 8005bea:	b29a      	uxth	r2, r3
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d11c      	bne.n	8005c3c <HAL_SPI_TransmitReceive+0x1f4>
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d016      	beq.n	8005c3c <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68da      	ldr	r2, [r3, #12]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c18:	b292      	uxth	r2, r2
 8005c1a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c20:	1c9a      	adds	r2, r3, #2
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	3b01      	subs	r3, #1
 8005c30:	b29a      	uxth	r2, r3
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005c3c:	f7fc fb6a 	bl	8002314 <HAL_GetTick>
 8005c40:	4602      	mov	r2, r0
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d80b      	bhi.n	8005c64 <HAL_SPI_TransmitReceive+0x21c>
 8005c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c52:	d007      	beq.n	8005c64 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8005c54:	2303      	movs	r3, #3
 8005c56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005c62:	e109      	b.n	8005e78 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d19f      	bne.n	8005bae <HAL_SPI_TransmitReceive+0x166>
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d199      	bne.n	8005bae <HAL_SPI_TransmitReceive+0x166>
 8005c7a:	e0e3      	b.n	8005e44 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d003      	beq.n	8005c8c <HAL_SPI_TransmitReceive+0x244>
 8005c84:	8a7b      	ldrh	r3, [r7, #18]
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	f040 80cf 	bne.w	8005e2a <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d912      	bls.n	8005cbc <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c9a:	881a      	ldrh	r2, [r3, #0]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ca6:	1c9a      	adds	r2, r3, #2
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	3b02      	subs	r3, #2
 8005cb4:	b29a      	uxth	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005cba:	e0b6      	b.n	8005e2a <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	330c      	adds	r3, #12
 8005cc6:	7812      	ldrb	r2, [r2, #0]
 8005cc8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cce:	1c5a      	adds	r2, r3, #1
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	3b01      	subs	r3, #1
 8005cdc:	b29a      	uxth	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ce2:	e0a2      	b.n	8005e2a <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f003 0302 	and.w	r3, r3, #2
 8005cee:	2b02      	cmp	r3, #2
 8005cf0:	d134      	bne.n	8005d5c <HAL_SPI_TransmitReceive+0x314>
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d02f      	beq.n	8005d5c <HAL_SPI_TransmitReceive+0x314>
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d12c      	bne.n	8005d5c <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d912      	bls.n	8005d32 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d10:	881a      	ldrh	r2, [r3, #0]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d1c:	1c9a      	adds	r2, r3, #2
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	3b02      	subs	r3, #2
 8005d2a:	b29a      	uxth	r2, r3
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d30:	e012      	b.n	8005d58 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	330c      	adds	r3, #12
 8005d3c:	7812      	ldrb	r2, [r2, #0]
 8005d3e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d44:	1c5a      	adds	r2, r3, #1
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	3b01      	subs	r3, #1
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	f003 0301 	and.w	r3, r3, #1
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d148      	bne.n	8005dfc <HAL_SPI_TransmitReceive+0x3b4>
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d042      	beq.n	8005dfc <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d923      	bls.n	8005dca <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68da      	ldr	r2, [r3, #12]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8c:	b292      	uxth	r2, r2
 8005d8e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d94:	1c9a      	adds	r2, r3, #2
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	3b02      	subs	r3, #2
 8005da4:	b29a      	uxth	r2, r3
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d81f      	bhi.n	8005df8 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	685a      	ldr	r2, [r3, #4]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005dc6:	605a      	str	r2, [r3, #4]
 8005dc8:	e016      	b.n	8005df8 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f103 020c 	add.w	r2, r3, #12
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dd6:	7812      	ldrb	r2, [r2, #0]
 8005dd8:	b2d2      	uxtb	r2, r2
 8005dda:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005de0:	1c5a      	adds	r2, r3, #1
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	3b01      	subs	r3, #1
 8005df0:	b29a      	uxth	r2, r3
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005dfc:	f7fc fa8a 	bl	8002314 <HAL_GetTick>
 8005e00:	4602      	mov	r2, r0
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	1ad3      	subs	r3, r2, r3
 8005e06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d803      	bhi.n	8005e14 <HAL_SPI_TransmitReceive+0x3cc>
 8005e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e12:	d102      	bne.n	8005e1a <HAL_SPI_TransmitReceive+0x3d2>
 8005e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d107      	bne.n	8005e2a <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005e28:	e026      	b.n	8005e78 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	f47f af57 	bne.w	8005ce4 <HAL_SPI_TransmitReceive+0x29c>
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	f47f af50 	bne.w	8005ce4 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e44:	69fa      	ldr	r2, [r7, #28]
 8005e46:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f000 f93d 	bl	80060c8 <SPI_EndRxTxTransaction>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d005      	beq.n	8005e60 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2220      	movs	r2, #32
 8005e5e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d003      	beq.n	8005e70 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e6e:	e003      	b.n	8005e78 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005e80:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3728      	adds	r7, #40	@ 0x28
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b088      	sub	sp, #32
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	603b      	str	r3, [r7, #0]
 8005e98:	4613      	mov	r3, r2
 8005e9a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e9c:	f7fc fa3a 	bl	8002314 <HAL_GetTick>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ea4:	1a9b      	subs	r3, r3, r2
 8005ea6:	683a      	ldr	r2, [r7, #0]
 8005ea8:	4413      	add	r3, r2
 8005eaa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005eac:	f7fc fa32 	bl	8002314 <HAL_GetTick>
 8005eb0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005eb2:	4b39      	ldr	r3, [pc, #228]	@ (8005f98 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	015b      	lsls	r3, r3, #5
 8005eb8:	0d1b      	lsrs	r3, r3, #20
 8005eba:	69fa      	ldr	r2, [r7, #28]
 8005ebc:	fb02 f303 	mul.w	r3, r2, r3
 8005ec0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ec2:	e054      	b.n	8005f6e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eca:	d050      	beq.n	8005f6e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ecc:	f7fc fa22 	bl	8002314 <HAL_GetTick>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	69fa      	ldr	r2, [r7, #28]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d902      	bls.n	8005ee2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005edc:	69fb      	ldr	r3, [r7, #28]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d13d      	bne.n	8005f5e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	685a      	ldr	r2, [r3, #4]
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ef0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005efa:	d111      	bne.n	8005f20 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f04:	d004      	beq.n	8005f10 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f0e:	d107      	bne.n	8005f20 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f28:	d10f      	bne.n	8005f4a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f38:	601a      	str	r2, [r3, #0]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e017      	b.n	8005f8e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d101      	bne.n	8005f68 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005f64:	2300      	movs	r3, #0
 8005f66:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	3b01      	subs	r3, #1
 8005f6c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	689a      	ldr	r2, [r3, #8]
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	4013      	ands	r3, r2
 8005f78:	68ba      	ldr	r2, [r7, #8]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	bf0c      	ite	eq
 8005f7e:	2301      	moveq	r3, #1
 8005f80:	2300      	movne	r3, #0
 8005f82:	b2db      	uxtb	r3, r3
 8005f84:	461a      	mov	r2, r3
 8005f86:	79fb      	ldrb	r3, [r7, #7]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d19b      	bne.n	8005ec4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3720      	adds	r7, #32
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	20000010 	.word	0x20000010

08005f9c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b08a      	sub	sp, #40	@ 0x28
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	607a      	str	r2, [r7, #4]
 8005fa8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005faa:	2300      	movs	r3, #0
 8005fac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005fae:	f7fc f9b1 	bl	8002314 <HAL_GetTick>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb6:	1a9b      	subs	r3, r3, r2
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	4413      	add	r3, r2
 8005fbc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005fbe:	f7fc f9a9 	bl	8002314 <HAL_GetTick>
 8005fc2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	330c      	adds	r3, #12
 8005fca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005fcc:	4b3d      	ldr	r3, [pc, #244]	@ (80060c4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	4613      	mov	r3, r2
 8005fd2:	009b      	lsls	r3, r3, #2
 8005fd4:	4413      	add	r3, r2
 8005fd6:	00da      	lsls	r2, r3, #3
 8005fd8:	1ad3      	subs	r3, r2, r3
 8005fda:	0d1b      	lsrs	r3, r3, #20
 8005fdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fde:	fb02 f303 	mul.w	r3, r2, r3
 8005fe2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005fe4:	e060      	b.n	80060a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005fec:	d107      	bne.n	8005ffe <SPI_WaitFifoStateUntilTimeout+0x62>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d104      	bne.n	8005ffe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005ffc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006004:	d050      	beq.n	80060a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006006:	f7fc f985 	bl	8002314 <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	6a3b      	ldr	r3, [r7, #32]
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006012:	429a      	cmp	r2, r3
 8006014:	d902      	bls.n	800601c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006018:	2b00      	cmp	r3, #0
 800601a:	d13d      	bne.n	8006098 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	685a      	ldr	r2, [r3, #4]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800602a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006034:	d111      	bne.n	800605a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800603e:	d004      	beq.n	800604a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006048:	d107      	bne.n	800605a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006058:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800605e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006062:	d10f      	bne.n	8006084 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006082:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2200      	movs	r2, #0
 8006090:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006094:	2303      	movs	r3, #3
 8006096:	e010      	b.n	80060ba <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006098:	69bb      	ldr	r3, [r7, #24]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d101      	bne.n	80060a2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800609e:	2300      	movs	r3, #0
 80060a0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	3b01      	subs	r3, #1
 80060a6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	689a      	ldr	r2, [r3, #8]
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	4013      	ands	r3, r2
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d196      	bne.n	8005fe6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80060b8:	2300      	movs	r3, #0
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3728      	adds	r7, #40	@ 0x28
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	20000010 	.word	0x20000010

080060c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b086      	sub	sp, #24
 80060cc:	af02      	add	r7, sp, #8
 80060ce:	60f8      	str	r0, [r7, #12]
 80060d0:	60b9      	str	r1, [r7, #8]
 80060d2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	9300      	str	r3, [sp, #0]
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	2200      	movs	r2, #0
 80060dc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80060e0:	68f8      	ldr	r0, [r7, #12]
 80060e2:	f7ff ff5b 	bl	8005f9c <SPI_WaitFifoStateUntilTimeout>
 80060e6:	4603      	mov	r3, r0
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d007      	beq.n	80060fc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060f0:	f043 0220 	orr.w	r2, r3, #32
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80060f8:	2303      	movs	r3, #3
 80060fa:	e027      	b.n	800614c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	9300      	str	r3, [sp, #0]
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	2200      	movs	r2, #0
 8006104:	2180      	movs	r1, #128	@ 0x80
 8006106:	68f8      	ldr	r0, [r7, #12]
 8006108:	f7ff fec0 	bl	8005e8c <SPI_WaitFlagStateUntilTimeout>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d007      	beq.n	8006122 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006116:	f043 0220 	orr.w	r2, r3, #32
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e014      	b.n	800614c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	2200      	movs	r2, #0
 800612a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800612e:	68f8      	ldr	r0, [r7, #12]
 8006130:	f7ff ff34 	bl	8005f9c <SPI_WaitFifoStateUntilTimeout>
 8006134:	4603      	mov	r3, r0
 8006136:	2b00      	cmp	r3, #0
 8006138:	d007      	beq.n	800614a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800613e:	f043 0220 	orr.w	r2, r3, #32
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	e000      	b.n	800614c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3710      	adds	r7, #16
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d101      	bne.n	8006166 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e049      	b.n	80061fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800616c:	b2db      	uxtb	r3, r3
 800616e:	2b00      	cmp	r3, #0
 8006170:	d106      	bne.n	8006180 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7fb fe26 	bl	8001dcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2202      	movs	r2, #2
 8006184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	3304      	adds	r3, #4
 8006190:	4619      	mov	r1, r3
 8006192:	4610      	mov	r0, r2
 8006194:	f000 fb06 	bl	80067a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061f8:	2300      	movs	r3, #0
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3708      	adds	r7, #8
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
	...

08006204 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b01      	cmp	r3, #1
 8006216:	d001      	beq.n	800621c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e033      	b.n	8006284 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2202      	movs	r2, #2
 8006220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a19      	ldr	r2, [pc, #100]	@ (8006290 <HAL_TIM_Base_Start+0x8c>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d009      	beq.n	8006242 <HAL_TIM_Base_Start+0x3e>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006236:	d004      	beq.n	8006242 <HAL_TIM_Base_Start+0x3e>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a15      	ldr	r2, [pc, #84]	@ (8006294 <HAL_TIM_Base_Start+0x90>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d115      	bne.n	800626e <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	689a      	ldr	r2, [r3, #8]
 8006248:	4b13      	ldr	r3, [pc, #76]	@ (8006298 <HAL_TIM_Base_Start+0x94>)
 800624a:	4013      	ands	r3, r2
 800624c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2b06      	cmp	r3, #6
 8006252:	d015      	beq.n	8006280 <HAL_TIM_Base_Start+0x7c>
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800625a:	d011      	beq.n	8006280 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f042 0201 	orr.w	r2, r2, #1
 800626a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800626c:	e008      	b.n	8006280 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f042 0201 	orr.w	r2, r2, #1
 800627c:	601a      	str	r2, [r3, #0]
 800627e:	e000      	b.n	8006282 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006280:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006282:	2300      	movs	r3, #0
}
 8006284:	4618      	mov	r0, r3
 8006286:	3714      	adds	r7, #20
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr
 8006290:	40012c00 	.word	0x40012c00
 8006294:	40014000 	.word	0x40014000
 8006298:	00010007 	.word	0x00010007

0800629c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b082      	sub	sp, #8
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d101      	bne.n	80062ae <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e049      	b.n	8006342 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d106      	bne.n	80062c8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 f841 	bl	800634a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2202      	movs	r2, #2
 80062cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	3304      	adds	r3, #4
 80062d8:	4619      	mov	r1, r3
 80062da:	4610      	mov	r0, r2
 80062dc:	f000 fa62 	bl	80067a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3708      	adds	r7, #8
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}

0800634a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800634a:	b480      	push	{r7}
 800634c:	b083      	sub	sp, #12
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006352:	bf00      	nop
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
	...

08006360 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b084      	sub	sp, #16
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d109      	bne.n	8006384 <HAL_TIM_OC_Start+0x24>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006376:	b2db      	uxtb	r3, r3
 8006378:	2b01      	cmp	r3, #1
 800637a:	bf14      	ite	ne
 800637c:	2301      	movne	r3, #1
 800637e:	2300      	moveq	r3, #0
 8006380:	b2db      	uxtb	r3, r3
 8006382:	e03c      	b.n	80063fe <HAL_TIM_OC_Start+0x9e>
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	2b04      	cmp	r3, #4
 8006388:	d109      	bne.n	800639e <HAL_TIM_OC_Start+0x3e>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006390:	b2db      	uxtb	r3, r3
 8006392:	2b01      	cmp	r3, #1
 8006394:	bf14      	ite	ne
 8006396:	2301      	movne	r3, #1
 8006398:	2300      	moveq	r3, #0
 800639a:	b2db      	uxtb	r3, r3
 800639c:	e02f      	b.n	80063fe <HAL_TIM_OC_Start+0x9e>
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	2b08      	cmp	r3, #8
 80063a2:	d109      	bne.n	80063b8 <HAL_TIM_OC_Start+0x58>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	bf14      	ite	ne
 80063b0:	2301      	movne	r3, #1
 80063b2:	2300      	moveq	r3, #0
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	e022      	b.n	80063fe <HAL_TIM_OC_Start+0x9e>
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	2b0c      	cmp	r3, #12
 80063bc:	d109      	bne.n	80063d2 <HAL_TIM_OC_Start+0x72>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	bf14      	ite	ne
 80063ca:	2301      	movne	r3, #1
 80063cc:	2300      	moveq	r3, #0
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	e015      	b.n	80063fe <HAL_TIM_OC_Start+0x9e>
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	2b10      	cmp	r3, #16
 80063d6:	d109      	bne.n	80063ec <HAL_TIM_OC_Start+0x8c>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	bf14      	ite	ne
 80063e4:	2301      	movne	r3, #1
 80063e6:	2300      	moveq	r3, #0
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	e008      	b.n	80063fe <HAL_TIM_OC_Start+0x9e>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	bf14      	ite	ne
 80063f8:	2301      	movne	r3, #1
 80063fa:	2300      	moveq	r3, #0
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d001      	beq.n	8006406 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	e07e      	b.n	8006504 <HAL_TIM_OC_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d104      	bne.n	8006416 <HAL_TIM_OC_Start+0xb6>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2202      	movs	r2, #2
 8006410:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006414:	e023      	b.n	800645e <HAL_TIM_OC_Start+0xfe>
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	2b04      	cmp	r3, #4
 800641a:	d104      	bne.n	8006426 <HAL_TIM_OC_Start+0xc6>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2202      	movs	r2, #2
 8006420:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006424:	e01b      	b.n	800645e <HAL_TIM_OC_Start+0xfe>
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	2b08      	cmp	r3, #8
 800642a:	d104      	bne.n	8006436 <HAL_TIM_OC_Start+0xd6>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2202      	movs	r2, #2
 8006430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006434:	e013      	b.n	800645e <HAL_TIM_OC_Start+0xfe>
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	2b0c      	cmp	r3, #12
 800643a:	d104      	bne.n	8006446 <HAL_TIM_OC_Start+0xe6>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2202      	movs	r2, #2
 8006440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006444:	e00b      	b.n	800645e <HAL_TIM_OC_Start+0xfe>
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	2b10      	cmp	r3, #16
 800644a:	d104      	bne.n	8006456 <HAL_TIM_OC_Start+0xf6>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2202      	movs	r2, #2
 8006450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006454:	e003      	b.n	800645e <HAL_TIM_OC_Start+0xfe>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2202      	movs	r2, #2
 800645a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2201      	movs	r2, #1
 8006464:	6839      	ldr	r1, [r7, #0]
 8006466:	4618      	mov	r0, r3
 8006468:	f000 fd18 	bl	8006e9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a26      	ldr	r2, [pc, #152]	@ (800650c <HAL_TIM_OC_Start+0x1ac>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d009      	beq.n	800648a <HAL_TIM_OC_Start+0x12a>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a25      	ldr	r2, [pc, #148]	@ (8006510 <HAL_TIM_OC_Start+0x1b0>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d004      	beq.n	800648a <HAL_TIM_OC_Start+0x12a>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a23      	ldr	r2, [pc, #140]	@ (8006514 <HAL_TIM_OC_Start+0x1b4>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d101      	bne.n	800648e <HAL_TIM_OC_Start+0x12e>
 800648a:	2301      	movs	r3, #1
 800648c:	e000      	b.n	8006490 <HAL_TIM_OC_Start+0x130>
 800648e:	2300      	movs	r3, #0
 8006490:	2b00      	cmp	r3, #0
 8006492:	d007      	beq.n	80064a4 <HAL_TIM_OC_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80064a2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a18      	ldr	r2, [pc, #96]	@ (800650c <HAL_TIM_OC_Start+0x1ac>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d009      	beq.n	80064c2 <HAL_TIM_OC_Start+0x162>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064b6:	d004      	beq.n	80064c2 <HAL_TIM_OC_Start+0x162>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a14      	ldr	r2, [pc, #80]	@ (8006510 <HAL_TIM_OC_Start+0x1b0>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d115      	bne.n	80064ee <HAL_TIM_OC_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	689a      	ldr	r2, [r3, #8]
 80064c8:	4b13      	ldr	r3, [pc, #76]	@ (8006518 <HAL_TIM_OC_Start+0x1b8>)
 80064ca:	4013      	ands	r3, r2
 80064cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2b06      	cmp	r3, #6
 80064d2:	d015      	beq.n	8006500 <HAL_TIM_OC_Start+0x1a0>
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064da:	d011      	beq.n	8006500 <HAL_TIM_OC_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f042 0201 	orr.w	r2, r2, #1
 80064ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064ec:	e008      	b.n	8006500 <HAL_TIM_OC_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f042 0201 	orr.w	r2, r2, #1
 80064fc:	601a      	str	r2, [r3, #0]
 80064fe:	e000      	b.n	8006502 <HAL_TIM_OC_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006500:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006502:	2300      	movs	r3, #0
}
 8006504:	4618      	mov	r0, r3
 8006506:	3710      	adds	r7, #16
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}
 800650c:	40012c00 	.word	0x40012c00
 8006510:	40014000 	.word	0x40014000
 8006514:	40014400 	.word	0x40014400
 8006518:	00010007 	.word	0x00010007

0800651c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b086      	sub	sp, #24
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006528:	2300      	movs	r3, #0
 800652a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006532:	2b01      	cmp	r3, #1
 8006534:	d101      	bne.n	800653a <HAL_TIM_OC_ConfigChannel+0x1e>
 8006536:	2302      	movs	r3, #2
 8006538:	e066      	b.n	8006608 <HAL_TIM_OC_ConfigChannel+0xec>
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2201      	movs	r2, #1
 800653e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2b14      	cmp	r3, #20
 8006546:	d857      	bhi.n	80065f8 <HAL_TIM_OC_ConfigChannel+0xdc>
 8006548:	a201      	add	r2, pc, #4	@ (adr r2, 8006550 <HAL_TIM_OC_ConfigChannel+0x34>)
 800654a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800654e:	bf00      	nop
 8006550:	080065a5 	.word	0x080065a5
 8006554:	080065f9 	.word	0x080065f9
 8006558:	080065f9 	.word	0x080065f9
 800655c:	080065f9 	.word	0x080065f9
 8006560:	080065b3 	.word	0x080065b3
 8006564:	080065f9 	.word	0x080065f9
 8006568:	080065f9 	.word	0x080065f9
 800656c:	080065f9 	.word	0x080065f9
 8006570:	080065c1 	.word	0x080065c1
 8006574:	080065f9 	.word	0x080065f9
 8006578:	080065f9 	.word	0x080065f9
 800657c:	080065f9 	.word	0x080065f9
 8006580:	080065cf 	.word	0x080065cf
 8006584:	080065f9 	.word	0x080065f9
 8006588:	080065f9 	.word	0x080065f9
 800658c:	080065f9 	.word	0x080065f9
 8006590:	080065dd 	.word	0x080065dd
 8006594:	080065f9 	.word	0x080065f9
 8006598:	080065f9 	.word	0x080065f9
 800659c:	080065f9 	.word	0x080065f9
 80065a0:	080065eb 	.word	0x080065eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68b9      	ldr	r1, [r7, #8]
 80065aa:	4618      	mov	r0, r3
 80065ac:	f000 f95e 	bl	800686c <TIM_OC1_SetConfig>
      break;
 80065b0:	e025      	b.n	80065fe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	68b9      	ldr	r1, [r7, #8]
 80065b8:	4618      	mov	r0, r3
 80065ba:	f000 f9d3 	bl	8006964 <TIM_OC2_SetConfig>
      break;
 80065be:	e01e      	b.n	80065fe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68b9      	ldr	r1, [r7, #8]
 80065c6:	4618      	mov	r0, r3
 80065c8:	f000 fa46 	bl	8006a58 <TIM_OC3_SetConfig>
      break;
 80065cc:	e017      	b.n	80065fe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68b9      	ldr	r1, [r7, #8]
 80065d4:	4618      	mov	r0, r3
 80065d6:	f000 fab7 	bl	8006b48 <TIM_OC4_SetConfig>
      break;
 80065da:	e010      	b.n	80065fe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68b9      	ldr	r1, [r7, #8]
 80065e2:	4618      	mov	r0, r3
 80065e4:	f000 fb0e 	bl	8006c04 <TIM_OC5_SetConfig>
      break;
 80065e8:	e009      	b.n	80065fe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68b9      	ldr	r1, [r7, #8]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f000 fb5f 	bl	8006cb4 <TIM_OC6_SetConfig>
      break;
 80065f6:	e002      	b.n	80065fe <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	75fb      	strb	r3, [r7, #23]
      break;
 80065fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2200      	movs	r2, #0
 8006602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006606:	7dfb      	ldrb	r3, [r7, #23]
}
 8006608:	4618      	mov	r0, r3
 800660a:	3718      	adds	r7, #24
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}

08006610 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b084      	sub	sp, #16
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800661a:	2300      	movs	r3, #0
 800661c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006624:	2b01      	cmp	r3, #1
 8006626:	d101      	bne.n	800662c <HAL_TIM_ConfigClockSource+0x1c>
 8006628:	2302      	movs	r3, #2
 800662a:	e0b6      	b.n	800679a <HAL_TIM_ConfigClockSource+0x18a>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2202      	movs	r2, #2
 8006638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800664a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800664e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006656:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68ba      	ldr	r2, [r7, #8]
 800665e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006668:	d03e      	beq.n	80066e8 <HAL_TIM_ConfigClockSource+0xd8>
 800666a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800666e:	f200 8087 	bhi.w	8006780 <HAL_TIM_ConfigClockSource+0x170>
 8006672:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006676:	f000 8086 	beq.w	8006786 <HAL_TIM_ConfigClockSource+0x176>
 800667a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800667e:	d87f      	bhi.n	8006780 <HAL_TIM_ConfigClockSource+0x170>
 8006680:	2b70      	cmp	r3, #112	@ 0x70
 8006682:	d01a      	beq.n	80066ba <HAL_TIM_ConfigClockSource+0xaa>
 8006684:	2b70      	cmp	r3, #112	@ 0x70
 8006686:	d87b      	bhi.n	8006780 <HAL_TIM_ConfigClockSource+0x170>
 8006688:	2b60      	cmp	r3, #96	@ 0x60
 800668a:	d050      	beq.n	800672e <HAL_TIM_ConfigClockSource+0x11e>
 800668c:	2b60      	cmp	r3, #96	@ 0x60
 800668e:	d877      	bhi.n	8006780 <HAL_TIM_ConfigClockSource+0x170>
 8006690:	2b50      	cmp	r3, #80	@ 0x50
 8006692:	d03c      	beq.n	800670e <HAL_TIM_ConfigClockSource+0xfe>
 8006694:	2b50      	cmp	r3, #80	@ 0x50
 8006696:	d873      	bhi.n	8006780 <HAL_TIM_ConfigClockSource+0x170>
 8006698:	2b40      	cmp	r3, #64	@ 0x40
 800669a:	d058      	beq.n	800674e <HAL_TIM_ConfigClockSource+0x13e>
 800669c:	2b40      	cmp	r3, #64	@ 0x40
 800669e:	d86f      	bhi.n	8006780 <HAL_TIM_ConfigClockSource+0x170>
 80066a0:	2b30      	cmp	r3, #48	@ 0x30
 80066a2:	d064      	beq.n	800676e <HAL_TIM_ConfigClockSource+0x15e>
 80066a4:	2b30      	cmp	r3, #48	@ 0x30
 80066a6:	d86b      	bhi.n	8006780 <HAL_TIM_ConfigClockSource+0x170>
 80066a8:	2b20      	cmp	r3, #32
 80066aa:	d060      	beq.n	800676e <HAL_TIM_ConfigClockSource+0x15e>
 80066ac:	2b20      	cmp	r3, #32
 80066ae:	d867      	bhi.n	8006780 <HAL_TIM_ConfigClockSource+0x170>
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d05c      	beq.n	800676e <HAL_TIM_ConfigClockSource+0x15e>
 80066b4:	2b10      	cmp	r3, #16
 80066b6:	d05a      	beq.n	800676e <HAL_TIM_ConfigClockSource+0x15e>
 80066b8:	e062      	b.n	8006780 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066ca:	f000 fbc7 	bl	8006e5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80066dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	68ba      	ldr	r2, [r7, #8]
 80066e4:	609a      	str	r2, [r3, #8]
      break;
 80066e6:	e04f      	b.n	8006788 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066f8:	f000 fbb0 	bl	8006e5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	689a      	ldr	r2, [r3, #8]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800670a:	609a      	str	r2, [r3, #8]
      break;
 800670c:	e03c      	b.n	8006788 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800671a:	461a      	mov	r2, r3
 800671c:	f000 fb24 	bl	8006d68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2150      	movs	r1, #80	@ 0x50
 8006726:	4618      	mov	r0, r3
 8006728:	f000 fb7d 	bl	8006e26 <TIM_ITRx_SetConfig>
      break;
 800672c:	e02c      	b.n	8006788 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800673a:	461a      	mov	r2, r3
 800673c:	f000 fb43 	bl	8006dc6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2160      	movs	r1, #96	@ 0x60
 8006746:	4618      	mov	r0, r3
 8006748:	f000 fb6d 	bl	8006e26 <TIM_ITRx_SetConfig>
      break;
 800674c:	e01c      	b.n	8006788 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800675a:	461a      	mov	r2, r3
 800675c:	f000 fb04 	bl	8006d68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2140      	movs	r1, #64	@ 0x40
 8006766:	4618      	mov	r0, r3
 8006768:	f000 fb5d 	bl	8006e26 <TIM_ITRx_SetConfig>
      break;
 800676c:	e00c      	b.n	8006788 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4619      	mov	r1, r3
 8006778:	4610      	mov	r0, r2
 800677a:	f000 fb54 	bl	8006e26 <TIM_ITRx_SetConfig>
      break;
 800677e:	e003      	b.n	8006788 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	73fb      	strb	r3, [r7, #15]
      break;
 8006784:	e000      	b.n	8006788 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006786:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006798:	7bfb      	ldrb	r3, [r7, #15]
}
 800679a:	4618      	mov	r0, r3
 800679c:	3710      	adds	r7, #16
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}
	...

080067a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b085      	sub	sp, #20
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
 80067ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4a2a      	ldr	r2, [pc, #168]	@ (8006860 <TIM_Base_SetConfig+0xbc>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d003      	beq.n	80067c4 <TIM_Base_SetConfig+0x20>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067c2:	d108      	bne.n	80067d6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a21      	ldr	r2, [pc, #132]	@ (8006860 <TIM_Base_SetConfig+0xbc>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d00b      	beq.n	80067f6 <TIM_Base_SetConfig+0x52>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067e4:	d007      	beq.n	80067f6 <TIM_Base_SetConfig+0x52>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	4a1e      	ldr	r2, [pc, #120]	@ (8006864 <TIM_Base_SetConfig+0xc0>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d003      	beq.n	80067f6 <TIM_Base_SetConfig+0x52>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a1d      	ldr	r2, [pc, #116]	@ (8006868 <TIM_Base_SetConfig+0xc4>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d108      	bne.n	8006808 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	68fa      	ldr	r2, [r7, #12]
 8006804:	4313      	orrs	r3, r2
 8006806:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	695b      	ldr	r3, [r3, #20]
 8006812:	4313      	orrs	r3, r2
 8006814:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	68fa      	ldr	r2, [r7, #12]
 800681a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	689a      	ldr	r2, [r3, #8]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	681a      	ldr	r2, [r3, #0]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a0c      	ldr	r2, [pc, #48]	@ (8006860 <TIM_Base_SetConfig+0xbc>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d007      	beq.n	8006844 <TIM_Base_SetConfig+0xa0>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	4a0b      	ldr	r2, [pc, #44]	@ (8006864 <TIM_Base_SetConfig+0xc0>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d003      	beq.n	8006844 <TIM_Base_SetConfig+0xa0>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4a0a      	ldr	r2, [pc, #40]	@ (8006868 <TIM_Base_SetConfig+0xc4>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d103      	bne.n	800684c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	691a      	ldr	r2, [r3, #16]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2201      	movs	r2, #1
 8006850:	615a      	str	r2, [r3, #20]
}
 8006852:	bf00      	nop
 8006854:	3714      	adds	r7, #20
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	40012c00 	.word	0x40012c00
 8006864:	40014000 	.word	0x40014000
 8006868:	40014400 	.word	0x40014400

0800686c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800686c:	b480      	push	{r7}
 800686e:	b087      	sub	sp, #28
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a1b      	ldr	r3, [r3, #32]
 800687a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6a1b      	ldr	r3, [r3, #32]
 8006880:	f023 0201 	bic.w	r2, r3, #1
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800689a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800689e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f023 0303 	bic.w	r3, r3, #3
 80068a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68fa      	ldr	r2, [r7, #12]
 80068ae:	4313      	orrs	r3, r2
 80068b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	f023 0302 	bic.w	r3, r3, #2
 80068b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	697a      	ldr	r2, [r7, #20]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	4a24      	ldr	r2, [pc, #144]	@ (8006958 <TIM_OC1_SetConfig+0xec>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d007      	beq.n	80068dc <TIM_OC1_SetConfig+0x70>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a23      	ldr	r2, [pc, #140]	@ (800695c <TIM_OC1_SetConfig+0xf0>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d003      	beq.n	80068dc <TIM_OC1_SetConfig+0x70>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a22      	ldr	r2, [pc, #136]	@ (8006960 <TIM_OC1_SetConfig+0xf4>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d10c      	bne.n	80068f6 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f023 0308 	bic.w	r3, r3, #8
 80068e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	697a      	ldr	r2, [r7, #20]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	f023 0304 	bic.w	r3, r3, #4
 80068f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a17      	ldr	r2, [pc, #92]	@ (8006958 <TIM_OC1_SetConfig+0xec>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d007      	beq.n	800690e <TIM_OC1_SetConfig+0xa2>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a16      	ldr	r2, [pc, #88]	@ (800695c <TIM_OC1_SetConfig+0xf0>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d003      	beq.n	800690e <TIM_OC1_SetConfig+0xa2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a15      	ldr	r2, [pc, #84]	@ (8006960 <TIM_OC1_SetConfig+0xf4>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d111      	bne.n	8006932 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006914:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800691c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	693a      	ldr	r2, [r7, #16]
 8006924:	4313      	orrs	r3, r2
 8006926:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	699b      	ldr	r3, [r3, #24]
 800692c:	693a      	ldr	r2, [r7, #16]
 800692e:	4313      	orrs	r3, r2
 8006930:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	685a      	ldr	r2, [r3, #4]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	697a      	ldr	r2, [r7, #20]
 800694a:	621a      	str	r2, [r3, #32]
}
 800694c:	bf00      	nop
 800694e:	371c      	adds	r7, #28
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr
 8006958:	40012c00 	.word	0x40012c00
 800695c:	40014000 	.word	0x40014000
 8006960:	40014400 	.word	0x40014400

08006964 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006964:	b480      	push	{r7}
 8006966:	b087      	sub	sp, #28
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6a1b      	ldr	r3, [r3, #32]
 8006972:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6a1b      	ldr	r3, [r3, #32]
 8006978:	f023 0210 	bic.w	r2, r3, #16
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	699b      	ldr	r3, [r3, #24]
 800698a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006992:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800699e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	021b      	lsls	r3, r3, #8
 80069a6:	68fa      	ldr	r2, [r7, #12]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	f023 0320 	bic.w	r3, r3, #32
 80069b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	011b      	lsls	r3, r3, #4
 80069ba:	697a      	ldr	r2, [r7, #20]
 80069bc:	4313      	orrs	r3, r2
 80069be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	4a22      	ldr	r2, [pc, #136]	@ (8006a4c <TIM_OC2_SetConfig+0xe8>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d10d      	bne.n	80069e4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	68db      	ldr	r3, [r3, #12]
 80069d4:	011b      	lsls	r3, r3, #4
 80069d6:	697a      	ldr	r2, [r7, #20]
 80069d8:	4313      	orrs	r3, r2
 80069da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a19      	ldr	r2, [pc, #100]	@ (8006a4c <TIM_OC2_SetConfig+0xe8>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d007      	beq.n	80069fc <TIM_OC2_SetConfig+0x98>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	4a18      	ldr	r2, [pc, #96]	@ (8006a50 <TIM_OC2_SetConfig+0xec>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d003      	beq.n	80069fc <TIM_OC2_SetConfig+0x98>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a17      	ldr	r2, [pc, #92]	@ (8006a54 <TIM_OC2_SetConfig+0xf0>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d113      	bne.n	8006a24 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	695b      	ldr	r3, [r3, #20]
 8006a10:	009b      	lsls	r3, r3, #2
 8006a12:	693a      	ldr	r2, [r7, #16]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	699b      	ldr	r3, [r3, #24]
 8006a1c:	009b      	lsls	r3, r3, #2
 8006a1e:	693a      	ldr	r2, [r7, #16]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	693a      	ldr	r2, [r7, #16]
 8006a28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	68fa      	ldr	r2, [r7, #12]
 8006a2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	685a      	ldr	r2, [r3, #4]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	697a      	ldr	r2, [r7, #20]
 8006a3c:	621a      	str	r2, [r3, #32]
}
 8006a3e:	bf00      	nop
 8006a40:	371c      	adds	r7, #28
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	40012c00 	.word	0x40012c00
 8006a50:	40014000 	.word	0x40014000
 8006a54:	40014400 	.word	0x40014400

08006a58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b087      	sub	sp, #28
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a1b      	ldr	r3, [r3, #32]
 8006a6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	69db      	ldr	r3, [r3, #28]
 8006a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f023 0303 	bic.w	r3, r3, #3
 8006a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68fa      	ldr	r2, [r7, #12]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	021b      	lsls	r3, r3, #8
 8006aac:	697a      	ldr	r2, [r7, #20]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a21      	ldr	r2, [pc, #132]	@ (8006b3c <TIM_OC3_SetConfig+0xe4>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d10d      	bne.n	8006ad6 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ac0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	021b      	lsls	r3, r3, #8
 8006ac8:	697a      	ldr	r2, [r7, #20]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ad4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a18      	ldr	r2, [pc, #96]	@ (8006b3c <TIM_OC3_SetConfig+0xe4>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d007      	beq.n	8006aee <TIM_OC3_SetConfig+0x96>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a17      	ldr	r2, [pc, #92]	@ (8006b40 <TIM_OC3_SetConfig+0xe8>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d003      	beq.n	8006aee <TIM_OC3_SetConfig+0x96>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a16      	ldr	r2, [pc, #88]	@ (8006b44 <TIM_OC3_SetConfig+0xec>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d113      	bne.n	8006b16 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006af4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006afc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	695b      	ldr	r3, [r3, #20]
 8006b02:	011b      	lsls	r3, r3, #4
 8006b04:	693a      	ldr	r2, [r7, #16]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	699b      	ldr	r3, [r3, #24]
 8006b0e:	011b      	lsls	r3, r3, #4
 8006b10:	693a      	ldr	r2, [r7, #16]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	693a      	ldr	r2, [r7, #16]
 8006b1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	68fa      	ldr	r2, [r7, #12]
 8006b20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	685a      	ldr	r2, [r3, #4]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	697a      	ldr	r2, [r7, #20]
 8006b2e:	621a      	str	r2, [r3, #32]
}
 8006b30:	bf00      	nop
 8006b32:	371c      	adds	r7, #28
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr
 8006b3c:	40012c00 	.word	0x40012c00
 8006b40:	40014000 	.word	0x40014000
 8006b44:	40014400 	.word	0x40014400

08006b48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b087      	sub	sp, #28
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6a1b      	ldr	r3, [r3, #32]
 8006b56:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6a1b      	ldr	r3, [r3, #32]
 8006b5c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	69db      	ldr	r3, [r3, #28]
 8006b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	021b      	lsls	r3, r3, #8
 8006b8a:	68fa      	ldr	r2, [r7, #12]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	031b      	lsls	r3, r3, #12
 8006b9e:	693a      	ldr	r2, [r7, #16]
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	4a14      	ldr	r2, [pc, #80]	@ (8006bf8 <TIM_OC4_SetConfig+0xb0>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d007      	beq.n	8006bbc <TIM_OC4_SetConfig+0x74>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a13      	ldr	r2, [pc, #76]	@ (8006bfc <TIM_OC4_SetConfig+0xb4>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d003      	beq.n	8006bbc <TIM_OC4_SetConfig+0x74>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	4a12      	ldr	r2, [pc, #72]	@ (8006c00 <TIM_OC4_SetConfig+0xb8>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d109      	bne.n	8006bd0 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006bc2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	695b      	ldr	r3, [r3, #20]
 8006bc8:	019b      	lsls	r3, r3, #6
 8006bca:	697a      	ldr	r2, [r7, #20]
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	697a      	ldr	r2, [r7, #20]
 8006bd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	68fa      	ldr	r2, [r7, #12]
 8006bda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	685a      	ldr	r2, [r3, #4]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	693a      	ldr	r2, [r7, #16]
 8006be8:	621a      	str	r2, [r3, #32]
}
 8006bea:	bf00      	nop
 8006bec:	371c      	adds	r7, #28
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr
 8006bf6:	bf00      	nop
 8006bf8:	40012c00 	.word	0x40012c00
 8006bfc:	40014000 	.word	0x40014000
 8006c00:	40014400 	.word	0x40014400

08006c04 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b087      	sub	sp, #28
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6a1b      	ldr	r3, [r3, #32]
 8006c18:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	68fa      	ldr	r2, [r7, #12]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006c48:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	041b      	lsls	r3, r3, #16
 8006c50:	693a      	ldr	r2, [r7, #16]
 8006c52:	4313      	orrs	r3, r2
 8006c54:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a13      	ldr	r2, [pc, #76]	@ (8006ca8 <TIM_OC5_SetConfig+0xa4>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d007      	beq.n	8006c6e <TIM_OC5_SetConfig+0x6a>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4a12      	ldr	r2, [pc, #72]	@ (8006cac <TIM_OC5_SetConfig+0xa8>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d003      	beq.n	8006c6e <TIM_OC5_SetConfig+0x6a>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a11      	ldr	r2, [pc, #68]	@ (8006cb0 <TIM_OC5_SetConfig+0xac>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d109      	bne.n	8006c82 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c74:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	695b      	ldr	r3, [r3, #20]
 8006c7a:	021b      	lsls	r3, r3, #8
 8006c7c:	697a      	ldr	r2, [r7, #20]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	697a      	ldr	r2, [r7, #20]
 8006c86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	68fa      	ldr	r2, [r7, #12]
 8006c8c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	685a      	ldr	r2, [r3, #4]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	693a      	ldr	r2, [r7, #16]
 8006c9a:	621a      	str	r2, [r3, #32]
}
 8006c9c:	bf00      	nop
 8006c9e:	371c      	adds	r7, #28
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr
 8006ca8:	40012c00 	.word	0x40012c00
 8006cac:	40014000 	.word	0x40014000
 8006cb0:	40014400 	.word	0x40014400

08006cb4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b087      	sub	sp, #28
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a1b      	ldr	r3, [r3, #32]
 8006cc2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6a1b      	ldr	r3, [r3, #32]
 8006cc8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ce2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ce6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	021b      	lsls	r3, r3, #8
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006cfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	051b      	lsls	r3, r3, #20
 8006d02:	693a      	ldr	r2, [r7, #16]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	4a14      	ldr	r2, [pc, #80]	@ (8006d5c <TIM_OC6_SetConfig+0xa8>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d007      	beq.n	8006d20 <TIM_OC6_SetConfig+0x6c>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	4a13      	ldr	r2, [pc, #76]	@ (8006d60 <TIM_OC6_SetConfig+0xac>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d003      	beq.n	8006d20 <TIM_OC6_SetConfig+0x6c>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	4a12      	ldr	r2, [pc, #72]	@ (8006d64 <TIM_OC6_SetConfig+0xb0>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d109      	bne.n	8006d34 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d26:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	695b      	ldr	r3, [r3, #20]
 8006d2c:	029b      	lsls	r3, r3, #10
 8006d2e:	697a      	ldr	r2, [r7, #20]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	697a      	ldr	r2, [r7, #20]
 8006d38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	68fa      	ldr	r2, [r7, #12]
 8006d3e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	685a      	ldr	r2, [r3, #4]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	693a      	ldr	r2, [r7, #16]
 8006d4c:	621a      	str	r2, [r3, #32]
}
 8006d4e:	bf00      	nop
 8006d50:	371c      	adds	r7, #28
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	40012c00 	.word	0x40012c00
 8006d60:	40014000 	.word	0x40014000
 8006d64:	40014400 	.word	0x40014400

08006d68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b087      	sub	sp, #28
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6a1b      	ldr	r3, [r3, #32]
 8006d78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6a1b      	ldr	r3, [r3, #32]
 8006d7e:	f023 0201 	bic.w	r2, r3, #1
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	699b      	ldr	r3, [r3, #24]
 8006d8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	011b      	lsls	r3, r3, #4
 8006d98:	693a      	ldr	r2, [r7, #16]
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	f023 030a 	bic.w	r3, r3, #10
 8006da4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006da6:	697a      	ldr	r2, [r7, #20]
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	4313      	orrs	r3, r2
 8006dac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	693a      	ldr	r2, [r7, #16]
 8006db2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	697a      	ldr	r2, [r7, #20]
 8006db8:	621a      	str	r2, [r3, #32]
}
 8006dba:	bf00      	nop
 8006dbc:	371c      	adds	r7, #28
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr

08006dc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dc6:	b480      	push	{r7}
 8006dc8:	b087      	sub	sp, #28
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	60f8      	str	r0, [r7, #12]
 8006dce:	60b9      	str	r1, [r7, #8]
 8006dd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6a1b      	ldr	r3, [r3, #32]
 8006ddc:	f023 0210 	bic.w	r2, r3, #16
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	699b      	ldr	r3, [r3, #24]
 8006de8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006df0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	031b      	lsls	r3, r3, #12
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e02:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	011b      	lsls	r3, r3, #4
 8006e08:	697a      	ldr	r2, [r7, #20]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	693a      	ldr	r2, [r7, #16]
 8006e12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	697a      	ldr	r2, [r7, #20]
 8006e18:	621a      	str	r2, [r3, #32]
}
 8006e1a:	bf00      	nop
 8006e1c:	371c      	adds	r7, #28
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr

08006e26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e26:	b480      	push	{r7}
 8006e28:	b085      	sub	sp, #20
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]
 8006e2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e3e:	683a      	ldr	r2, [r7, #0]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	f043 0307 	orr.w	r3, r3, #7
 8006e48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	68fa      	ldr	r2, [r7, #12]
 8006e4e:	609a      	str	r2, [r3, #8]
}
 8006e50:	bf00      	nop
 8006e52:	3714      	adds	r7, #20
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b087      	sub	sp, #28
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	607a      	str	r2, [r7, #4]
 8006e68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	021a      	lsls	r2, r3, #8
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	431a      	orrs	r2, r3
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	697a      	ldr	r2, [r7, #20]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	697a      	ldr	r2, [r7, #20]
 8006e8e:	609a      	str	r2, [r3, #8]
}
 8006e90:	bf00      	nop
 8006e92:	371c      	adds	r7, #28
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b087      	sub	sp, #28
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	f003 031f 	and.w	r3, r3, #31
 8006eae:	2201      	movs	r2, #1
 8006eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8006eb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6a1a      	ldr	r2, [r3, #32]
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	43db      	mvns	r3, r3
 8006ebe:	401a      	ands	r2, r3
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6a1a      	ldr	r2, [r3, #32]
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	f003 031f 	and.w	r3, r3, #31
 8006ece:	6879      	ldr	r1, [r7, #4]
 8006ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ed4:	431a      	orrs	r2, r3
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	621a      	str	r2, [r3, #32]
}
 8006eda:	bf00      	nop
 8006edc:	371c      	adds	r7, #28
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
	...

08006ee8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b085      	sub	sp, #20
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	d101      	bne.n	8006f00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006efc:	2302      	movs	r3, #2
 8006efe:	e04f      	b.n	8006fa0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2202      	movs	r2, #2
 8006f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a21      	ldr	r2, [pc, #132]	@ (8006fac <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d108      	bne.n	8006f3c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006f30:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	68fa      	ldr	r2, [r7, #12]
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a14      	ldr	r2, [pc, #80]	@ (8006fac <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d009      	beq.n	8006f74 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f68:	d004      	beq.n	8006f74 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a10      	ldr	r2, [pc, #64]	@ (8006fb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d10c      	bne.n	8006f8e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f7a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	68ba      	ldr	r2, [r7, #8]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	68ba      	ldr	r2, [r7, #8]
 8006f8c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2201      	movs	r2, #1
 8006f92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f9e:	2300      	movs	r3, #0
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3714      	adds	r7, #20
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr
 8006fac:	40012c00 	.word	0x40012c00
 8006fb0:	40014000 	.word	0x40014000

08006fb4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b085      	sub	sp, #20
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
 8006fbc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d101      	bne.n	8006fd0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006fcc:	2302      	movs	r3, #2
 8006fce:	e060      	b.n	8007092 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4313      	orrs	r3, r2
 800700e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	4313      	orrs	r3, r2
 800701c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	695b      	ldr	r3, [r3, #20]
 8007028:	4313      	orrs	r3, r2
 800702a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007036:	4313      	orrs	r3, r2
 8007038:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	699b      	ldr	r3, [r3, #24]
 8007044:	041b      	lsls	r3, r3, #16
 8007046:	4313      	orrs	r3, r2
 8007048:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a14      	ldr	r2, [pc, #80]	@ (80070a0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d115      	bne.n	8007080 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800705e:	051b      	lsls	r3, r3, #20
 8007060:	4313      	orrs	r3, r2
 8007062:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	69db      	ldr	r3, [r3, #28]
 800706e:	4313      	orrs	r3, r2
 8007070:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	6a1b      	ldr	r3, [r3, #32]
 800707c:	4313      	orrs	r3, r2
 800707e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	68fa      	ldr	r2, [r7, #12]
 8007086:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007090:	2300      	movs	r3, #0
}
 8007092:	4618      	mov	r0, r3
 8007094:	3714      	adds	r7, #20
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr
 800709e:	bf00      	nop
 80070a0:	40012c00 	.word	0x40012c00

080070a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b082      	sub	sp, #8
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d101      	bne.n	80070b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	e040      	b.n	8007138 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d106      	bne.n	80070cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2200      	movs	r2, #0
 80070c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f7fa fed8 	bl	8001e7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2224      	movs	r2, #36	@ 0x24
 80070d0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f022 0201 	bic.w	r2, r2, #1
 80070e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d002      	beq.n	80070f0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f000 fb4a 	bl	8007784 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f000 f91b 	bl	800732c <UART_SetConfig>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d101      	bne.n	8007100 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	e01b      	b.n	8007138 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	685a      	ldr	r2, [r3, #4]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800710e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	689a      	ldr	r2, [r3, #8]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800711e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f042 0201 	orr.w	r2, r2, #1
 800712e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 fbc9 	bl	80078c8 <UART_CheckIdleState>
 8007136:	4603      	mov	r3, r0
}
 8007138:	4618      	mov	r0, r3
 800713a:	3708      	adds	r7, #8
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b08a      	sub	sp, #40	@ 0x28
 8007144:	af02      	add	r7, sp, #8
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	603b      	str	r3, [r7, #0]
 800714c:	4613      	mov	r3, r2
 800714e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007154:	2b20      	cmp	r3, #32
 8007156:	d177      	bne.n	8007248 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d002      	beq.n	8007164 <HAL_UART_Transmit+0x24>
 800715e:	88fb      	ldrh	r3, [r7, #6]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d101      	bne.n	8007168 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007164:	2301      	movs	r3, #1
 8007166:	e070      	b.n	800724a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2200      	movs	r2, #0
 800716c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2221      	movs	r2, #33	@ 0x21
 8007174:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007176:	f7fb f8cd 	bl	8002314 <HAL_GetTick>
 800717a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	88fa      	ldrh	r2, [r7, #6]
 8007180:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	88fa      	ldrh	r2, [r7, #6]
 8007188:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007194:	d108      	bne.n	80071a8 <HAL_UART_Transmit+0x68>
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	691b      	ldr	r3, [r3, #16]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d104      	bne.n	80071a8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800719e:	2300      	movs	r3, #0
 80071a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	61bb      	str	r3, [r7, #24]
 80071a6:	e003      	b.n	80071b0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80071ac:	2300      	movs	r3, #0
 80071ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80071b0:	e02f      	b.n	8007212 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	9300      	str	r3, [sp, #0]
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	2200      	movs	r2, #0
 80071ba:	2180      	movs	r1, #128	@ 0x80
 80071bc:	68f8      	ldr	r0, [r7, #12]
 80071be:	f000 fc2b 	bl	8007a18 <UART_WaitOnFlagUntilTimeout>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d004      	beq.n	80071d2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2220      	movs	r2, #32
 80071cc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80071ce:	2303      	movs	r3, #3
 80071d0:	e03b      	b.n	800724a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80071d2:	69fb      	ldr	r3, [r7, #28]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d10b      	bne.n	80071f0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80071d8:	69bb      	ldr	r3, [r7, #24]
 80071da:	881a      	ldrh	r2, [r3, #0]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071e4:	b292      	uxth	r2, r2
 80071e6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80071e8:	69bb      	ldr	r3, [r7, #24]
 80071ea:	3302      	adds	r3, #2
 80071ec:	61bb      	str	r3, [r7, #24]
 80071ee:	e007      	b.n	8007200 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	781a      	ldrb	r2, [r3, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	3301      	adds	r3, #1
 80071fe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007206:	b29b      	uxth	r3, r3
 8007208:	3b01      	subs	r3, #1
 800720a:	b29a      	uxth	r2, r3
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007218:	b29b      	uxth	r3, r3
 800721a:	2b00      	cmp	r3, #0
 800721c:	d1c9      	bne.n	80071b2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	9300      	str	r3, [sp, #0]
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	2200      	movs	r2, #0
 8007226:	2140      	movs	r1, #64	@ 0x40
 8007228:	68f8      	ldr	r0, [r7, #12]
 800722a:	f000 fbf5 	bl	8007a18 <UART_WaitOnFlagUntilTimeout>
 800722e:	4603      	mov	r3, r0
 8007230:	2b00      	cmp	r3, #0
 8007232:	d004      	beq.n	800723e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2220      	movs	r2, #32
 8007238:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800723a:	2303      	movs	r3, #3
 800723c:	e005      	b.n	800724a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2220      	movs	r2, #32
 8007242:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007244:	2300      	movs	r3, #0
 8007246:	e000      	b.n	800724a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007248:	2302      	movs	r3, #2
  }
}
 800724a:	4618      	mov	r0, r3
 800724c:	3720      	adds	r7, #32
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
	...

08007254 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b08a      	sub	sp, #40	@ 0x28
 8007258:	af00      	add	r7, sp, #0
 800725a:	60f8      	str	r0, [r7, #12]
 800725c:	60b9      	str	r1, [r7, #8]
 800725e:	4613      	mov	r3, r2
 8007260:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007268:	2b20      	cmp	r3, #32
 800726a:	d137      	bne.n	80072dc <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d002      	beq.n	8007278 <HAL_UART_Receive_DMA+0x24>
 8007272:	88fb      	ldrh	r3, [r7, #6]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d101      	bne.n	800727c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007278:	2301      	movs	r3, #1
 800727a:	e030      	b.n	80072de <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2200      	movs	r2, #0
 8007280:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a18      	ldr	r2, [pc, #96]	@ (80072e8 <HAL_UART_Receive_DMA+0x94>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d01f      	beq.n	80072cc <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007296:	2b00      	cmp	r3, #0
 8007298:	d018      	beq.n	80072cc <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	e853 3f00 	ldrex	r3, [r3]
 80072a6:	613b      	str	r3, [r7, #16]
   return(result);
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80072ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	461a      	mov	r2, r3
 80072b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b8:	623b      	str	r3, [r7, #32]
 80072ba:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072bc:	69f9      	ldr	r1, [r7, #28]
 80072be:	6a3a      	ldr	r2, [r7, #32]
 80072c0:	e841 2300 	strex	r3, r2, [r1]
 80072c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80072c6:	69bb      	ldr	r3, [r7, #24]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d1e6      	bne.n	800729a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80072cc:	88fb      	ldrh	r3, [r7, #6]
 80072ce:	461a      	mov	r2, r3
 80072d0:	68b9      	ldr	r1, [r7, #8]
 80072d2:	68f8      	ldr	r0, [r7, #12]
 80072d4:	f000 fc08 	bl	8007ae8 <UART_Start_Receive_DMA>
 80072d8:	4603      	mov	r3, r0
 80072da:	e000      	b.n	80072de <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80072dc:	2302      	movs	r3, #2
  }
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3728      	adds	r7, #40	@ 0x28
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	40008000 	.word	0x40008000

080072ec <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80072f4:	bf00      	nop
 80072f6:	370c      	adds	r7, #12
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007300:	b480      	push	{r7}
 8007302:	b083      	sub	sp, #12
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007308:	bf00      	nop
 800730a:	370c      	adds	r7, #12
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr

08007314 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	460b      	mov	r3, r1
 800731e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007320:	bf00      	nop
 8007322:	370c      	adds	r7, #12
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800732c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007330:	b08a      	sub	sp, #40	@ 0x28
 8007332:	af00      	add	r7, sp, #0
 8007334:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007336:	2300      	movs	r3, #0
 8007338:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	689a      	ldr	r2, [r3, #8]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	691b      	ldr	r3, [r3, #16]
 8007344:	431a      	orrs	r2, r3
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	695b      	ldr	r3, [r3, #20]
 800734a:	431a      	orrs	r2, r3
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	69db      	ldr	r3, [r3, #28]
 8007350:	4313      	orrs	r3, r2
 8007352:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	4bb4      	ldr	r3, [pc, #720]	@ (800762c <UART_SetConfig+0x300>)
 800735c:	4013      	ands	r3, r2
 800735e:	68fa      	ldr	r2, [r7, #12]
 8007360:	6812      	ldr	r2, [r2, #0]
 8007362:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007364:	430b      	orrs	r3, r1
 8007366:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	68da      	ldr	r2, [r3, #12]
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	430a      	orrs	r2, r1
 800737c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	699b      	ldr	r3, [r3, #24]
 8007382:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4aa9      	ldr	r2, [pc, #676]	@ (8007630 <UART_SetConfig+0x304>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d004      	beq.n	8007398 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6a1b      	ldr	r3, [r3, #32]
 8007392:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007394:	4313      	orrs	r3, r2
 8007396:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073a8:	430a      	orrs	r2, r1
 80073aa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4aa0      	ldr	r2, [pc, #640]	@ (8007634 <UART_SetConfig+0x308>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d126      	bne.n	8007404 <UART_SetConfig+0xd8>
 80073b6:	4ba0      	ldr	r3, [pc, #640]	@ (8007638 <UART_SetConfig+0x30c>)
 80073b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073bc:	f003 0303 	and.w	r3, r3, #3
 80073c0:	2b03      	cmp	r3, #3
 80073c2:	d81b      	bhi.n	80073fc <UART_SetConfig+0xd0>
 80073c4:	a201      	add	r2, pc, #4	@ (adr r2, 80073cc <UART_SetConfig+0xa0>)
 80073c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ca:	bf00      	nop
 80073cc:	080073dd 	.word	0x080073dd
 80073d0:	080073ed 	.word	0x080073ed
 80073d4:	080073e5 	.word	0x080073e5
 80073d8:	080073f5 	.word	0x080073f5
 80073dc:	2301      	movs	r3, #1
 80073de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073e2:	e080      	b.n	80074e6 <UART_SetConfig+0x1ba>
 80073e4:	2302      	movs	r3, #2
 80073e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073ea:	e07c      	b.n	80074e6 <UART_SetConfig+0x1ba>
 80073ec:	2304      	movs	r3, #4
 80073ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073f2:	e078      	b.n	80074e6 <UART_SetConfig+0x1ba>
 80073f4:	2308      	movs	r3, #8
 80073f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073fa:	e074      	b.n	80074e6 <UART_SetConfig+0x1ba>
 80073fc:	2310      	movs	r3, #16
 80073fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007402:	e070      	b.n	80074e6 <UART_SetConfig+0x1ba>
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a8c      	ldr	r2, [pc, #560]	@ (800763c <UART_SetConfig+0x310>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d138      	bne.n	8007480 <UART_SetConfig+0x154>
 800740e:	4b8a      	ldr	r3, [pc, #552]	@ (8007638 <UART_SetConfig+0x30c>)
 8007410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007414:	f003 030c 	and.w	r3, r3, #12
 8007418:	2b0c      	cmp	r3, #12
 800741a:	d82d      	bhi.n	8007478 <UART_SetConfig+0x14c>
 800741c:	a201      	add	r2, pc, #4	@ (adr r2, 8007424 <UART_SetConfig+0xf8>)
 800741e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007422:	bf00      	nop
 8007424:	08007459 	.word	0x08007459
 8007428:	08007479 	.word	0x08007479
 800742c:	08007479 	.word	0x08007479
 8007430:	08007479 	.word	0x08007479
 8007434:	08007469 	.word	0x08007469
 8007438:	08007479 	.word	0x08007479
 800743c:	08007479 	.word	0x08007479
 8007440:	08007479 	.word	0x08007479
 8007444:	08007461 	.word	0x08007461
 8007448:	08007479 	.word	0x08007479
 800744c:	08007479 	.word	0x08007479
 8007450:	08007479 	.word	0x08007479
 8007454:	08007471 	.word	0x08007471
 8007458:	2300      	movs	r3, #0
 800745a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800745e:	e042      	b.n	80074e6 <UART_SetConfig+0x1ba>
 8007460:	2302      	movs	r3, #2
 8007462:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007466:	e03e      	b.n	80074e6 <UART_SetConfig+0x1ba>
 8007468:	2304      	movs	r3, #4
 800746a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800746e:	e03a      	b.n	80074e6 <UART_SetConfig+0x1ba>
 8007470:	2308      	movs	r3, #8
 8007472:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007476:	e036      	b.n	80074e6 <UART_SetConfig+0x1ba>
 8007478:	2310      	movs	r3, #16
 800747a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800747e:	e032      	b.n	80074e6 <UART_SetConfig+0x1ba>
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a6a      	ldr	r2, [pc, #424]	@ (8007630 <UART_SetConfig+0x304>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d12a      	bne.n	80074e0 <UART_SetConfig+0x1b4>
 800748a:	4b6b      	ldr	r3, [pc, #428]	@ (8007638 <UART_SetConfig+0x30c>)
 800748c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007490:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007494:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007498:	d01a      	beq.n	80074d0 <UART_SetConfig+0x1a4>
 800749a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800749e:	d81b      	bhi.n	80074d8 <UART_SetConfig+0x1ac>
 80074a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074a4:	d00c      	beq.n	80074c0 <UART_SetConfig+0x194>
 80074a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074aa:	d815      	bhi.n	80074d8 <UART_SetConfig+0x1ac>
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d003      	beq.n	80074b8 <UART_SetConfig+0x18c>
 80074b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074b4:	d008      	beq.n	80074c8 <UART_SetConfig+0x19c>
 80074b6:	e00f      	b.n	80074d8 <UART_SetConfig+0x1ac>
 80074b8:	2300      	movs	r3, #0
 80074ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074be:	e012      	b.n	80074e6 <UART_SetConfig+0x1ba>
 80074c0:	2302      	movs	r3, #2
 80074c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074c6:	e00e      	b.n	80074e6 <UART_SetConfig+0x1ba>
 80074c8:	2304      	movs	r3, #4
 80074ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074ce:	e00a      	b.n	80074e6 <UART_SetConfig+0x1ba>
 80074d0:	2308      	movs	r3, #8
 80074d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074d6:	e006      	b.n	80074e6 <UART_SetConfig+0x1ba>
 80074d8:	2310      	movs	r3, #16
 80074da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074de:	e002      	b.n	80074e6 <UART_SetConfig+0x1ba>
 80074e0:	2310      	movs	r3, #16
 80074e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a51      	ldr	r2, [pc, #324]	@ (8007630 <UART_SetConfig+0x304>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d17a      	bne.n	80075e6 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80074f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80074f4:	2b08      	cmp	r3, #8
 80074f6:	d824      	bhi.n	8007542 <UART_SetConfig+0x216>
 80074f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007500 <UART_SetConfig+0x1d4>)
 80074fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074fe:	bf00      	nop
 8007500:	08007525 	.word	0x08007525
 8007504:	08007543 	.word	0x08007543
 8007508:	0800752d 	.word	0x0800752d
 800750c:	08007543 	.word	0x08007543
 8007510:	08007533 	.word	0x08007533
 8007514:	08007543 	.word	0x08007543
 8007518:	08007543 	.word	0x08007543
 800751c:	08007543 	.word	0x08007543
 8007520:	0800753b 	.word	0x0800753b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007524:	f7fd fd04 	bl	8004f30 <HAL_RCC_GetPCLK1Freq>
 8007528:	61f8      	str	r0, [r7, #28]
        break;
 800752a:	e010      	b.n	800754e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800752c:	4b44      	ldr	r3, [pc, #272]	@ (8007640 <UART_SetConfig+0x314>)
 800752e:	61fb      	str	r3, [r7, #28]
        break;
 8007530:	e00d      	b.n	800754e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007532:	f7fd fc65 	bl	8004e00 <HAL_RCC_GetSysClockFreq>
 8007536:	61f8      	str	r0, [r7, #28]
        break;
 8007538:	e009      	b.n	800754e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800753a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800753e:	61fb      	str	r3, [r7, #28]
        break;
 8007540:	e005      	b.n	800754e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8007542:	2300      	movs	r3, #0
 8007544:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007546:	2301      	movs	r3, #1
 8007548:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800754c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800754e:	69fb      	ldr	r3, [r7, #28]
 8007550:	2b00      	cmp	r3, #0
 8007552:	f000 8107 	beq.w	8007764 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	685a      	ldr	r2, [r3, #4]
 800755a:	4613      	mov	r3, r2
 800755c:	005b      	lsls	r3, r3, #1
 800755e:	4413      	add	r3, r2
 8007560:	69fa      	ldr	r2, [r7, #28]
 8007562:	429a      	cmp	r2, r3
 8007564:	d305      	bcc.n	8007572 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800756c:	69fa      	ldr	r2, [r7, #28]
 800756e:	429a      	cmp	r2, r3
 8007570:	d903      	bls.n	800757a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007578:	e0f4      	b.n	8007764 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800757a:	69fb      	ldr	r3, [r7, #28]
 800757c:	2200      	movs	r2, #0
 800757e:	461c      	mov	r4, r3
 8007580:	4615      	mov	r5, r2
 8007582:	f04f 0200 	mov.w	r2, #0
 8007586:	f04f 0300 	mov.w	r3, #0
 800758a:	022b      	lsls	r3, r5, #8
 800758c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007590:	0222      	lsls	r2, r4, #8
 8007592:	68f9      	ldr	r1, [r7, #12]
 8007594:	6849      	ldr	r1, [r1, #4]
 8007596:	0849      	lsrs	r1, r1, #1
 8007598:	2000      	movs	r0, #0
 800759a:	4688      	mov	r8, r1
 800759c:	4681      	mov	r9, r0
 800759e:	eb12 0a08 	adds.w	sl, r2, r8
 80075a2:	eb43 0b09 	adc.w	fp, r3, r9
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	603b      	str	r3, [r7, #0]
 80075ae:	607a      	str	r2, [r7, #4]
 80075b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075b4:	4650      	mov	r0, sl
 80075b6:	4659      	mov	r1, fp
 80075b8:	f7f9 fb66 	bl	8000c88 <__aeabi_uldivmod>
 80075bc:	4602      	mov	r2, r0
 80075be:	460b      	mov	r3, r1
 80075c0:	4613      	mov	r3, r2
 80075c2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075ca:	d308      	bcc.n	80075de <UART_SetConfig+0x2b2>
 80075cc:	69bb      	ldr	r3, [r7, #24]
 80075ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80075d2:	d204      	bcs.n	80075de <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	69ba      	ldr	r2, [r7, #24]
 80075da:	60da      	str	r2, [r3, #12]
 80075dc:	e0c2      	b.n	8007764 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80075e4:	e0be      	b.n	8007764 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	69db      	ldr	r3, [r3, #28]
 80075ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075ee:	d16a      	bne.n	80076c6 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80075f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80075f4:	2b08      	cmp	r3, #8
 80075f6:	d834      	bhi.n	8007662 <UART_SetConfig+0x336>
 80075f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007600 <UART_SetConfig+0x2d4>)
 80075fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075fe:	bf00      	nop
 8007600:	08007625 	.word	0x08007625
 8007604:	08007645 	.word	0x08007645
 8007608:	0800764d 	.word	0x0800764d
 800760c:	08007663 	.word	0x08007663
 8007610:	08007653 	.word	0x08007653
 8007614:	08007663 	.word	0x08007663
 8007618:	08007663 	.word	0x08007663
 800761c:	08007663 	.word	0x08007663
 8007620:	0800765b 	.word	0x0800765b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007624:	f7fd fc84 	bl	8004f30 <HAL_RCC_GetPCLK1Freq>
 8007628:	61f8      	str	r0, [r7, #28]
        break;
 800762a:	e020      	b.n	800766e <UART_SetConfig+0x342>
 800762c:	efff69f3 	.word	0xefff69f3
 8007630:	40008000 	.word	0x40008000
 8007634:	40013800 	.word	0x40013800
 8007638:	40021000 	.word	0x40021000
 800763c:	40004400 	.word	0x40004400
 8007640:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007644:	f7fd fc8a 	bl	8004f5c <HAL_RCC_GetPCLK2Freq>
 8007648:	61f8      	str	r0, [r7, #28]
        break;
 800764a:	e010      	b.n	800766e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800764c:	4b4c      	ldr	r3, [pc, #304]	@ (8007780 <UART_SetConfig+0x454>)
 800764e:	61fb      	str	r3, [r7, #28]
        break;
 8007650:	e00d      	b.n	800766e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007652:	f7fd fbd5 	bl	8004e00 <HAL_RCC_GetSysClockFreq>
 8007656:	61f8      	str	r0, [r7, #28]
        break;
 8007658:	e009      	b.n	800766e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800765a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800765e:	61fb      	str	r3, [r7, #28]
        break;
 8007660:	e005      	b.n	800766e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8007662:	2300      	movs	r3, #0
 8007664:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800766c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800766e:	69fb      	ldr	r3, [r7, #28]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d077      	beq.n	8007764 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007674:	69fb      	ldr	r3, [r7, #28]
 8007676:	005a      	lsls	r2, r3, #1
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	085b      	lsrs	r3, r3, #1
 800767e:	441a      	add	r2, r3
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	fbb2 f3f3 	udiv	r3, r2, r3
 8007688:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	2b0f      	cmp	r3, #15
 800768e:	d916      	bls.n	80076be <UART_SetConfig+0x392>
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007696:	d212      	bcs.n	80076be <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007698:	69bb      	ldr	r3, [r7, #24]
 800769a:	b29b      	uxth	r3, r3
 800769c:	f023 030f 	bic.w	r3, r3, #15
 80076a0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	085b      	lsrs	r3, r3, #1
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	f003 0307 	and.w	r3, r3, #7
 80076ac:	b29a      	uxth	r2, r3
 80076ae:	8afb      	ldrh	r3, [r7, #22]
 80076b0:	4313      	orrs	r3, r2
 80076b2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	8afa      	ldrh	r2, [r7, #22]
 80076ba:	60da      	str	r2, [r3, #12]
 80076bc:	e052      	b.n	8007764 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80076c4:	e04e      	b.n	8007764 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80076c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80076ca:	2b08      	cmp	r3, #8
 80076cc:	d827      	bhi.n	800771e <UART_SetConfig+0x3f2>
 80076ce:	a201      	add	r2, pc, #4	@ (adr r2, 80076d4 <UART_SetConfig+0x3a8>)
 80076d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076d4:	080076f9 	.word	0x080076f9
 80076d8:	08007701 	.word	0x08007701
 80076dc:	08007709 	.word	0x08007709
 80076e0:	0800771f 	.word	0x0800771f
 80076e4:	0800770f 	.word	0x0800770f
 80076e8:	0800771f 	.word	0x0800771f
 80076ec:	0800771f 	.word	0x0800771f
 80076f0:	0800771f 	.word	0x0800771f
 80076f4:	08007717 	.word	0x08007717
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076f8:	f7fd fc1a 	bl	8004f30 <HAL_RCC_GetPCLK1Freq>
 80076fc:	61f8      	str	r0, [r7, #28]
        break;
 80076fe:	e014      	b.n	800772a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007700:	f7fd fc2c 	bl	8004f5c <HAL_RCC_GetPCLK2Freq>
 8007704:	61f8      	str	r0, [r7, #28]
        break;
 8007706:	e010      	b.n	800772a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007708:	4b1d      	ldr	r3, [pc, #116]	@ (8007780 <UART_SetConfig+0x454>)
 800770a:	61fb      	str	r3, [r7, #28]
        break;
 800770c:	e00d      	b.n	800772a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800770e:	f7fd fb77 	bl	8004e00 <HAL_RCC_GetSysClockFreq>
 8007712:	61f8      	str	r0, [r7, #28]
        break;
 8007714:	e009      	b.n	800772a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007716:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800771a:	61fb      	str	r3, [r7, #28]
        break;
 800771c:	e005      	b.n	800772a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800771e:	2300      	movs	r3, #0
 8007720:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007722:	2301      	movs	r3, #1
 8007724:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007728:	bf00      	nop
    }

    if (pclk != 0U)
 800772a:	69fb      	ldr	r3, [r7, #28]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d019      	beq.n	8007764 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	085a      	lsrs	r2, r3, #1
 8007736:	69fb      	ldr	r3, [r7, #28]
 8007738:	441a      	add	r2, r3
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007742:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007744:	69bb      	ldr	r3, [r7, #24]
 8007746:	2b0f      	cmp	r3, #15
 8007748:	d909      	bls.n	800775e <UART_SetConfig+0x432>
 800774a:	69bb      	ldr	r3, [r7, #24]
 800774c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007750:	d205      	bcs.n	800775e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007752:	69bb      	ldr	r3, [r7, #24]
 8007754:	b29a      	uxth	r2, r3
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	60da      	str	r2, [r3, #12]
 800775c:	e002      	b.n	8007764 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800775e:	2301      	movs	r3, #1
 8007760:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2200      	movs	r2, #0
 8007768:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2200      	movs	r2, #0
 800776e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007770:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007774:	4618      	mov	r0, r3
 8007776:	3728      	adds	r7, #40	@ 0x28
 8007778:	46bd      	mov	sp, r7
 800777a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800777e:	bf00      	nop
 8007780:	00f42400 	.word	0x00f42400

08007784 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007784:	b480      	push	{r7}
 8007786:	b083      	sub	sp, #12
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007790:	f003 0308 	and.w	r3, r3, #8
 8007794:	2b00      	cmp	r3, #0
 8007796:	d00a      	beq.n	80077ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	430a      	orrs	r2, r1
 80077ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077b2:	f003 0301 	and.w	r3, r3, #1
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00a      	beq.n	80077d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	430a      	orrs	r2, r1
 80077ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077d4:	f003 0302 	and.w	r3, r3, #2
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d00a      	beq.n	80077f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	430a      	orrs	r2, r1
 80077f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077f6:	f003 0304 	and.w	r3, r3, #4
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d00a      	beq.n	8007814 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	430a      	orrs	r2, r1
 8007812:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007818:	f003 0310 	and.w	r3, r3, #16
 800781c:	2b00      	cmp	r3, #0
 800781e:	d00a      	beq.n	8007836 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	430a      	orrs	r2, r1
 8007834:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800783a:	f003 0320 	and.w	r3, r3, #32
 800783e:	2b00      	cmp	r3, #0
 8007840:	d00a      	beq.n	8007858 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	430a      	orrs	r2, r1
 8007856:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800785c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007860:	2b00      	cmp	r3, #0
 8007862:	d01a      	beq.n	800789a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	685b      	ldr	r3, [r3, #4]
 800786a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	430a      	orrs	r2, r1
 8007878:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800787e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007882:	d10a      	bne.n	800789a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	430a      	orrs	r2, r1
 8007898:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800789e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d00a      	beq.n	80078bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	430a      	orrs	r2, r1
 80078ba:	605a      	str	r2, [r3, #4]
  }
}
 80078bc:	bf00      	nop
 80078be:	370c      	adds	r7, #12
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr

080078c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b098      	sub	sp, #96	@ 0x60
 80078cc:	af02      	add	r7, sp, #8
 80078ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2200      	movs	r2, #0
 80078d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80078d8:	f7fa fd1c 	bl	8002314 <HAL_GetTick>
 80078dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f003 0308 	and.w	r3, r3, #8
 80078e8:	2b08      	cmp	r3, #8
 80078ea:	d12e      	bne.n	800794a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80078f0:	9300      	str	r3, [sp, #0]
 80078f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078f4:	2200      	movs	r2, #0
 80078f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f000 f88c 	bl	8007a18 <UART_WaitOnFlagUntilTimeout>
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	d021      	beq.n	800794a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800790c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800790e:	e853 3f00 	ldrex	r3, [r3]
 8007912:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007916:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800791a:	653b      	str	r3, [r7, #80]	@ 0x50
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	461a      	mov	r2, r3
 8007922:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007924:	647b      	str	r3, [r7, #68]	@ 0x44
 8007926:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007928:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800792a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800792c:	e841 2300 	strex	r3, r2, [r1]
 8007930:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007934:	2b00      	cmp	r3, #0
 8007936:	d1e6      	bne.n	8007906 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2220      	movs	r2, #32
 800793c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007946:	2303      	movs	r3, #3
 8007948:	e062      	b.n	8007a10 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f003 0304 	and.w	r3, r3, #4
 8007954:	2b04      	cmp	r3, #4
 8007956:	d149      	bne.n	80079ec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007958:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800795c:	9300      	str	r3, [sp, #0]
 800795e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007960:	2200      	movs	r2, #0
 8007962:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f000 f856 	bl	8007a18 <UART_WaitOnFlagUntilTimeout>
 800796c:	4603      	mov	r3, r0
 800796e:	2b00      	cmp	r3, #0
 8007970:	d03c      	beq.n	80079ec <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800797a:	e853 3f00 	ldrex	r3, [r3]
 800797e:	623b      	str	r3, [r7, #32]
   return(result);
 8007980:	6a3b      	ldr	r3, [r7, #32]
 8007982:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007986:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	461a      	mov	r2, r3
 800798e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007990:	633b      	str	r3, [r7, #48]	@ 0x30
 8007992:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007994:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007996:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007998:	e841 2300 	strex	r3, r2, [r1]
 800799c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800799e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d1e6      	bne.n	8007972 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	3308      	adds	r3, #8
 80079aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	e853 3f00 	ldrex	r3, [r3]
 80079b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f023 0301 	bic.w	r3, r3, #1
 80079ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	3308      	adds	r3, #8
 80079c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80079c4:	61fa      	str	r2, [r7, #28]
 80079c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c8:	69b9      	ldr	r1, [r7, #24]
 80079ca:	69fa      	ldr	r2, [r7, #28]
 80079cc:	e841 2300 	strex	r3, r2, [r1]
 80079d0:	617b      	str	r3, [r7, #20]
   return(result);
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d1e5      	bne.n	80079a4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2220      	movs	r2, #32
 80079dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079e8:	2303      	movs	r3, #3
 80079ea:	e011      	b.n	8007a10 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2220      	movs	r2, #32
 80079f0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2220      	movs	r2, #32
 80079f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2200      	movs	r2, #0
 80079fe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2200      	movs	r2, #0
 8007a04:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007a0e:	2300      	movs	r3, #0
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3758      	adds	r7, #88	@ 0x58
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b084      	sub	sp, #16
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	60f8      	str	r0, [r7, #12]
 8007a20:	60b9      	str	r1, [r7, #8]
 8007a22:	603b      	str	r3, [r7, #0]
 8007a24:	4613      	mov	r3, r2
 8007a26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a28:	e049      	b.n	8007abe <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a2a:	69bb      	ldr	r3, [r7, #24]
 8007a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a30:	d045      	beq.n	8007abe <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a32:	f7fa fc6f 	bl	8002314 <HAL_GetTick>
 8007a36:	4602      	mov	r2, r0
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	1ad3      	subs	r3, r2, r3
 8007a3c:	69ba      	ldr	r2, [r7, #24]
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	d302      	bcc.n	8007a48 <UART_WaitOnFlagUntilTimeout+0x30>
 8007a42:	69bb      	ldr	r3, [r7, #24]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d101      	bne.n	8007a4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a48:	2303      	movs	r3, #3
 8007a4a:	e048      	b.n	8007ade <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f003 0304 	and.w	r3, r3, #4
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d031      	beq.n	8007abe <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	69db      	ldr	r3, [r3, #28]
 8007a60:	f003 0308 	and.w	r3, r3, #8
 8007a64:	2b08      	cmp	r3, #8
 8007a66:	d110      	bne.n	8007a8a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2208      	movs	r2, #8
 8007a6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a70:	68f8      	ldr	r0, [r7, #12]
 8007a72:	f000 f8ff 	bl	8007c74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2208      	movs	r2, #8
 8007a7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	e029      	b.n	8007ade <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	69db      	ldr	r3, [r3, #28]
 8007a90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a98:	d111      	bne.n	8007abe <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007aa2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007aa4:	68f8      	ldr	r0, [r7, #12]
 8007aa6:	f000 f8e5 	bl	8007c74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2220      	movs	r2, #32
 8007aae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007aba:	2303      	movs	r3, #3
 8007abc:	e00f      	b.n	8007ade <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	69da      	ldr	r2, [r3, #28]
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	4013      	ands	r3, r2
 8007ac8:	68ba      	ldr	r2, [r7, #8]
 8007aca:	429a      	cmp	r2, r3
 8007acc:	bf0c      	ite	eq
 8007ace:	2301      	moveq	r3, #1
 8007ad0:	2300      	movne	r3, #0
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	461a      	mov	r2, r3
 8007ad6:	79fb      	ldrb	r3, [r7, #7]
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d0a6      	beq.n	8007a2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007adc:	2300      	movs	r3, #0
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	3710      	adds	r7, #16
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}
	...

08007ae8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b096      	sub	sp, #88	@ 0x58
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	60f8      	str	r0, [r7, #12]
 8007af0:	60b9      	str	r1, [r7, #8]
 8007af2:	4613      	mov	r3, r2
 8007af4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	68ba      	ldr	r2, [r7, #8]
 8007afa:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	88fa      	ldrh	r2, [r7, #6]
 8007b00:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2222      	movs	r2, #34	@ 0x22
 8007b10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d028      	beq.n	8007b6e <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b20:	4a3e      	ldr	r2, [pc, #248]	@ (8007c1c <UART_Start_Receive_DMA+0x134>)
 8007b22:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b28:	4a3d      	ldr	r2, [pc, #244]	@ (8007c20 <UART_Start_Receive_DMA+0x138>)
 8007b2a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b30:	4a3c      	ldr	r2, [pc, #240]	@ (8007c24 <UART_Start_Receive_DMA+0x13c>)
 8007b32:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b38:	2200      	movs	r2, #0
 8007b3a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	3324      	adds	r3, #36	@ 0x24
 8007b46:	4619      	mov	r1, r3
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	88fb      	ldrh	r3, [r7, #6]
 8007b50:	f7fc f8c6 	bl	8003ce0 <HAL_DMA_Start_IT>
 8007b54:	4603      	mov	r3, r0
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d009      	beq.n	8007b6e <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2210      	movs	r2, #16
 8007b5e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2220      	movs	r2, #32
 8007b66:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	e051      	b.n	8007c12 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	691b      	ldr	r3, [r3, #16]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d018      	beq.n	8007ba8 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b7e:	e853 3f00 	ldrex	r3, [r3]
 8007b82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	461a      	mov	r2, r3
 8007b92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b96:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b98:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007b9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b9c:	e841 2300 	strex	r3, r2, [r1]
 8007ba0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007ba2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d1e6      	bne.n	8007b76 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	3308      	adds	r3, #8
 8007bae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb2:	e853 3f00 	ldrex	r3, [r3]
 8007bb6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bba:	f043 0301 	orr.w	r3, r3, #1
 8007bbe:	653b      	str	r3, [r7, #80]	@ 0x50
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	3308      	adds	r3, #8
 8007bc6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007bc8:	637a      	str	r2, [r7, #52]	@ 0x34
 8007bca:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bcc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007bce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007bd0:	e841 2300 	strex	r3, r2, [r1]
 8007bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d1e5      	bne.n	8007ba8 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	3308      	adds	r3, #8
 8007be2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	e853 3f00 	ldrex	r3, [r3]
 8007bea:	613b      	str	r3, [r7, #16]
   return(result);
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	3308      	adds	r3, #8
 8007bfa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007bfc:	623a      	str	r2, [r7, #32]
 8007bfe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c00:	69f9      	ldr	r1, [r7, #28]
 8007c02:	6a3a      	ldr	r2, [r7, #32]
 8007c04:	e841 2300 	strex	r3, r2, [r1]
 8007c08:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c0a:	69bb      	ldr	r3, [r7, #24]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d1e5      	bne.n	8007bdc <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8007c10:	2300      	movs	r3, #0
}
 8007c12:	4618      	mov	r0, r3
 8007c14:	3758      	adds	r7, #88	@ 0x58
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}
 8007c1a:	bf00      	nop
 8007c1c:	08007d3d 	.word	0x08007d3d
 8007c20:	08007e69 	.word	0x08007e69
 8007c24:	08007ea7 	.word	0x08007ea7

08007c28 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b089      	sub	sp, #36	@ 0x24
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	e853 3f00 	ldrex	r3, [r3]
 8007c3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007c44:	61fb      	str	r3, [r7, #28]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	69fb      	ldr	r3, [r7, #28]
 8007c4e:	61bb      	str	r3, [r7, #24]
 8007c50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c52:	6979      	ldr	r1, [r7, #20]
 8007c54:	69ba      	ldr	r2, [r7, #24]
 8007c56:	e841 2300 	strex	r3, r2, [r1]
 8007c5a:	613b      	str	r3, [r7, #16]
   return(result);
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d1e6      	bne.n	8007c30 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2220      	movs	r2, #32
 8007c66:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8007c68:	bf00      	nop
 8007c6a:	3724      	adds	r7, #36	@ 0x24
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b095      	sub	sp, #84	@ 0x54
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c84:	e853 3f00 	ldrex	r3, [r3]
 8007c88:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	461a      	mov	r2, r3
 8007c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c9a:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c9c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c9e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ca0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ca2:	e841 2300 	strex	r3, r2, [r1]
 8007ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d1e6      	bne.n	8007c7c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	3308      	adds	r3, #8
 8007cb4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb6:	6a3b      	ldr	r3, [r7, #32]
 8007cb8:	e853 3f00 	ldrex	r3, [r3]
 8007cbc:	61fb      	str	r3, [r7, #28]
   return(result);
 8007cbe:	69fb      	ldr	r3, [r7, #28]
 8007cc0:	f023 0301 	bic.w	r3, r3, #1
 8007cc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	3308      	adds	r3, #8
 8007ccc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007cce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cd6:	e841 2300 	strex	r3, r2, [r1]
 8007cda:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d1e5      	bne.n	8007cae <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ce6:	2b01      	cmp	r3, #1
 8007ce8:	d118      	bne.n	8007d1c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	e853 3f00 	ldrex	r3, [r3]
 8007cf6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	f023 0310 	bic.w	r3, r3, #16
 8007cfe:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	461a      	mov	r2, r3
 8007d06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d08:	61bb      	str	r3, [r7, #24]
 8007d0a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d0c:	6979      	ldr	r1, [r7, #20]
 8007d0e:	69ba      	ldr	r2, [r7, #24]
 8007d10:	e841 2300 	strex	r3, r2, [r1]
 8007d14:	613b      	str	r3, [r7, #16]
   return(result);
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d1e6      	bne.n	8007cea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2220      	movs	r2, #32
 8007d20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2200      	movs	r2, #0
 8007d28:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007d30:	bf00      	nop
 8007d32:	3754      	adds	r7, #84	@ 0x54
 8007d34:	46bd      	mov	sp, r7
 8007d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3a:	4770      	bx	lr

08007d3c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b09c      	sub	sp, #112	@ 0x70
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d48:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f003 0320 	and.w	r3, r3, #32
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d171      	bne.n	8007e3c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8007d58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d68:	e853 3f00 	ldrex	r3, [r3]
 8007d6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d80:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d86:	e841 2300 	strex	r3, r2, [r1]
 8007d8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007d8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d1e6      	bne.n	8007d60 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	3308      	adds	r3, #8
 8007d98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d9c:	e853 3f00 	ldrex	r3, [r3]
 8007da0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007da4:	f023 0301 	bic.w	r3, r3, #1
 8007da8:	667b      	str	r3, [r7, #100]	@ 0x64
 8007daa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	3308      	adds	r3, #8
 8007db0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007db2:	647a      	str	r2, [r7, #68]	@ 0x44
 8007db4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007db8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007dba:	e841 2300 	strex	r3, r2, [r1]
 8007dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d1e5      	bne.n	8007d92 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007dc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	3308      	adds	r3, #8
 8007dcc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd0:	e853 3f00 	ldrex	r3, [r3]
 8007dd4:	623b      	str	r3, [r7, #32]
   return(result);
 8007dd6:	6a3b      	ldr	r3, [r7, #32]
 8007dd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ddc:	663b      	str	r3, [r7, #96]	@ 0x60
 8007dde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	3308      	adds	r3, #8
 8007de4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007de6:	633a      	str	r2, [r7, #48]	@ 0x30
 8007de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007dec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dee:	e841 2300 	strex	r3, r2, [r1]
 8007df2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d1e5      	bne.n	8007dc6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007dfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dfc:	2220      	movs	r2, #32
 8007dfe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e06:	2b01      	cmp	r3, #1
 8007e08:	d118      	bne.n	8007e3c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	e853 3f00 	ldrex	r3, [r3]
 8007e16:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f023 0310 	bic.w	r3, r3, #16
 8007e1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	461a      	mov	r2, r3
 8007e26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e28:	61fb      	str	r3, [r7, #28]
 8007e2a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e2c:	69b9      	ldr	r1, [r7, #24]
 8007e2e:	69fa      	ldr	r2, [r7, #28]
 8007e30:	e841 2300 	strex	r3, r2, [r1]
 8007e34:	617b      	str	r3, [r7, #20]
   return(result);
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d1e6      	bne.n	8007e0a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e3e:	2200      	movs	r2, #0
 8007e40:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d107      	bne.n	8007e5a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e4c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007e50:	4619      	mov	r1, r3
 8007e52:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e54:	f7ff fa5e 	bl	8007314 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e58:	e002      	b.n	8007e60 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007e5a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e5c:	f7f9 fd60 	bl	8001920 <HAL_UART_RxCpltCallback>
}
 8007e60:	bf00      	nop
 8007e62:	3770      	adds	r7, #112	@ 0x70
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}

08007e68 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b084      	sub	sp, #16
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e74:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2201      	movs	r2, #1
 8007e7a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d109      	bne.n	8007e98 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007e8a:	085b      	lsrs	r3, r3, #1
 8007e8c:	b29b      	uxth	r3, r3
 8007e8e:	4619      	mov	r1, r3
 8007e90:	68f8      	ldr	r0, [r7, #12]
 8007e92:	f7ff fa3f 	bl	8007314 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e96:	e002      	b.n	8007e9e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007e98:	68f8      	ldr	r0, [r7, #12]
 8007e9a:	f7ff fa27 	bl	80072ec <HAL_UART_RxHalfCpltCallback>
}
 8007e9e:	bf00      	nop
 8007ea0:	3710      	adds	r7, #16
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}

08007ea6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007ea6:	b580      	push	{r7, lr}
 8007ea8:	b086      	sub	sp, #24
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eb2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007eb8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ec0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ecc:	2b80      	cmp	r3, #128	@ 0x80
 8007ece:	d109      	bne.n	8007ee4 <UART_DMAError+0x3e>
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	2b21      	cmp	r3, #33	@ 0x21
 8007ed4:	d106      	bne.n	8007ee4 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8007ede:	6978      	ldr	r0, [r7, #20]
 8007ee0:	f7ff fea2 	bl	8007c28 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007eee:	2b40      	cmp	r3, #64	@ 0x40
 8007ef0:	d109      	bne.n	8007f06 <UART_DMAError+0x60>
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2b22      	cmp	r3, #34	@ 0x22
 8007ef6:	d106      	bne.n	8007f06 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	2200      	movs	r2, #0
 8007efc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8007f00:	6978      	ldr	r0, [r7, #20]
 8007f02:	f7ff feb7 	bl	8007c74 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f0c:	f043 0210 	orr.w	r2, r3, #16
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f16:	6978      	ldr	r0, [r7, #20]
 8007f18:	f7ff f9f2 	bl	8007300 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f1c:	bf00      	nop
 8007f1e:	3718      	adds	r7, #24
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}

08007f24 <sulp>:
 8007f24:	b570      	push	{r4, r5, r6, lr}
 8007f26:	4604      	mov	r4, r0
 8007f28:	460d      	mov	r5, r1
 8007f2a:	ec45 4b10 	vmov	d0, r4, r5
 8007f2e:	4616      	mov	r6, r2
 8007f30:	f003 fb12 	bl	800b558 <__ulp>
 8007f34:	ec51 0b10 	vmov	r0, r1, d0
 8007f38:	b17e      	cbz	r6, 8007f5a <sulp+0x36>
 8007f3a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007f3e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	dd09      	ble.n	8007f5a <sulp+0x36>
 8007f46:	051b      	lsls	r3, r3, #20
 8007f48:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007f4c:	2400      	movs	r4, #0
 8007f4e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007f52:	4622      	mov	r2, r4
 8007f54:	462b      	mov	r3, r5
 8007f56:	f7f8 fb4f 	bl	80005f8 <__aeabi_dmul>
 8007f5a:	ec41 0b10 	vmov	d0, r0, r1
 8007f5e:	bd70      	pop	{r4, r5, r6, pc}

08007f60 <_strtod_l>:
 8007f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f64:	b09f      	sub	sp, #124	@ 0x7c
 8007f66:	460c      	mov	r4, r1
 8007f68:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	921a      	str	r2, [sp, #104]	@ 0x68
 8007f6e:	9005      	str	r0, [sp, #20]
 8007f70:	f04f 0a00 	mov.w	sl, #0
 8007f74:	f04f 0b00 	mov.w	fp, #0
 8007f78:	460a      	mov	r2, r1
 8007f7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f7c:	7811      	ldrb	r1, [r2, #0]
 8007f7e:	292b      	cmp	r1, #43	@ 0x2b
 8007f80:	d04a      	beq.n	8008018 <_strtod_l+0xb8>
 8007f82:	d838      	bhi.n	8007ff6 <_strtod_l+0x96>
 8007f84:	290d      	cmp	r1, #13
 8007f86:	d832      	bhi.n	8007fee <_strtod_l+0x8e>
 8007f88:	2908      	cmp	r1, #8
 8007f8a:	d832      	bhi.n	8007ff2 <_strtod_l+0x92>
 8007f8c:	2900      	cmp	r1, #0
 8007f8e:	d03b      	beq.n	8008008 <_strtod_l+0xa8>
 8007f90:	2200      	movs	r2, #0
 8007f92:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007f94:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007f96:	782a      	ldrb	r2, [r5, #0]
 8007f98:	2a30      	cmp	r2, #48	@ 0x30
 8007f9a:	f040 80b3 	bne.w	8008104 <_strtod_l+0x1a4>
 8007f9e:	786a      	ldrb	r2, [r5, #1]
 8007fa0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007fa4:	2a58      	cmp	r2, #88	@ 0x58
 8007fa6:	d16e      	bne.n	8008086 <_strtod_l+0x126>
 8007fa8:	9302      	str	r3, [sp, #8]
 8007faa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fac:	9301      	str	r3, [sp, #4]
 8007fae:	ab1a      	add	r3, sp, #104	@ 0x68
 8007fb0:	9300      	str	r3, [sp, #0]
 8007fb2:	4a8e      	ldr	r2, [pc, #568]	@ (80081ec <_strtod_l+0x28c>)
 8007fb4:	9805      	ldr	r0, [sp, #20]
 8007fb6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007fb8:	a919      	add	r1, sp, #100	@ 0x64
 8007fba:	f002 fbbf 	bl	800a73c <__gethex>
 8007fbe:	f010 060f 	ands.w	r6, r0, #15
 8007fc2:	4604      	mov	r4, r0
 8007fc4:	d005      	beq.n	8007fd2 <_strtod_l+0x72>
 8007fc6:	2e06      	cmp	r6, #6
 8007fc8:	d128      	bne.n	800801c <_strtod_l+0xbc>
 8007fca:	3501      	adds	r5, #1
 8007fcc:	2300      	movs	r3, #0
 8007fce:	9519      	str	r5, [sp, #100]	@ 0x64
 8007fd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007fd2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	f040 858e 	bne.w	8008af6 <_strtod_l+0xb96>
 8007fda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fdc:	b1cb      	cbz	r3, 8008012 <_strtod_l+0xb2>
 8007fde:	4652      	mov	r2, sl
 8007fe0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007fe4:	ec43 2b10 	vmov	d0, r2, r3
 8007fe8:	b01f      	add	sp, #124	@ 0x7c
 8007fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fee:	2920      	cmp	r1, #32
 8007ff0:	d1ce      	bne.n	8007f90 <_strtod_l+0x30>
 8007ff2:	3201      	adds	r2, #1
 8007ff4:	e7c1      	b.n	8007f7a <_strtod_l+0x1a>
 8007ff6:	292d      	cmp	r1, #45	@ 0x2d
 8007ff8:	d1ca      	bne.n	8007f90 <_strtod_l+0x30>
 8007ffa:	2101      	movs	r1, #1
 8007ffc:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007ffe:	1c51      	adds	r1, r2, #1
 8008000:	9119      	str	r1, [sp, #100]	@ 0x64
 8008002:	7852      	ldrb	r2, [r2, #1]
 8008004:	2a00      	cmp	r2, #0
 8008006:	d1c5      	bne.n	8007f94 <_strtod_l+0x34>
 8008008:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800800a:	9419      	str	r4, [sp, #100]	@ 0x64
 800800c:	2b00      	cmp	r3, #0
 800800e:	f040 8570 	bne.w	8008af2 <_strtod_l+0xb92>
 8008012:	4652      	mov	r2, sl
 8008014:	465b      	mov	r3, fp
 8008016:	e7e5      	b.n	8007fe4 <_strtod_l+0x84>
 8008018:	2100      	movs	r1, #0
 800801a:	e7ef      	b.n	8007ffc <_strtod_l+0x9c>
 800801c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800801e:	b13a      	cbz	r2, 8008030 <_strtod_l+0xd0>
 8008020:	2135      	movs	r1, #53	@ 0x35
 8008022:	a81c      	add	r0, sp, #112	@ 0x70
 8008024:	f003 fb92 	bl	800b74c <__copybits>
 8008028:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800802a:	9805      	ldr	r0, [sp, #20]
 800802c:	f002 ff60 	bl	800aef0 <_Bfree>
 8008030:	3e01      	subs	r6, #1
 8008032:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008034:	2e04      	cmp	r6, #4
 8008036:	d806      	bhi.n	8008046 <_strtod_l+0xe6>
 8008038:	e8df f006 	tbb	[pc, r6]
 800803c:	201d0314 	.word	0x201d0314
 8008040:	14          	.byte	0x14
 8008041:	00          	.byte	0x00
 8008042:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008046:	05e1      	lsls	r1, r4, #23
 8008048:	bf48      	it	mi
 800804a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800804e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008052:	0d1b      	lsrs	r3, r3, #20
 8008054:	051b      	lsls	r3, r3, #20
 8008056:	2b00      	cmp	r3, #0
 8008058:	d1bb      	bne.n	8007fd2 <_strtod_l+0x72>
 800805a:	f001 fc23 	bl	80098a4 <__errno>
 800805e:	2322      	movs	r3, #34	@ 0x22
 8008060:	6003      	str	r3, [r0, #0]
 8008062:	e7b6      	b.n	8007fd2 <_strtod_l+0x72>
 8008064:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008068:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800806c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008070:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008074:	e7e7      	b.n	8008046 <_strtod_l+0xe6>
 8008076:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80081f4 <_strtod_l+0x294>
 800807a:	e7e4      	b.n	8008046 <_strtod_l+0xe6>
 800807c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008080:	f04f 3aff 	mov.w	sl, #4294967295
 8008084:	e7df      	b.n	8008046 <_strtod_l+0xe6>
 8008086:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008088:	1c5a      	adds	r2, r3, #1
 800808a:	9219      	str	r2, [sp, #100]	@ 0x64
 800808c:	785b      	ldrb	r3, [r3, #1]
 800808e:	2b30      	cmp	r3, #48	@ 0x30
 8008090:	d0f9      	beq.n	8008086 <_strtod_l+0x126>
 8008092:	2b00      	cmp	r3, #0
 8008094:	d09d      	beq.n	8007fd2 <_strtod_l+0x72>
 8008096:	2301      	movs	r3, #1
 8008098:	9309      	str	r3, [sp, #36]	@ 0x24
 800809a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800809c:	930c      	str	r3, [sp, #48]	@ 0x30
 800809e:	2300      	movs	r3, #0
 80080a0:	9308      	str	r3, [sp, #32]
 80080a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80080a4:	461f      	mov	r7, r3
 80080a6:	220a      	movs	r2, #10
 80080a8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80080aa:	7805      	ldrb	r5, [r0, #0]
 80080ac:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80080b0:	b2d9      	uxtb	r1, r3
 80080b2:	2909      	cmp	r1, #9
 80080b4:	d928      	bls.n	8008108 <_strtod_l+0x1a8>
 80080b6:	494e      	ldr	r1, [pc, #312]	@ (80081f0 <_strtod_l+0x290>)
 80080b8:	2201      	movs	r2, #1
 80080ba:	f001 fb96 	bl	80097ea <strncmp>
 80080be:	2800      	cmp	r0, #0
 80080c0:	d032      	beq.n	8008128 <_strtod_l+0x1c8>
 80080c2:	2000      	movs	r0, #0
 80080c4:	462a      	mov	r2, r5
 80080c6:	4681      	mov	r9, r0
 80080c8:	463d      	mov	r5, r7
 80080ca:	4603      	mov	r3, r0
 80080cc:	2a65      	cmp	r2, #101	@ 0x65
 80080ce:	d001      	beq.n	80080d4 <_strtod_l+0x174>
 80080d0:	2a45      	cmp	r2, #69	@ 0x45
 80080d2:	d114      	bne.n	80080fe <_strtod_l+0x19e>
 80080d4:	b91d      	cbnz	r5, 80080de <_strtod_l+0x17e>
 80080d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080d8:	4302      	orrs	r2, r0
 80080da:	d095      	beq.n	8008008 <_strtod_l+0xa8>
 80080dc:	2500      	movs	r5, #0
 80080de:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80080e0:	1c62      	adds	r2, r4, #1
 80080e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80080e4:	7862      	ldrb	r2, [r4, #1]
 80080e6:	2a2b      	cmp	r2, #43	@ 0x2b
 80080e8:	d077      	beq.n	80081da <_strtod_l+0x27a>
 80080ea:	2a2d      	cmp	r2, #45	@ 0x2d
 80080ec:	d07b      	beq.n	80081e6 <_strtod_l+0x286>
 80080ee:	f04f 0c00 	mov.w	ip, #0
 80080f2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80080f6:	2909      	cmp	r1, #9
 80080f8:	f240 8082 	bls.w	8008200 <_strtod_l+0x2a0>
 80080fc:	9419      	str	r4, [sp, #100]	@ 0x64
 80080fe:	f04f 0800 	mov.w	r8, #0
 8008102:	e0a2      	b.n	800824a <_strtod_l+0x2ea>
 8008104:	2300      	movs	r3, #0
 8008106:	e7c7      	b.n	8008098 <_strtod_l+0x138>
 8008108:	2f08      	cmp	r7, #8
 800810a:	bfd5      	itete	le
 800810c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800810e:	9908      	ldrgt	r1, [sp, #32]
 8008110:	fb02 3301 	mlale	r3, r2, r1, r3
 8008114:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008118:	f100 0001 	add.w	r0, r0, #1
 800811c:	bfd4      	ite	le
 800811e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008120:	9308      	strgt	r3, [sp, #32]
 8008122:	3701      	adds	r7, #1
 8008124:	9019      	str	r0, [sp, #100]	@ 0x64
 8008126:	e7bf      	b.n	80080a8 <_strtod_l+0x148>
 8008128:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800812a:	1c5a      	adds	r2, r3, #1
 800812c:	9219      	str	r2, [sp, #100]	@ 0x64
 800812e:	785a      	ldrb	r2, [r3, #1]
 8008130:	b37f      	cbz	r7, 8008192 <_strtod_l+0x232>
 8008132:	4681      	mov	r9, r0
 8008134:	463d      	mov	r5, r7
 8008136:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800813a:	2b09      	cmp	r3, #9
 800813c:	d912      	bls.n	8008164 <_strtod_l+0x204>
 800813e:	2301      	movs	r3, #1
 8008140:	e7c4      	b.n	80080cc <_strtod_l+0x16c>
 8008142:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008144:	1c5a      	adds	r2, r3, #1
 8008146:	9219      	str	r2, [sp, #100]	@ 0x64
 8008148:	785a      	ldrb	r2, [r3, #1]
 800814a:	3001      	adds	r0, #1
 800814c:	2a30      	cmp	r2, #48	@ 0x30
 800814e:	d0f8      	beq.n	8008142 <_strtod_l+0x1e2>
 8008150:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008154:	2b08      	cmp	r3, #8
 8008156:	f200 84d3 	bhi.w	8008b00 <_strtod_l+0xba0>
 800815a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800815c:	930c      	str	r3, [sp, #48]	@ 0x30
 800815e:	4681      	mov	r9, r0
 8008160:	2000      	movs	r0, #0
 8008162:	4605      	mov	r5, r0
 8008164:	3a30      	subs	r2, #48	@ 0x30
 8008166:	f100 0301 	add.w	r3, r0, #1
 800816a:	d02a      	beq.n	80081c2 <_strtod_l+0x262>
 800816c:	4499      	add	r9, r3
 800816e:	eb00 0c05 	add.w	ip, r0, r5
 8008172:	462b      	mov	r3, r5
 8008174:	210a      	movs	r1, #10
 8008176:	4563      	cmp	r3, ip
 8008178:	d10d      	bne.n	8008196 <_strtod_l+0x236>
 800817a:	1c69      	adds	r1, r5, #1
 800817c:	4401      	add	r1, r0
 800817e:	4428      	add	r0, r5
 8008180:	2808      	cmp	r0, #8
 8008182:	dc16      	bgt.n	80081b2 <_strtod_l+0x252>
 8008184:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008186:	230a      	movs	r3, #10
 8008188:	fb03 2300 	mla	r3, r3, r0, r2
 800818c:	930a      	str	r3, [sp, #40]	@ 0x28
 800818e:	2300      	movs	r3, #0
 8008190:	e018      	b.n	80081c4 <_strtod_l+0x264>
 8008192:	4638      	mov	r0, r7
 8008194:	e7da      	b.n	800814c <_strtod_l+0x1ec>
 8008196:	2b08      	cmp	r3, #8
 8008198:	f103 0301 	add.w	r3, r3, #1
 800819c:	dc03      	bgt.n	80081a6 <_strtod_l+0x246>
 800819e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80081a0:	434e      	muls	r6, r1
 80081a2:	960a      	str	r6, [sp, #40]	@ 0x28
 80081a4:	e7e7      	b.n	8008176 <_strtod_l+0x216>
 80081a6:	2b10      	cmp	r3, #16
 80081a8:	bfde      	ittt	le
 80081aa:	9e08      	ldrle	r6, [sp, #32]
 80081ac:	434e      	mulle	r6, r1
 80081ae:	9608      	strle	r6, [sp, #32]
 80081b0:	e7e1      	b.n	8008176 <_strtod_l+0x216>
 80081b2:	280f      	cmp	r0, #15
 80081b4:	dceb      	bgt.n	800818e <_strtod_l+0x22e>
 80081b6:	9808      	ldr	r0, [sp, #32]
 80081b8:	230a      	movs	r3, #10
 80081ba:	fb03 2300 	mla	r3, r3, r0, r2
 80081be:	9308      	str	r3, [sp, #32]
 80081c0:	e7e5      	b.n	800818e <_strtod_l+0x22e>
 80081c2:	4629      	mov	r1, r5
 80081c4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80081c6:	1c50      	adds	r0, r2, #1
 80081c8:	9019      	str	r0, [sp, #100]	@ 0x64
 80081ca:	7852      	ldrb	r2, [r2, #1]
 80081cc:	4618      	mov	r0, r3
 80081ce:	460d      	mov	r5, r1
 80081d0:	e7b1      	b.n	8008136 <_strtod_l+0x1d6>
 80081d2:	f04f 0900 	mov.w	r9, #0
 80081d6:	2301      	movs	r3, #1
 80081d8:	e77d      	b.n	80080d6 <_strtod_l+0x176>
 80081da:	f04f 0c00 	mov.w	ip, #0
 80081de:	1ca2      	adds	r2, r4, #2
 80081e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80081e2:	78a2      	ldrb	r2, [r4, #2]
 80081e4:	e785      	b.n	80080f2 <_strtod_l+0x192>
 80081e6:	f04f 0c01 	mov.w	ip, #1
 80081ea:	e7f8      	b.n	80081de <_strtod_l+0x27e>
 80081ec:	0800c31c 	.word	0x0800c31c
 80081f0:	0800c304 	.word	0x0800c304
 80081f4:	7ff00000 	.word	0x7ff00000
 80081f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80081fa:	1c51      	adds	r1, r2, #1
 80081fc:	9119      	str	r1, [sp, #100]	@ 0x64
 80081fe:	7852      	ldrb	r2, [r2, #1]
 8008200:	2a30      	cmp	r2, #48	@ 0x30
 8008202:	d0f9      	beq.n	80081f8 <_strtod_l+0x298>
 8008204:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008208:	2908      	cmp	r1, #8
 800820a:	f63f af78 	bhi.w	80080fe <_strtod_l+0x19e>
 800820e:	3a30      	subs	r2, #48	@ 0x30
 8008210:	920e      	str	r2, [sp, #56]	@ 0x38
 8008212:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008214:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008216:	f04f 080a 	mov.w	r8, #10
 800821a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800821c:	1c56      	adds	r6, r2, #1
 800821e:	9619      	str	r6, [sp, #100]	@ 0x64
 8008220:	7852      	ldrb	r2, [r2, #1]
 8008222:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008226:	f1be 0f09 	cmp.w	lr, #9
 800822a:	d939      	bls.n	80082a0 <_strtod_l+0x340>
 800822c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800822e:	1a76      	subs	r6, r6, r1
 8008230:	2e08      	cmp	r6, #8
 8008232:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008236:	dc03      	bgt.n	8008240 <_strtod_l+0x2e0>
 8008238:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800823a:	4588      	cmp	r8, r1
 800823c:	bfa8      	it	ge
 800823e:	4688      	movge	r8, r1
 8008240:	f1bc 0f00 	cmp.w	ip, #0
 8008244:	d001      	beq.n	800824a <_strtod_l+0x2ea>
 8008246:	f1c8 0800 	rsb	r8, r8, #0
 800824a:	2d00      	cmp	r5, #0
 800824c:	d14e      	bne.n	80082ec <_strtod_l+0x38c>
 800824e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008250:	4308      	orrs	r0, r1
 8008252:	f47f aebe 	bne.w	8007fd2 <_strtod_l+0x72>
 8008256:	2b00      	cmp	r3, #0
 8008258:	f47f aed6 	bne.w	8008008 <_strtod_l+0xa8>
 800825c:	2a69      	cmp	r2, #105	@ 0x69
 800825e:	d028      	beq.n	80082b2 <_strtod_l+0x352>
 8008260:	dc25      	bgt.n	80082ae <_strtod_l+0x34e>
 8008262:	2a49      	cmp	r2, #73	@ 0x49
 8008264:	d025      	beq.n	80082b2 <_strtod_l+0x352>
 8008266:	2a4e      	cmp	r2, #78	@ 0x4e
 8008268:	f47f aece 	bne.w	8008008 <_strtod_l+0xa8>
 800826c:	499b      	ldr	r1, [pc, #620]	@ (80084dc <_strtod_l+0x57c>)
 800826e:	a819      	add	r0, sp, #100	@ 0x64
 8008270:	f002 fc86 	bl	800ab80 <__match>
 8008274:	2800      	cmp	r0, #0
 8008276:	f43f aec7 	beq.w	8008008 <_strtod_l+0xa8>
 800827a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	2b28      	cmp	r3, #40	@ 0x28
 8008280:	d12e      	bne.n	80082e0 <_strtod_l+0x380>
 8008282:	4997      	ldr	r1, [pc, #604]	@ (80084e0 <_strtod_l+0x580>)
 8008284:	aa1c      	add	r2, sp, #112	@ 0x70
 8008286:	a819      	add	r0, sp, #100	@ 0x64
 8008288:	f002 fc8e 	bl	800aba8 <__hexnan>
 800828c:	2805      	cmp	r0, #5
 800828e:	d127      	bne.n	80082e0 <_strtod_l+0x380>
 8008290:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008292:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008296:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800829a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800829e:	e698      	b.n	8007fd2 <_strtod_l+0x72>
 80082a0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80082a2:	fb08 2101 	mla	r1, r8, r1, r2
 80082a6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80082aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80082ac:	e7b5      	b.n	800821a <_strtod_l+0x2ba>
 80082ae:	2a6e      	cmp	r2, #110	@ 0x6e
 80082b0:	e7da      	b.n	8008268 <_strtod_l+0x308>
 80082b2:	498c      	ldr	r1, [pc, #560]	@ (80084e4 <_strtod_l+0x584>)
 80082b4:	a819      	add	r0, sp, #100	@ 0x64
 80082b6:	f002 fc63 	bl	800ab80 <__match>
 80082ba:	2800      	cmp	r0, #0
 80082bc:	f43f aea4 	beq.w	8008008 <_strtod_l+0xa8>
 80082c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082c2:	4989      	ldr	r1, [pc, #548]	@ (80084e8 <_strtod_l+0x588>)
 80082c4:	3b01      	subs	r3, #1
 80082c6:	a819      	add	r0, sp, #100	@ 0x64
 80082c8:	9319      	str	r3, [sp, #100]	@ 0x64
 80082ca:	f002 fc59 	bl	800ab80 <__match>
 80082ce:	b910      	cbnz	r0, 80082d6 <_strtod_l+0x376>
 80082d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082d2:	3301      	adds	r3, #1
 80082d4:	9319      	str	r3, [sp, #100]	@ 0x64
 80082d6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80084f8 <_strtod_l+0x598>
 80082da:	f04f 0a00 	mov.w	sl, #0
 80082de:	e678      	b.n	8007fd2 <_strtod_l+0x72>
 80082e0:	4882      	ldr	r0, [pc, #520]	@ (80084ec <_strtod_l+0x58c>)
 80082e2:	f001 fb1d 	bl	8009920 <nan>
 80082e6:	ec5b ab10 	vmov	sl, fp, d0
 80082ea:	e672      	b.n	8007fd2 <_strtod_l+0x72>
 80082ec:	eba8 0309 	sub.w	r3, r8, r9
 80082f0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80082f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80082f4:	2f00      	cmp	r7, #0
 80082f6:	bf08      	it	eq
 80082f8:	462f      	moveq	r7, r5
 80082fa:	2d10      	cmp	r5, #16
 80082fc:	462c      	mov	r4, r5
 80082fe:	bfa8      	it	ge
 8008300:	2410      	movge	r4, #16
 8008302:	f7f8 f8ff 	bl	8000504 <__aeabi_ui2d>
 8008306:	2d09      	cmp	r5, #9
 8008308:	4682      	mov	sl, r0
 800830a:	468b      	mov	fp, r1
 800830c:	dc13      	bgt.n	8008336 <_strtod_l+0x3d6>
 800830e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008310:	2b00      	cmp	r3, #0
 8008312:	f43f ae5e 	beq.w	8007fd2 <_strtod_l+0x72>
 8008316:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008318:	dd78      	ble.n	800840c <_strtod_l+0x4ac>
 800831a:	2b16      	cmp	r3, #22
 800831c:	dc5f      	bgt.n	80083de <_strtod_l+0x47e>
 800831e:	4974      	ldr	r1, [pc, #464]	@ (80084f0 <_strtod_l+0x590>)
 8008320:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008324:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008328:	4652      	mov	r2, sl
 800832a:	465b      	mov	r3, fp
 800832c:	f7f8 f964 	bl	80005f8 <__aeabi_dmul>
 8008330:	4682      	mov	sl, r0
 8008332:	468b      	mov	fp, r1
 8008334:	e64d      	b.n	8007fd2 <_strtod_l+0x72>
 8008336:	4b6e      	ldr	r3, [pc, #440]	@ (80084f0 <_strtod_l+0x590>)
 8008338:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800833c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008340:	f7f8 f95a 	bl	80005f8 <__aeabi_dmul>
 8008344:	4682      	mov	sl, r0
 8008346:	9808      	ldr	r0, [sp, #32]
 8008348:	468b      	mov	fp, r1
 800834a:	f7f8 f8db 	bl	8000504 <__aeabi_ui2d>
 800834e:	4602      	mov	r2, r0
 8008350:	460b      	mov	r3, r1
 8008352:	4650      	mov	r0, sl
 8008354:	4659      	mov	r1, fp
 8008356:	f7f7 ff99 	bl	800028c <__adddf3>
 800835a:	2d0f      	cmp	r5, #15
 800835c:	4682      	mov	sl, r0
 800835e:	468b      	mov	fp, r1
 8008360:	ddd5      	ble.n	800830e <_strtod_l+0x3ae>
 8008362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008364:	1b2c      	subs	r4, r5, r4
 8008366:	441c      	add	r4, r3
 8008368:	2c00      	cmp	r4, #0
 800836a:	f340 8096 	ble.w	800849a <_strtod_l+0x53a>
 800836e:	f014 030f 	ands.w	r3, r4, #15
 8008372:	d00a      	beq.n	800838a <_strtod_l+0x42a>
 8008374:	495e      	ldr	r1, [pc, #376]	@ (80084f0 <_strtod_l+0x590>)
 8008376:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800837a:	4652      	mov	r2, sl
 800837c:	465b      	mov	r3, fp
 800837e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008382:	f7f8 f939 	bl	80005f8 <__aeabi_dmul>
 8008386:	4682      	mov	sl, r0
 8008388:	468b      	mov	fp, r1
 800838a:	f034 040f 	bics.w	r4, r4, #15
 800838e:	d073      	beq.n	8008478 <_strtod_l+0x518>
 8008390:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008394:	dd48      	ble.n	8008428 <_strtod_l+0x4c8>
 8008396:	2400      	movs	r4, #0
 8008398:	46a0      	mov	r8, r4
 800839a:	940a      	str	r4, [sp, #40]	@ 0x28
 800839c:	46a1      	mov	r9, r4
 800839e:	9a05      	ldr	r2, [sp, #20]
 80083a0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80084f8 <_strtod_l+0x598>
 80083a4:	2322      	movs	r3, #34	@ 0x22
 80083a6:	6013      	str	r3, [r2, #0]
 80083a8:	f04f 0a00 	mov.w	sl, #0
 80083ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	f43f ae0f 	beq.w	8007fd2 <_strtod_l+0x72>
 80083b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80083b6:	9805      	ldr	r0, [sp, #20]
 80083b8:	f002 fd9a 	bl	800aef0 <_Bfree>
 80083bc:	9805      	ldr	r0, [sp, #20]
 80083be:	4649      	mov	r1, r9
 80083c0:	f002 fd96 	bl	800aef0 <_Bfree>
 80083c4:	9805      	ldr	r0, [sp, #20]
 80083c6:	4641      	mov	r1, r8
 80083c8:	f002 fd92 	bl	800aef0 <_Bfree>
 80083cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80083ce:	9805      	ldr	r0, [sp, #20]
 80083d0:	f002 fd8e 	bl	800aef0 <_Bfree>
 80083d4:	9805      	ldr	r0, [sp, #20]
 80083d6:	4621      	mov	r1, r4
 80083d8:	f002 fd8a 	bl	800aef0 <_Bfree>
 80083dc:	e5f9      	b.n	8007fd2 <_strtod_l+0x72>
 80083de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083e0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80083e4:	4293      	cmp	r3, r2
 80083e6:	dbbc      	blt.n	8008362 <_strtod_l+0x402>
 80083e8:	4c41      	ldr	r4, [pc, #260]	@ (80084f0 <_strtod_l+0x590>)
 80083ea:	f1c5 050f 	rsb	r5, r5, #15
 80083ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80083f2:	4652      	mov	r2, sl
 80083f4:	465b      	mov	r3, fp
 80083f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083fa:	f7f8 f8fd 	bl	80005f8 <__aeabi_dmul>
 80083fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008400:	1b5d      	subs	r5, r3, r5
 8008402:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008406:	e9d4 2300 	ldrd	r2, r3, [r4]
 800840a:	e78f      	b.n	800832c <_strtod_l+0x3cc>
 800840c:	3316      	adds	r3, #22
 800840e:	dba8      	blt.n	8008362 <_strtod_l+0x402>
 8008410:	4b37      	ldr	r3, [pc, #220]	@ (80084f0 <_strtod_l+0x590>)
 8008412:	eba9 0808 	sub.w	r8, r9, r8
 8008416:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800841a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800841e:	4650      	mov	r0, sl
 8008420:	4659      	mov	r1, fp
 8008422:	f7f8 fa13 	bl	800084c <__aeabi_ddiv>
 8008426:	e783      	b.n	8008330 <_strtod_l+0x3d0>
 8008428:	4b32      	ldr	r3, [pc, #200]	@ (80084f4 <_strtod_l+0x594>)
 800842a:	9308      	str	r3, [sp, #32]
 800842c:	2300      	movs	r3, #0
 800842e:	1124      	asrs	r4, r4, #4
 8008430:	4650      	mov	r0, sl
 8008432:	4659      	mov	r1, fp
 8008434:	461e      	mov	r6, r3
 8008436:	2c01      	cmp	r4, #1
 8008438:	dc21      	bgt.n	800847e <_strtod_l+0x51e>
 800843a:	b10b      	cbz	r3, 8008440 <_strtod_l+0x4e0>
 800843c:	4682      	mov	sl, r0
 800843e:	468b      	mov	fp, r1
 8008440:	492c      	ldr	r1, [pc, #176]	@ (80084f4 <_strtod_l+0x594>)
 8008442:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008446:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800844a:	4652      	mov	r2, sl
 800844c:	465b      	mov	r3, fp
 800844e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008452:	f7f8 f8d1 	bl	80005f8 <__aeabi_dmul>
 8008456:	4b28      	ldr	r3, [pc, #160]	@ (80084f8 <_strtod_l+0x598>)
 8008458:	460a      	mov	r2, r1
 800845a:	400b      	ands	r3, r1
 800845c:	4927      	ldr	r1, [pc, #156]	@ (80084fc <_strtod_l+0x59c>)
 800845e:	428b      	cmp	r3, r1
 8008460:	4682      	mov	sl, r0
 8008462:	d898      	bhi.n	8008396 <_strtod_l+0x436>
 8008464:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008468:	428b      	cmp	r3, r1
 800846a:	bf86      	itte	hi
 800846c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008500 <_strtod_l+0x5a0>
 8008470:	f04f 3aff 	movhi.w	sl, #4294967295
 8008474:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008478:	2300      	movs	r3, #0
 800847a:	9308      	str	r3, [sp, #32]
 800847c:	e07a      	b.n	8008574 <_strtod_l+0x614>
 800847e:	07e2      	lsls	r2, r4, #31
 8008480:	d505      	bpl.n	800848e <_strtod_l+0x52e>
 8008482:	9b08      	ldr	r3, [sp, #32]
 8008484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008488:	f7f8 f8b6 	bl	80005f8 <__aeabi_dmul>
 800848c:	2301      	movs	r3, #1
 800848e:	9a08      	ldr	r2, [sp, #32]
 8008490:	3208      	adds	r2, #8
 8008492:	3601      	adds	r6, #1
 8008494:	1064      	asrs	r4, r4, #1
 8008496:	9208      	str	r2, [sp, #32]
 8008498:	e7cd      	b.n	8008436 <_strtod_l+0x4d6>
 800849a:	d0ed      	beq.n	8008478 <_strtod_l+0x518>
 800849c:	4264      	negs	r4, r4
 800849e:	f014 020f 	ands.w	r2, r4, #15
 80084a2:	d00a      	beq.n	80084ba <_strtod_l+0x55a>
 80084a4:	4b12      	ldr	r3, [pc, #72]	@ (80084f0 <_strtod_l+0x590>)
 80084a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084aa:	4650      	mov	r0, sl
 80084ac:	4659      	mov	r1, fp
 80084ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b2:	f7f8 f9cb 	bl	800084c <__aeabi_ddiv>
 80084b6:	4682      	mov	sl, r0
 80084b8:	468b      	mov	fp, r1
 80084ba:	1124      	asrs	r4, r4, #4
 80084bc:	d0dc      	beq.n	8008478 <_strtod_l+0x518>
 80084be:	2c1f      	cmp	r4, #31
 80084c0:	dd20      	ble.n	8008504 <_strtod_l+0x5a4>
 80084c2:	2400      	movs	r4, #0
 80084c4:	46a0      	mov	r8, r4
 80084c6:	940a      	str	r4, [sp, #40]	@ 0x28
 80084c8:	46a1      	mov	r9, r4
 80084ca:	9a05      	ldr	r2, [sp, #20]
 80084cc:	2322      	movs	r3, #34	@ 0x22
 80084ce:	f04f 0a00 	mov.w	sl, #0
 80084d2:	f04f 0b00 	mov.w	fp, #0
 80084d6:	6013      	str	r3, [r2, #0]
 80084d8:	e768      	b.n	80083ac <_strtod_l+0x44c>
 80084da:	bf00      	nop
 80084dc:	0800c466 	.word	0x0800c466
 80084e0:	0800c308 	.word	0x0800c308
 80084e4:	0800c45e 	.word	0x0800c45e
 80084e8:	0800c498 	.word	0x0800c498
 80084ec:	0800c724 	.word	0x0800c724
 80084f0:	0800c610 	.word	0x0800c610
 80084f4:	0800c5e8 	.word	0x0800c5e8
 80084f8:	7ff00000 	.word	0x7ff00000
 80084fc:	7ca00000 	.word	0x7ca00000
 8008500:	7fefffff 	.word	0x7fefffff
 8008504:	f014 0310 	ands.w	r3, r4, #16
 8008508:	bf18      	it	ne
 800850a:	236a      	movne	r3, #106	@ 0x6a
 800850c:	4ea9      	ldr	r6, [pc, #676]	@ (80087b4 <_strtod_l+0x854>)
 800850e:	9308      	str	r3, [sp, #32]
 8008510:	4650      	mov	r0, sl
 8008512:	4659      	mov	r1, fp
 8008514:	2300      	movs	r3, #0
 8008516:	07e2      	lsls	r2, r4, #31
 8008518:	d504      	bpl.n	8008524 <_strtod_l+0x5c4>
 800851a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800851e:	f7f8 f86b 	bl	80005f8 <__aeabi_dmul>
 8008522:	2301      	movs	r3, #1
 8008524:	1064      	asrs	r4, r4, #1
 8008526:	f106 0608 	add.w	r6, r6, #8
 800852a:	d1f4      	bne.n	8008516 <_strtod_l+0x5b6>
 800852c:	b10b      	cbz	r3, 8008532 <_strtod_l+0x5d2>
 800852e:	4682      	mov	sl, r0
 8008530:	468b      	mov	fp, r1
 8008532:	9b08      	ldr	r3, [sp, #32]
 8008534:	b1b3      	cbz	r3, 8008564 <_strtod_l+0x604>
 8008536:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800853a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800853e:	2b00      	cmp	r3, #0
 8008540:	4659      	mov	r1, fp
 8008542:	dd0f      	ble.n	8008564 <_strtod_l+0x604>
 8008544:	2b1f      	cmp	r3, #31
 8008546:	dd55      	ble.n	80085f4 <_strtod_l+0x694>
 8008548:	2b34      	cmp	r3, #52	@ 0x34
 800854a:	bfde      	ittt	le
 800854c:	f04f 33ff 	movle.w	r3, #4294967295
 8008550:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008554:	4093      	lslle	r3, r2
 8008556:	f04f 0a00 	mov.w	sl, #0
 800855a:	bfcc      	ite	gt
 800855c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008560:	ea03 0b01 	andle.w	fp, r3, r1
 8008564:	2200      	movs	r2, #0
 8008566:	2300      	movs	r3, #0
 8008568:	4650      	mov	r0, sl
 800856a:	4659      	mov	r1, fp
 800856c:	f7f8 faac 	bl	8000ac8 <__aeabi_dcmpeq>
 8008570:	2800      	cmp	r0, #0
 8008572:	d1a6      	bne.n	80084c2 <_strtod_l+0x562>
 8008574:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008576:	9300      	str	r3, [sp, #0]
 8008578:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800857a:	9805      	ldr	r0, [sp, #20]
 800857c:	462b      	mov	r3, r5
 800857e:	463a      	mov	r2, r7
 8008580:	f002 fd1e 	bl	800afc0 <__s2b>
 8008584:	900a      	str	r0, [sp, #40]	@ 0x28
 8008586:	2800      	cmp	r0, #0
 8008588:	f43f af05 	beq.w	8008396 <_strtod_l+0x436>
 800858c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800858e:	2a00      	cmp	r2, #0
 8008590:	eba9 0308 	sub.w	r3, r9, r8
 8008594:	bfa8      	it	ge
 8008596:	2300      	movge	r3, #0
 8008598:	9312      	str	r3, [sp, #72]	@ 0x48
 800859a:	2400      	movs	r4, #0
 800859c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80085a0:	9316      	str	r3, [sp, #88]	@ 0x58
 80085a2:	46a0      	mov	r8, r4
 80085a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085a6:	9805      	ldr	r0, [sp, #20]
 80085a8:	6859      	ldr	r1, [r3, #4]
 80085aa:	f002 fc61 	bl	800ae70 <_Balloc>
 80085ae:	4681      	mov	r9, r0
 80085b0:	2800      	cmp	r0, #0
 80085b2:	f43f aef4 	beq.w	800839e <_strtod_l+0x43e>
 80085b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085b8:	691a      	ldr	r2, [r3, #16]
 80085ba:	3202      	adds	r2, #2
 80085bc:	f103 010c 	add.w	r1, r3, #12
 80085c0:	0092      	lsls	r2, r2, #2
 80085c2:	300c      	adds	r0, #12
 80085c4:	f001 f99b 	bl	80098fe <memcpy>
 80085c8:	ec4b ab10 	vmov	d0, sl, fp
 80085cc:	9805      	ldr	r0, [sp, #20]
 80085ce:	aa1c      	add	r2, sp, #112	@ 0x70
 80085d0:	a91b      	add	r1, sp, #108	@ 0x6c
 80085d2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80085d6:	f003 f82f 	bl	800b638 <__d2b>
 80085da:	901a      	str	r0, [sp, #104]	@ 0x68
 80085dc:	2800      	cmp	r0, #0
 80085de:	f43f aede 	beq.w	800839e <_strtod_l+0x43e>
 80085e2:	9805      	ldr	r0, [sp, #20]
 80085e4:	2101      	movs	r1, #1
 80085e6:	f002 fd81 	bl	800b0ec <__i2b>
 80085ea:	4680      	mov	r8, r0
 80085ec:	b948      	cbnz	r0, 8008602 <_strtod_l+0x6a2>
 80085ee:	f04f 0800 	mov.w	r8, #0
 80085f2:	e6d4      	b.n	800839e <_strtod_l+0x43e>
 80085f4:	f04f 32ff 	mov.w	r2, #4294967295
 80085f8:	fa02 f303 	lsl.w	r3, r2, r3
 80085fc:	ea03 0a0a 	and.w	sl, r3, sl
 8008600:	e7b0      	b.n	8008564 <_strtod_l+0x604>
 8008602:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008604:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008606:	2d00      	cmp	r5, #0
 8008608:	bfab      	itete	ge
 800860a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800860c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800860e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008610:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008612:	bfac      	ite	ge
 8008614:	18ef      	addge	r7, r5, r3
 8008616:	1b5e      	sublt	r6, r3, r5
 8008618:	9b08      	ldr	r3, [sp, #32]
 800861a:	1aed      	subs	r5, r5, r3
 800861c:	4415      	add	r5, r2
 800861e:	4b66      	ldr	r3, [pc, #408]	@ (80087b8 <_strtod_l+0x858>)
 8008620:	3d01      	subs	r5, #1
 8008622:	429d      	cmp	r5, r3
 8008624:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008628:	da50      	bge.n	80086cc <_strtod_l+0x76c>
 800862a:	1b5b      	subs	r3, r3, r5
 800862c:	2b1f      	cmp	r3, #31
 800862e:	eba2 0203 	sub.w	r2, r2, r3
 8008632:	f04f 0101 	mov.w	r1, #1
 8008636:	dc3d      	bgt.n	80086b4 <_strtod_l+0x754>
 8008638:	fa01 f303 	lsl.w	r3, r1, r3
 800863c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800863e:	2300      	movs	r3, #0
 8008640:	9310      	str	r3, [sp, #64]	@ 0x40
 8008642:	18bd      	adds	r5, r7, r2
 8008644:	9b08      	ldr	r3, [sp, #32]
 8008646:	42af      	cmp	r7, r5
 8008648:	4416      	add	r6, r2
 800864a:	441e      	add	r6, r3
 800864c:	463b      	mov	r3, r7
 800864e:	bfa8      	it	ge
 8008650:	462b      	movge	r3, r5
 8008652:	42b3      	cmp	r3, r6
 8008654:	bfa8      	it	ge
 8008656:	4633      	movge	r3, r6
 8008658:	2b00      	cmp	r3, #0
 800865a:	bfc2      	ittt	gt
 800865c:	1aed      	subgt	r5, r5, r3
 800865e:	1af6      	subgt	r6, r6, r3
 8008660:	1aff      	subgt	r7, r7, r3
 8008662:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008664:	2b00      	cmp	r3, #0
 8008666:	dd16      	ble.n	8008696 <_strtod_l+0x736>
 8008668:	4641      	mov	r1, r8
 800866a:	9805      	ldr	r0, [sp, #20]
 800866c:	461a      	mov	r2, r3
 800866e:	f002 fdfd 	bl	800b26c <__pow5mult>
 8008672:	4680      	mov	r8, r0
 8008674:	2800      	cmp	r0, #0
 8008676:	d0ba      	beq.n	80085ee <_strtod_l+0x68e>
 8008678:	4601      	mov	r1, r0
 800867a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800867c:	9805      	ldr	r0, [sp, #20]
 800867e:	f002 fd4b 	bl	800b118 <__multiply>
 8008682:	900e      	str	r0, [sp, #56]	@ 0x38
 8008684:	2800      	cmp	r0, #0
 8008686:	f43f ae8a 	beq.w	800839e <_strtod_l+0x43e>
 800868a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800868c:	9805      	ldr	r0, [sp, #20]
 800868e:	f002 fc2f 	bl	800aef0 <_Bfree>
 8008692:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008694:	931a      	str	r3, [sp, #104]	@ 0x68
 8008696:	2d00      	cmp	r5, #0
 8008698:	dc1d      	bgt.n	80086d6 <_strtod_l+0x776>
 800869a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800869c:	2b00      	cmp	r3, #0
 800869e:	dd23      	ble.n	80086e8 <_strtod_l+0x788>
 80086a0:	4649      	mov	r1, r9
 80086a2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80086a4:	9805      	ldr	r0, [sp, #20]
 80086a6:	f002 fde1 	bl	800b26c <__pow5mult>
 80086aa:	4681      	mov	r9, r0
 80086ac:	b9e0      	cbnz	r0, 80086e8 <_strtod_l+0x788>
 80086ae:	f04f 0900 	mov.w	r9, #0
 80086b2:	e674      	b.n	800839e <_strtod_l+0x43e>
 80086b4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80086b8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80086bc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80086c0:	35e2      	adds	r5, #226	@ 0xe2
 80086c2:	fa01 f305 	lsl.w	r3, r1, r5
 80086c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80086c8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80086ca:	e7ba      	b.n	8008642 <_strtod_l+0x6e2>
 80086cc:	2300      	movs	r3, #0
 80086ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80086d0:	2301      	movs	r3, #1
 80086d2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80086d4:	e7b5      	b.n	8008642 <_strtod_l+0x6e2>
 80086d6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80086d8:	9805      	ldr	r0, [sp, #20]
 80086da:	462a      	mov	r2, r5
 80086dc:	f002 fe20 	bl	800b320 <__lshift>
 80086e0:	901a      	str	r0, [sp, #104]	@ 0x68
 80086e2:	2800      	cmp	r0, #0
 80086e4:	d1d9      	bne.n	800869a <_strtod_l+0x73a>
 80086e6:	e65a      	b.n	800839e <_strtod_l+0x43e>
 80086e8:	2e00      	cmp	r6, #0
 80086ea:	dd07      	ble.n	80086fc <_strtod_l+0x79c>
 80086ec:	4649      	mov	r1, r9
 80086ee:	9805      	ldr	r0, [sp, #20]
 80086f0:	4632      	mov	r2, r6
 80086f2:	f002 fe15 	bl	800b320 <__lshift>
 80086f6:	4681      	mov	r9, r0
 80086f8:	2800      	cmp	r0, #0
 80086fa:	d0d8      	beq.n	80086ae <_strtod_l+0x74e>
 80086fc:	2f00      	cmp	r7, #0
 80086fe:	dd08      	ble.n	8008712 <_strtod_l+0x7b2>
 8008700:	4641      	mov	r1, r8
 8008702:	9805      	ldr	r0, [sp, #20]
 8008704:	463a      	mov	r2, r7
 8008706:	f002 fe0b 	bl	800b320 <__lshift>
 800870a:	4680      	mov	r8, r0
 800870c:	2800      	cmp	r0, #0
 800870e:	f43f ae46 	beq.w	800839e <_strtod_l+0x43e>
 8008712:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008714:	9805      	ldr	r0, [sp, #20]
 8008716:	464a      	mov	r2, r9
 8008718:	f002 fe8a 	bl	800b430 <__mdiff>
 800871c:	4604      	mov	r4, r0
 800871e:	2800      	cmp	r0, #0
 8008720:	f43f ae3d 	beq.w	800839e <_strtod_l+0x43e>
 8008724:	68c3      	ldr	r3, [r0, #12]
 8008726:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008728:	2300      	movs	r3, #0
 800872a:	60c3      	str	r3, [r0, #12]
 800872c:	4641      	mov	r1, r8
 800872e:	f002 fe63 	bl	800b3f8 <__mcmp>
 8008732:	2800      	cmp	r0, #0
 8008734:	da46      	bge.n	80087c4 <_strtod_l+0x864>
 8008736:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008738:	ea53 030a 	orrs.w	r3, r3, sl
 800873c:	d16c      	bne.n	8008818 <_strtod_l+0x8b8>
 800873e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008742:	2b00      	cmp	r3, #0
 8008744:	d168      	bne.n	8008818 <_strtod_l+0x8b8>
 8008746:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800874a:	0d1b      	lsrs	r3, r3, #20
 800874c:	051b      	lsls	r3, r3, #20
 800874e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008752:	d961      	bls.n	8008818 <_strtod_l+0x8b8>
 8008754:	6963      	ldr	r3, [r4, #20]
 8008756:	b913      	cbnz	r3, 800875e <_strtod_l+0x7fe>
 8008758:	6923      	ldr	r3, [r4, #16]
 800875a:	2b01      	cmp	r3, #1
 800875c:	dd5c      	ble.n	8008818 <_strtod_l+0x8b8>
 800875e:	4621      	mov	r1, r4
 8008760:	2201      	movs	r2, #1
 8008762:	9805      	ldr	r0, [sp, #20]
 8008764:	f002 fddc 	bl	800b320 <__lshift>
 8008768:	4641      	mov	r1, r8
 800876a:	4604      	mov	r4, r0
 800876c:	f002 fe44 	bl	800b3f8 <__mcmp>
 8008770:	2800      	cmp	r0, #0
 8008772:	dd51      	ble.n	8008818 <_strtod_l+0x8b8>
 8008774:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008778:	9a08      	ldr	r2, [sp, #32]
 800877a:	0d1b      	lsrs	r3, r3, #20
 800877c:	051b      	lsls	r3, r3, #20
 800877e:	2a00      	cmp	r2, #0
 8008780:	d06b      	beq.n	800885a <_strtod_l+0x8fa>
 8008782:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008786:	d868      	bhi.n	800885a <_strtod_l+0x8fa>
 8008788:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800878c:	f67f ae9d 	bls.w	80084ca <_strtod_l+0x56a>
 8008790:	4b0a      	ldr	r3, [pc, #40]	@ (80087bc <_strtod_l+0x85c>)
 8008792:	4650      	mov	r0, sl
 8008794:	4659      	mov	r1, fp
 8008796:	2200      	movs	r2, #0
 8008798:	f7f7 ff2e 	bl	80005f8 <__aeabi_dmul>
 800879c:	4b08      	ldr	r3, [pc, #32]	@ (80087c0 <_strtod_l+0x860>)
 800879e:	400b      	ands	r3, r1
 80087a0:	4682      	mov	sl, r0
 80087a2:	468b      	mov	fp, r1
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	f47f ae05 	bne.w	80083b4 <_strtod_l+0x454>
 80087aa:	9a05      	ldr	r2, [sp, #20]
 80087ac:	2322      	movs	r3, #34	@ 0x22
 80087ae:	6013      	str	r3, [r2, #0]
 80087b0:	e600      	b.n	80083b4 <_strtod_l+0x454>
 80087b2:	bf00      	nop
 80087b4:	0800c330 	.word	0x0800c330
 80087b8:	fffffc02 	.word	0xfffffc02
 80087bc:	39500000 	.word	0x39500000
 80087c0:	7ff00000 	.word	0x7ff00000
 80087c4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80087c8:	d165      	bne.n	8008896 <_strtod_l+0x936>
 80087ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80087cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80087d0:	b35a      	cbz	r2, 800882a <_strtod_l+0x8ca>
 80087d2:	4a9f      	ldr	r2, [pc, #636]	@ (8008a50 <_strtod_l+0xaf0>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d12b      	bne.n	8008830 <_strtod_l+0x8d0>
 80087d8:	9b08      	ldr	r3, [sp, #32]
 80087da:	4651      	mov	r1, sl
 80087dc:	b303      	cbz	r3, 8008820 <_strtod_l+0x8c0>
 80087de:	4b9d      	ldr	r3, [pc, #628]	@ (8008a54 <_strtod_l+0xaf4>)
 80087e0:	465a      	mov	r2, fp
 80087e2:	4013      	ands	r3, r2
 80087e4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80087e8:	f04f 32ff 	mov.w	r2, #4294967295
 80087ec:	d81b      	bhi.n	8008826 <_strtod_l+0x8c6>
 80087ee:	0d1b      	lsrs	r3, r3, #20
 80087f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80087f4:	fa02 f303 	lsl.w	r3, r2, r3
 80087f8:	4299      	cmp	r1, r3
 80087fa:	d119      	bne.n	8008830 <_strtod_l+0x8d0>
 80087fc:	4b96      	ldr	r3, [pc, #600]	@ (8008a58 <_strtod_l+0xaf8>)
 80087fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008800:	429a      	cmp	r2, r3
 8008802:	d102      	bne.n	800880a <_strtod_l+0x8aa>
 8008804:	3101      	adds	r1, #1
 8008806:	f43f adca 	beq.w	800839e <_strtod_l+0x43e>
 800880a:	4b92      	ldr	r3, [pc, #584]	@ (8008a54 <_strtod_l+0xaf4>)
 800880c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800880e:	401a      	ands	r2, r3
 8008810:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008814:	f04f 0a00 	mov.w	sl, #0
 8008818:	9b08      	ldr	r3, [sp, #32]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1b8      	bne.n	8008790 <_strtod_l+0x830>
 800881e:	e5c9      	b.n	80083b4 <_strtod_l+0x454>
 8008820:	f04f 33ff 	mov.w	r3, #4294967295
 8008824:	e7e8      	b.n	80087f8 <_strtod_l+0x898>
 8008826:	4613      	mov	r3, r2
 8008828:	e7e6      	b.n	80087f8 <_strtod_l+0x898>
 800882a:	ea53 030a 	orrs.w	r3, r3, sl
 800882e:	d0a1      	beq.n	8008774 <_strtod_l+0x814>
 8008830:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008832:	b1db      	cbz	r3, 800886c <_strtod_l+0x90c>
 8008834:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008836:	4213      	tst	r3, r2
 8008838:	d0ee      	beq.n	8008818 <_strtod_l+0x8b8>
 800883a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800883c:	9a08      	ldr	r2, [sp, #32]
 800883e:	4650      	mov	r0, sl
 8008840:	4659      	mov	r1, fp
 8008842:	b1bb      	cbz	r3, 8008874 <_strtod_l+0x914>
 8008844:	f7ff fb6e 	bl	8007f24 <sulp>
 8008848:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800884c:	ec53 2b10 	vmov	r2, r3, d0
 8008850:	f7f7 fd1c 	bl	800028c <__adddf3>
 8008854:	4682      	mov	sl, r0
 8008856:	468b      	mov	fp, r1
 8008858:	e7de      	b.n	8008818 <_strtod_l+0x8b8>
 800885a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800885e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008862:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008866:	f04f 3aff 	mov.w	sl, #4294967295
 800886a:	e7d5      	b.n	8008818 <_strtod_l+0x8b8>
 800886c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800886e:	ea13 0f0a 	tst.w	r3, sl
 8008872:	e7e1      	b.n	8008838 <_strtod_l+0x8d8>
 8008874:	f7ff fb56 	bl	8007f24 <sulp>
 8008878:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800887c:	ec53 2b10 	vmov	r2, r3, d0
 8008880:	f7f7 fd02 	bl	8000288 <__aeabi_dsub>
 8008884:	2200      	movs	r2, #0
 8008886:	2300      	movs	r3, #0
 8008888:	4682      	mov	sl, r0
 800888a:	468b      	mov	fp, r1
 800888c:	f7f8 f91c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008890:	2800      	cmp	r0, #0
 8008892:	d0c1      	beq.n	8008818 <_strtod_l+0x8b8>
 8008894:	e619      	b.n	80084ca <_strtod_l+0x56a>
 8008896:	4641      	mov	r1, r8
 8008898:	4620      	mov	r0, r4
 800889a:	f002 ff25 	bl	800b6e8 <__ratio>
 800889e:	ec57 6b10 	vmov	r6, r7, d0
 80088a2:	2200      	movs	r2, #0
 80088a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80088a8:	4630      	mov	r0, r6
 80088aa:	4639      	mov	r1, r7
 80088ac:	f7f8 f920 	bl	8000af0 <__aeabi_dcmple>
 80088b0:	2800      	cmp	r0, #0
 80088b2:	d06f      	beq.n	8008994 <_strtod_l+0xa34>
 80088b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d17a      	bne.n	80089b0 <_strtod_l+0xa50>
 80088ba:	f1ba 0f00 	cmp.w	sl, #0
 80088be:	d158      	bne.n	8008972 <_strtod_l+0xa12>
 80088c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d15a      	bne.n	8008980 <_strtod_l+0xa20>
 80088ca:	4b64      	ldr	r3, [pc, #400]	@ (8008a5c <_strtod_l+0xafc>)
 80088cc:	2200      	movs	r2, #0
 80088ce:	4630      	mov	r0, r6
 80088d0:	4639      	mov	r1, r7
 80088d2:	f7f8 f903 	bl	8000adc <__aeabi_dcmplt>
 80088d6:	2800      	cmp	r0, #0
 80088d8:	d159      	bne.n	800898e <_strtod_l+0xa2e>
 80088da:	4630      	mov	r0, r6
 80088dc:	4639      	mov	r1, r7
 80088de:	4b60      	ldr	r3, [pc, #384]	@ (8008a60 <_strtod_l+0xb00>)
 80088e0:	2200      	movs	r2, #0
 80088e2:	f7f7 fe89 	bl	80005f8 <__aeabi_dmul>
 80088e6:	4606      	mov	r6, r0
 80088e8:	460f      	mov	r7, r1
 80088ea:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80088ee:	9606      	str	r6, [sp, #24]
 80088f0:	9307      	str	r3, [sp, #28]
 80088f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80088f6:	4d57      	ldr	r5, [pc, #348]	@ (8008a54 <_strtod_l+0xaf4>)
 80088f8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80088fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088fe:	401d      	ands	r5, r3
 8008900:	4b58      	ldr	r3, [pc, #352]	@ (8008a64 <_strtod_l+0xb04>)
 8008902:	429d      	cmp	r5, r3
 8008904:	f040 80b2 	bne.w	8008a6c <_strtod_l+0xb0c>
 8008908:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800890a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800890e:	ec4b ab10 	vmov	d0, sl, fp
 8008912:	f002 fe21 	bl	800b558 <__ulp>
 8008916:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800891a:	ec51 0b10 	vmov	r0, r1, d0
 800891e:	f7f7 fe6b 	bl	80005f8 <__aeabi_dmul>
 8008922:	4652      	mov	r2, sl
 8008924:	465b      	mov	r3, fp
 8008926:	f7f7 fcb1 	bl	800028c <__adddf3>
 800892a:	460b      	mov	r3, r1
 800892c:	4949      	ldr	r1, [pc, #292]	@ (8008a54 <_strtod_l+0xaf4>)
 800892e:	4a4e      	ldr	r2, [pc, #312]	@ (8008a68 <_strtod_l+0xb08>)
 8008930:	4019      	ands	r1, r3
 8008932:	4291      	cmp	r1, r2
 8008934:	4682      	mov	sl, r0
 8008936:	d942      	bls.n	80089be <_strtod_l+0xa5e>
 8008938:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800893a:	4b47      	ldr	r3, [pc, #284]	@ (8008a58 <_strtod_l+0xaf8>)
 800893c:	429a      	cmp	r2, r3
 800893e:	d103      	bne.n	8008948 <_strtod_l+0x9e8>
 8008940:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008942:	3301      	adds	r3, #1
 8008944:	f43f ad2b 	beq.w	800839e <_strtod_l+0x43e>
 8008948:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008a58 <_strtod_l+0xaf8>
 800894c:	f04f 3aff 	mov.w	sl, #4294967295
 8008950:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008952:	9805      	ldr	r0, [sp, #20]
 8008954:	f002 facc 	bl	800aef0 <_Bfree>
 8008958:	9805      	ldr	r0, [sp, #20]
 800895a:	4649      	mov	r1, r9
 800895c:	f002 fac8 	bl	800aef0 <_Bfree>
 8008960:	9805      	ldr	r0, [sp, #20]
 8008962:	4641      	mov	r1, r8
 8008964:	f002 fac4 	bl	800aef0 <_Bfree>
 8008968:	9805      	ldr	r0, [sp, #20]
 800896a:	4621      	mov	r1, r4
 800896c:	f002 fac0 	bl	800aef0 <_Bfree>
 8008970:	e618      	b.n	80085a4 <_strtod_l+0x644>
 8008972:	f1ba 0f01 	cmp.w	sl, #1
 8008976:	d103      	bne.n	8008980 <_strtod_l+0xa20>
 8008978:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800897a:	2b00      	cmp	r3, #0
 800897c:	f43f ada5 	beq.w	80084ca <_strtod_l+0x56a>
 8008980:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008a30 <_strtod_l+0xad0>
 8008984:	4f35      	ldr	r7, [pc, #212]	@ (8008a5c <_strtod_l+0xafc>)
 8008986:	ed8d 7b06 	vstr	d7, [sp, #24]
 800898a:	2600      	movs	r6, #0
 800898c:	e7b1      	b.n	80088f2 <_strtod_l+0x992>
 800898e:	4f34      	ldr	r7, [pc, #208]	@ (8008a60 <_strtod_l+0xb00>)
 8008990:	2600      	movs	r6, #0
 8008992:	e7aa      	b.n	80088ea <_strtod_l+0x98a>
 8008994:	4b32      	ldr	r3, [pc, #200]	@ (8008a60 <_strtod_l+0xb00>)
 8008996:	4630      	mov	r0, r6
 8008998:	4639      	mov	r1, r7
 800899a:	2200      	movs	r2, #0
 800899c:	f7f7 fe2c 	bl	80005f8 <__aeabi_dmul>
 80089a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089a2:	4606      	mov	r6, r0
 80089a4:	460f      	mov	r7, r1
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d09f      	beq.n	80088ea <_strtod_l+0x98a>
 80089aa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80089ae:	e7a0      	b.n	80088f2 <_strtod_l+0x992>
 80089b0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008a38 <_strtod_l+0xad8>
 80089b4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80089b8:	ec57 6b17 	vmov	r6, r7, d7
 80089bc:	e799      	b.n	80088f2 <_strtod_l+0x992>
 80089be:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80089c2:	9b08      	ldr	r3, [sp, #32]
 80089c4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d1c1      	bne.n	8008950 <_strtod_l+0x9f0>
 80089cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089d0:	0d1b      	lsrs	r3, r3, #20
 80089d2:	051b      	lsls	r3, r3, #20
 80089d4:	429d      	cmp	r5, r3
 80089d6:	d1bb      	bne.n	8008950 <_strtod_l+0x9f0>
 80089d8:	4630      	mov	r0, r6
 80089da:	4639      	mov	r1, r7
 80089dc:	f7f8 f96c 	bl	8000cb8 <__aeabi_d2lz>
 80089e0:	f7f7 fddc 	bl	800059c <__aeabi_l2d>
 80089e4:	4602      	mov	r2, r0
 80089e6:	460b      	mov	r3, r1
 80089e8:	4630      	mov	r0, r6
 80089ea:	4639      	mov	r1, r7
 80089ec:	f7f7 fc4c 	bl	8000288 <__aeabi_dsub>
 80089f0:	460b      	mov	r3, r1
 80089f2:	4602      	mov	r2, r0
 80089f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80089f8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80089fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089fe:	ea46 060a 	orr.w	r6, r6, sl
 8008a02:	431e      	orrs	r6, r3
 8008a04:	d06f      	beq.n	8008ae6 <_strtod_l+0xb86>
 8008a06:	a30e      	add	r3, pc, #56	@ (adr r3, 8008a40 <_strtod_l+0xae0>)
 8008a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a0c:	f7f8 f866 	bl	8000adc <__aeabi_dcmplt>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	f47f accf 	bne.w	80083b4 <_strtod_l+0x454>
 8008a16:	a30c      	add	r3, pc, #48	@ (adr r3, 8008a48 <_strtod_l+0xae8>)
 8008a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a20:	f7f8 f87a 	bl	8000b18 <__aeabi_dcmpgt>
 8008a24:	2800      	cmp	r0, #0
 8008a26:	d093      	beq.n	8008950 <_strtod_l+0x9f0>
 8008a28:	e4c4      	b.n	80083b4 <_strtod_l+0x454>
 8008a2a:	bf00      	nop
 8008a2c:	f3af 8000 	nop.w
 8008a30:	00000000 	.word	0x00000000
 8008a34:	bff00000 	.word	0xbff00000
 8008a38:	00000000 	.word	0x00000000
 8008a3c:	3ff00000 	.word	0x3ff00000
 8008a40:	94a03595 	.word	0x94a03595
 8008a44:	3fdfffff 	.word	0x3fdfffff
 8008a48:	35afe535 	.word	0x35afe535
 8008a4c:	3fe00000 	.word	0x3fe00000
 8008a50:	000fffff 	.word	0x000fffff
 8008a54:	7ff00000 	.word	0x7ff00000
 8008a58:	7fefffff 	.word	0x7fefffff
 8008a5c:	3ff00000 	.word	0x3ff00000
 8008a60:	3fe00000 	.word	0x3fe00000
 8008a64:	7fe00000 	.word	0x7fe00000
 8008a68:	7c9fffff 	.word	0x7c9fffff
 8008a6c:	9b08      	ldr	r3, [sp, #32]
 8008a6e:	b323      	cbz	r3, 8008aba <_strtod_l+0xb5a>
 8008a70:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008a74:	d821      	bhi.n	8008aba <_strtod_l+0xb5a>
 8008a76:	a328      	add	r3, pc, #160	@ (adr r3, 8008b18 <_strtod_l+0xbb8>)
 8008a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7c:	4630      	mov	r0, r6
 8008a7e:	4639      	mov	r1, r7
 8008a80:	f7f8 f836 	bl	8000af0 <__aeabi_dcmple>
 8008a84:	b1a0      	cbz	r0, 8008ab0 <_strtod_l+0xb50>
 8008a86:	4639      	mov	r1, r7
 8008a88:	4630      	mov	r0, r6
 8008a8a:	f7f8 f88d 	bl	8000ba8 <__aeabi_d2uiz>
 8008a8e:	2801      	cmp	r0, #1
 8008a90:	bf38      	it	cc
 8008a92:	2001      	movcc	r0, #1
 8008a94:	f7f7 fd36 	bl	8000504 <__aeabi_ui2d>
 8008a98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a9a:	4606      	mov	r6, r0
 8008a9c:	460f      	mov	r7, r1
 8008a9e:	b9fb      	cbnz	r3, 8008ae0 <_strtod_l+0xb80>
 8008aa0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008aa4:	9014      	str	r0, [sp, #80]	@ 0x50
 8008aa6:	9315      	str	r3, [sp, #84]	@ 0x54
 8008aa8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008aac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008ab0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008ab2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008ab6:	1b5b      	subs	r3, r3, r5
 8008ab8:	9311      	str	r3, [sp, #68]	@ 0x44
 8008aba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008abe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008ac2:	f002 fd49 	bl	800b558 <__ulp>
 8008ac6:	4650      	mov	r0, sl
 8008ac8:	ec53 2b10 	vmov	r2, r3, d0
 8008acc:	4659      	mov	r1, fp
 8008ace:	f7f7 fd93 	bl	80005f8 <__aeabi_dmul>
 8008ad2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008ad6:	f7f7 fbd9 	bl	800028c <__adddf3>
 8008ada:	4682      	mov	sl, r0
 8008adc:	468b      	mov	fp, r1
 8008ade:	e770      	b.n	80089c2 <_strtod_l+0xa62>
 8008ae0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008ae4:	e7e0      	b.n	8008aa8 <_strtod_l+0xb48>
 8008ae6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008b20 <_strtod_l+0xbc0>)
 8008ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aec:	f7f7 fff6 	bl	8000adc <__aeabi_dcmplt>
 8008af0:	e798      	b.n	8008a24 <_strtod_l+0xac4>
 8008af2:	2300      	movs	r3, #0
 8008af4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008af6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008af8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008afa:	6013      	str	r3, [r2, #0]
 8008afc:	f7ff ba6d 	b.w	8007fda <_strtod_l+0x7a>
 8008b00:	2a65      	cmp	r2, #101	@ 0x65
 8008b02:	f43f ab66 	beq.w	80081d2 <_strtod_l+0x272>
 8008b06:	2a45      	cmp	r2, #69	@ 0x45
 8008b08:	f43f ab63 	beq.w	80081d2 <_strtod_l+0x272>
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	f7ff bb9e 	b.w	800824e <_strtod_l+0x2ee>
 8008b12:	bf00      	nop
 8008b14:	f3af 8000 	nop.w
 8008b18:	ffc00000 	.word	0xffc00000
 8008b1c:	41dfffff 	.word	0x41dfffff
 8008b20:	94a03595 	.word	0x94a03595
 8008b24:	3fcfffff 	.word	0x3fcfffff

08008b28 <strtof>:
 8008b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b2c:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 8008bec <strtof+0xc4>
 8008b30:	4b29      	ldr	r3, [pc, #164]	@ (8008bd8 <strtof+0xb0>)
 8008b32:	460a      	mov	r2, r1
 8008b34:	ed2d 8b02 	vpush	{d8}
 8008b38:	4601      	mov	r1, r0
 8008b3a:	f8d8 0000 	ldr.w	r0, [r8]
 8008b3e:	f7ff fa0f 	bl	8007f60 <_strtod_l>
 8008b42:	ec55 4b10 	vmov	r4, r5, d0
 8008b46:	4622      	mov	r2, r4
 8008b48:	462b      	mov	r3, r5
 8008b4a:	4620      	mov	r0, r4
 8008b4c:	4629      	mov	r1, r5
 8008b4e:	f7f7 ffed 	bl	8000b2c <__aeabi_dcmpun>
 8008b52:	b190      	cbz	r0, 8008b7a <strtof+0x52>
 8008b54:	2d00      	cmp	r5, #0
 8008b56:	4821      	ldr	r0, [pc, #132]	@ (8008bdc <strtof+0xb4>)
 8008b58:	da09      	bge.n	8008b6e <strtof+0x46>
 8008b5a:	f000 fee9 	bl	8009930 <nanf>
 8008b5e:	eeb1 8a40 	vneg.f32	s16, s0
 8008b62:	eeb0 0a48 	vmov.f32	s0, s16
 8008b66:	ecbd 8b02 	vpop	{d8}
 8008b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b6e:	ecbd 8b02 	vpop	{d8}
 8008b72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b76:	f000 bedb 	b.w	8009930 <nanf>
 8008b7a:	4620      	mov	r0, r4
 8008b7c:	4629      	mov	r1, r5
 8008b7e:	f7f8 f833 	bl	8000be8 <__aeabi_d2f>
 8008b82:	ee08 0a10 	vmov	s16, r0
 8008b86:	eddf 7a16 	vldr	s15, [pc, #88]	@ 8008be0 <strtof+0xb8>
 8008b8a:	eeb0 7ac8 	vabs.f32	s14, s16
 8008b8e:	eeb4 7a67 	vcmp.f32	s14, s15
 8008b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b96:	dd11      	ble.n	8008bbc <strtof+0x94>
 8008b98:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 8008b9c:	4b11      	ldr	r3, [pc, #68]	@ (8008be4 <strtof+0xbc>)
 8008b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008ba2:	4620      	mov	r0, r4
 8008ba4:	4639      	mov	r1, r7
 8008ba6:	f7f7 ffc1 	bl	8000b2c <__aeabi_dcmpun>
 8008baa:	b980      	cbnz	r0, 8008bce <strtof+0xa6>
 8008bac:	4b0d      	ldr	r3, [pc, #52]	@ (8008be4 <strtof+0xbc>)
 8008bae:	f04f 32ff 	mov.w	r2, #4294967295
 8008bb2:	4620      	mov	r0, r4
 8008bb4:	4639      	mov	r1, r7
 8008bb6:	f7f7 ff9b 	bl	8000af0 <__aeabi_dcmple>
 8008bba:	b940      	cbnz	r0, 8008bce <strtof+0xa6>
 8008bbc:	ee18 3a10 	vmov	r3, s16
 8008bc0:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8008bc4:	d1cd      	bne.n	8008b62 <strtof+0x3a>
 8008bc6:	4b08      	ldr	r3, [pc, #32]	@ (8008be8 <strtof+0xc0>)
 8008bc8:	402b      	ands	r3, r5
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d0c9      	beq.n	8008b62 <strtof+0x3a>
 8008bce:	f8d8 3000 	ldr.w	r3, [r8]
 8008bd2:	2222      	movs	r2, #34	@ 0x22
 8008bd4:	601a      	str	r2, [r3, #0]
 8008bd6:	e7c4      	b.n	8008b62 <strtof+0x3a>
 8008bd8:	20000028 	.word	0x20000028
 8008bdc:	0800c724 	.word	0x0800c724
 8008be0:	7f7fffff 	.word	0x7f7fffff
 8008be4:	7fefffff 	.word	0x7fefffff
 8008be8:	7ff00000 	.word	0x7ff00000
 8008bec:	20000194 	.word	0x20000194

08008bf0 <_strtoul_l.constprop.0>:
 8008bf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008bf4:	4e34      	ldr	r6, [pc, #208]	@ (8008cc8 <_strtoul_l.constprop.0+0xd8>)
 8008bf6:	4686      	mov	lr, r0
 8008bf8:	460d      	mov	r5, r1
 8008bfa:	4628      	mov	r0, r5
 8008bfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c00:	5d37      	ldrb	r7, [r6, r4]
 8008c02:	f017 0708 	ands.w	r7, r7, #8
 8008c06:	d1f8      	bne.n	8008bfa <_strtoul_l.constprop.0+0xa>
 8008c08:	2c2d      	cmp	r4, #45	@ 0x2d
 8008c0a:	d12f      	bne.n	8008c6c <_strtoul_l.constprop.0+0x7c>
 8008c0c:	782c      	ldrb	r4, [r5, #0]
 8008c0e:	2701      	movs	r7, #1
 8008c10:	1c85      	adds	r5, r0, #2
 8008c12:	f033 0010 	bics.w	r0, r3, #16
 8008c16:	d109      	bne.n	8008c2c <_strtoul_l.constprop.0+0x3c>
 8008c18:	2c30      	cmp	r4, #48	@ 0x30
 8008c1a:	d12c      	bne.n	8008c76 <_strtoul_l.constprop.0+0x86>
 8008c1c:	7828      	ldrb	r0, [r5, #0]
 8008c1e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8008c22:	2858      	cmp	r0, #88	@ 0x58
 8008c24:	d127      	bne.n	8008c76 <_strtoul_l.constprop.0+0x86>
 8008c26:	786c      	ldrb	r4, [r5, #1]
 8008c28:	2310      	movs	r3, #16
 8008c2a:	3502      	adds	r5, #2
 8008c2c:	f04f 38ff 	mov.w	r8, #4294967295
 8008c30:	2600      	movs	r6, #0
 8008c32:	fbb8 f8f3 	udiv	r8, r8, r3
 8008c36:	fb03 f908 	mul.w	r9, r3, r8
 8008c3a:	ea6f 0909 	mvn.w	r9, r9
 8008c3e:	4630      	mov	r0, r6
 8008c40:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8008c44:	f1bc 0f09 	cmp.w	ip, #9
 8008c48:	d81c      	bhi.n	8008c84 <_strtoul_l.constprop.0+0x94>
 8008c4a:	4664      	mov	r4, ip
 8008c4c:	42a3      	cmp	r3, r4
 8008c4e:	dd2a      	ble.n	8008ca6 <_strtoul_l.constprop.0+0xb6>
 8008c50:	f1b6 3fff 	cmp.w	r6, #4294967295
 8008c54:	d007      	beq.n	8008c66 <_strtoul_l.constprop.0+0x76>
 8008c56:	4580      	cmp	r8, r0
 8008c58:	d322      	bcc.n	8008ca0 <_strtoul_l.constprop.0+0xb0>
 8008c5a:	d101      	bne.n	8008c60 <_strtoul_l.constprop.0+0x70>
 8008c5c:	45a1      	cmp	r9, r4
 8008c5e:	db1f      	blt.n	8008ca0 <_strtoul_l.constprop.0+0xb0>
 8008c60:	fb00 4003 	mla	r0, r0, r3, r4
 8008c64:	2601      	movs	r6, #1
 8008c66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c6a:	e7e9      	b.n	8008c40 <_strtoul_l.constprop.0+0x50>
 8008c6c:	2c2b      	cmp	r4, #43	@ 0x2b
 8008c6e:	bf04      	itt	eq
 8008c70:	782c      	ldrbeq	r4, [r5, #0]
 8008c72:	1c85      	addeq	r5, r0, #2
 8008c74:	e7cd      	b.n	8008c12 <_strtoul_l.constprop.0+0x22>
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d1d8      	bne.n	8008c2c <_strtoul_l.constprop.0+0x3c>
 8008c7a:	2c30      	cmp	r4, #48	@ 0x30
 8008c7c:	bf0c      	ite	eq
 8008c7e:	2308      	moveq	r3, #8
 8008c80:	230a      	movne	r3, #10
 8008c82:	e7d3      	b.n	8008c2c <_strtoul_l.constprop.0+0x3c>
 8008c84:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8008c88:	f1bc 0f19 	cmp.w	ip, #25
 8008c8c:	d801      	bhi.n	8008c92 <_strtoul_l.constprop.0+0xa2>
 8008c8e:	3c37      	subs	r4, #55	@ 0x37
 8008c90:	e7dc      	b.n	8008c4c <_strtoul_l.constprop.0+0x5c>
 8008c92:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8008c96:	f1bc 0f19 	cmp.w	ip, #25
 8008c9a:	d804      	bhi.n	8008ca6 <_strtoul_l.constprop.0+0xb6>
 8008c9c:	3c57      	subs	r4, #87	@ 0x57
 8008c9e:	e7d5      	b.n	8008c4c <_strtoul_l.constprop.0+0x5c>
 8008ca0:	f04f 36ff 	mov.w	r6, #4294967295
 8008ca4:	e7df      	b.n	8008c66 <_strtoul_l.constprop.0+0x76>
 8008ca6:	1c73      	adds	r3, r6, #1
 8008ca8:	d106      	bne.n	8008cb8 <_strtoul_l.constprop.0+0xc8>
 8008caa:	2322      	movs	r3, #34	@ 0x22
 8008cac:	f8ce 3000 	str.w	r3, [lr]
 8008cb0:	4630      	mov	r0, r6
 8008cb2:	b932      	cbnz	r2, 8008cc2 <_strtoul_l.constprop.0+0xd2>
 8008cb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008cb8:	b107      	cbz	r7, 8008cbc <_strtoul_l.constprop.0+0xcc>
 8008cba:	4240      	negs	r0, r0
 8008cbc:	2a00      	cmp	r2, #0
 8008cbe:	d0f9      	beq.n	8008cb4 <_strtoul_l.constprop.0+0xc4>
 8008cc0:	b106      	cbz	r6, 8008cc4 <_strtoul_l.constprop.0+0xd4>
 8008cc2:	1e69      	subs	r1, r5, #1
 8008cc4:	6011      	str	r1, [r2, #0]
 8008cc6:	e7f5      	b.n	8008cb4 <_strtoul_l.constprop.0+0xc4>
 8008cc8:	0800c359 	.word	0x0800c359

08008ccc <strtoul>:
 8008ccc:	4613      	mov	r3, r2
 8008cce:	460a      	mov	r2, r1
 8008cd0:	4601      	mov	r1, r0
 8008cd2:	4802      	ldr	r0, [pc, #8]	@ (8008cdc <strtoul+0x10>)
 8008cd4:	6800      	ldr	r0, [r0, #0]
 8008cd6:	f7ff bf8b 	b.w	8008bf0 <_strtoul_l.constprop.0>
 8008cda:	bf00      	nop
 8008cdc:	20000194 	.word	0x20000194

08008ce0 <__cvt>:
 8008ce0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ce4:	ec57 6b10 	vmov	r6, r7, d0
 8008ce8:	2f00      	cmp	r7, #0
 8008cea:	460c      	mov	r4, r1
 8008cec:	4619      	mov	r1, r3
 8008cee:	463b      	mov	r3, r7
 8008cf0:	bfbb      	ittet	lt
 8008cf2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008cf6:	461f      	movlt	r7, r3
 8008cf8:	2300      	movge	r3, #0
 8008cfa:	232d      	movlt	r3, #45	@ 0x2d
 8008cfc:	700b      	strb	r3, [r1, #0]
 8008cfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d00:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008d04:	4691      	mov	r9, r2
 8008d06:	f023 0820 	bic.w	r8, r3, #32
 8008d0a:	bfbc      	itt	lt
 8008d0c:	4632      	movlt	r2, r6
 8008d0e:	4616      	movlt	r6, r2
 8008d10:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008d14:	d005      	beq.n	8008d22 <__cvt+0x42>
 8008d16:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008d1a:	d100      	bne.n	8008d1e <__cvt+0x3e>
 8008d1c:	3401      	adds	r4, #1
 8008d1e:	2102      	movs	r1, #2
 8008d20:	e000      	b.n	8008d24 <__cvt+0x44>
 8008d22:	2103      	movs	r1, #3
 8008d24:	ab03      	add	r3, sp, #12
 8008d26:	9301      	str	r3, [sp, #4]
 8008d28:	ab02      	add	r3, sp, #8
 8008d2a:	9300      	str	r3, [sp, #0]
 8008d2c:	ec47 6b10 	vmov	d0, r6, r7
 8008d30:	4653      	mov	r3, sl
 8008d32:	4622      	mov	r2, r4
 8008d34:	f000 fe8c 	bl	8009a50 <_dtoa_r>
 8008d38:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008d3c:	4605      	mov	r5, r0
 8008d3e:	d119      	bne.n	8008d74 <__cvt+0x94>
 8008d40:	f019 0f01 	tst.w	r9, #1
 8008d44:	d00e      	beq.n	8008d64 <__cvt+0x84>
 8008d46:	eb00 0904 	add.w	r9, r0, r4
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	4630      	mov	r0, r6
 8008d50:	4639      	mov	r1, r7
 8008d52:	f7f7 feb9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d56:	b108      	cbz	r0, 8008d5c <__cvt+0x7c>
 8008d58:	f8cd 900c 	str.w	r9, [sp, #12]
 8008d5c:	2230      	movs	r2, #48	@ 0x30
 8008d5e:	9b03      	ldr	r3, [sp, #12]
 8008d60:	454b      	cmp	r3, r9
 8008d62:	d31e      	bcc.n	8008da2 <__cvt+0xc2>
 8008d64:	9b03      	ldr	r3, [sp, #12]
 8008d66:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d68:	1b5b      	subs	r3, r3, r5
 8008d6a:	4628      	mov	r0, r5
 8008d6c:	6013      	str	r3, [r2, #0]
 8008d6e:	b004      	add	sp, #16
 8008d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008d78:	eb00 0904 	add.w	r9, r0, r4
 8008d7c:	d1e5      	bne.n	8008d4a <__cvt+0x6a>
 8008d7e:	7803      	ldrb	r3, [r0, #0]
 8008d80:	2b30      	cmp	r3, #48	@ 0x30
 8008d82:	d10a      	bne.n	8008d9a <__cvt+0xba>
 8008d84:	2200      	movs	r2, #0
 8008d86:	2300      	movs	r3, #0
 8008d88:	4630      	mov	r0, r6
 8008d8a:	4639      	mov	r1, r7
 8008d8c:	f7f7 fe9c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d90:	b918      	cbnz	r0, 8008d9a <__cvt+0xba>
 8008d92:	f1c4 0401 	rsb	r4, r4, #1
 8008d96:	f8ca 4000 	str.w	r4, [sl]
 8008d9a:	f8da 3000 	ldr.w	r3, [sl]
 8008d9e:	4499      	add	r9, r3
 8008da0:	e7d3      	b.n	8008d4a <__cvt+0x6a>
 8008da2:	1c59      	adds	r1, r3, #1
 8008da4:	9103      	str	r1, [sp, #12]
 8008da6:	701a      	strb	r2, [r3, #0]
 8008da8:	e7d9      	b.n	8008d5e <__cvt+0x7e>

08008daa <__exponent>:
 8008daa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008dac:	2900      	cmp	r1, #0
 8008dae:	bfba      	itte	lt
 8008db0:	4249      	neglt	r1, r1
 8008db2:	232d      	movlt	r3, #45	@ 0x2d
 8008db4:	232b      	movge	r3, #43	@ 0x2b
 8008db6:	2909      	cmp	r1, #9
 8008db8:	7002      	strb	r2, [r0, #0]
 8008dba:	7043      	strb	r3, [r0, #1]
 8008dbc:	dd29      	ble.n	8008e12 <__exponent+0x68>
 8008dbe:	f10d 0307 	add.w	r3, sp, #7
 8008dc2:	461d      	mov	r5, r3
 8008dc4:	270a      	movs	r7, #10
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	fbb1 f6f7 	udiv	r6, r1, r7
 8008dcc:	fb07 1416 	mls	r4, r7, r6, r1
 8008dd0:	3430      	adds	r4, #48	@ 0x30
 8008dd2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008dd6:	460c      	mov	r4, r1
 8008dd8:	2c63      	cmp	r4, #99	@ 0x63
 8008dda:	f103 33ff 	add.w	r3, r3, #4294967295
 8008dde:	4631      	mov	r1, r6
 8008de0:	dcf1      	bgt.n	8008dc6 <__exponent+0x1c>
 8008de2:	3130      	adds	r1, #48	@ 0x30
 8008de4:	1e94      	subs	r4, r2, #2
 8008de6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008dea:	1c41      	adds	r1, r0, #1
 8008dec:	4623      	mov	r3, r4
 8008dee:	42ab      	cmp	r3, r5
 8008df0:	d30a      	bcc.n	8008e08 <__exponent+0x5e>
 8008df2:	f10d 0309 	add.w	r3, sp, #9
 8008df6:	1a9b      	subs	r3, r3, r2
 8008df8:	42ac      	cmp	r4, r5
 8008dfa:	bf88      	it	hi
 8008dfc:	2300      	movhi	r3, #0
 8008dfe:	3302      	adds	r3, #2
 8008e00:	4403      	add	r3, r0
 8008e02:	1a18      	subs	r0, r3, r0
 8008e04:	b003      	add	sp, #12
 8008e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e08:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008e0c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008e10:	e7ed      	b.n	8008dee <__exponent+0x44>
 8008e12:	2330      	movs	r3, #48	@ 0x30
 8008e14:	3130      	adds	r1, #48	@ 0x30
 8008e16:	7083      	strb	r3, [r0, #2]
 8008e18:	70c1      	strb	r1, [r0, #3]
 8008e1a:	1d03      	adds	r3, r0, #4
 8008e1c:	e7f1      	b.n	8008e02 <__exponent+0x58>
	...

08008e20 <_printf_float>:
 8008e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e24:	b08d      	sub	sp, #52	@ 0x34
 8008e26:	460c      	mov	r4, r1
 8008e28:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008e2c:	4616      	mov	r6, r2
 8008e2e:	461f      	mov	r7, r3
 8008e30:	4605      	mov	r5, r0
 8008e32:	f000 fced 	bl	8009810 <_localeconv_r>
 8008e36:	6803      	ldr	r3, [r0, #0]
 8008e38:	9304      	str	r3, [sp, #16]
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f7f7 fa18 	bl	8000270 <strlen>
 8008e40:	2300      	movs	r3, #0
 8008e42:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e44:	f8d8 3000 	ldr.w	r3, [r8]
 8008e48:	9005      	str	r0, [sp, #20]
 8008e4a:	3307      	adds	r3, #7
 8008e4c:	f023 0307 	bic.w	r3, r3, #7
 8008e50:	f103 0208 	add.w	r2, r3, #8
 8008e54:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008e58:	f8d4 b000 	ldr.w	fp, [r4]
 8008e5c:	f8c8 2000 	str.w	r2, [r8]
 8008e60:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008e64:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008e68:	9307      	str	r3, [sp, #28]
 8008e6a:	f8cd 8018 	str.w	r8, [sp, #24]
 8008e6e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008e72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e76:	4b9c      	ldr	r3, [pc, #624]	@ (80090e8 <_printf_float+0x2c8>)
 8008e78:	f04f 32ff 	mov.w	r2, #4294967295
 8008e7c:	f7f7 fe56 	bl	8000b2c <__aeabi_dcmpun>
 8008e80:	bb70      	cbnz	r0, 8008ee0 <_printf_float+0xc0>
 8008e82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e86:	4b98      	ldr	r3, [pc, #608]	@ (80090e8 <_printf_float+0x2c8>)
 8008e88:	f04f 32ff 	mov.w	r2, #4294967295
 8008e8c:	f7f7 fe30 	bl	8000af0 <__aeabi_dcmple>
 8008e90:	bb30      	cbnz	r0, 8008ee0 <_printf_float+0xc0>
 8008e92:	2200      	movs	r2, #0
 8008e94:	2300      	movs	r3, #0
 8008e96:	4640      	mov	r0, r8
 8008e98:	4649      	mov	r1, r9
 8008e9a:	f7f7 fe1f 	bl	8000adc <__aeabi_dcmplt>
 8008e9e:	b110      	cbz	r0, 8008ea6 <_printf_float+0x86>
 8008ea0:	232d      	movs	r3, #45	@ 0x2d
 8008ea2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ea6:	4a91      	ldr	r2, [pc, #580]	@ (80090ec <_printf_float+0x2cc>)
 8008ea8:	4b91      	ldr	r3, [pc, #580]	@ (80090f0 <_printf_float+0x2d0>)
 8008eaa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008eae:	bf94      	ite	ls
 8008eb0:	4690      	movls	r8, r2
 8008eb2:	4698      	movhi	r8, r3
 8008eb4:	2303      	movs	r3, #3
 8008eb6:	6123      	str	r3, [r4, #16]
 8008eb8:	f02b 0304 	bic.w	r3, fp, #4
 8008ebc:	6023      	str	r3, [r4, #0]
 8008ebe:	f04f 0900 	mov.w	r9, #0
 8008ec2:	9700      	str	r7, [sp, #0]
 8008ec4:	4633      	mov	r3, r6
 8008ec6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008ec8:	4621      	mov	r1, r4
 8008eca:	4628      	mov	r0, r5
 8008ecc:	f000 f9d2 	bl	8009274 <_printf_common>
 8008ed0:	3001      	adds	r0, #1
 8008ed2:	f040 808d 	bne.w	8008ff0 <_printf_float+0x1d0>
 8008ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8008eda:	b00d      	add	sp, #52	@ 0x34
 8008edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee0:	4642      	mov	r2, r8
 8008ee2:	464b      	mov	r3, r9
 8008ee4:	4640      	mov	r0, r8
 8008ee6:	4649      	mov	r1, r9
 8008ee8:	f7f7 fe20 	bl	8000b2c <__aeabi_dcmpun>
 8008eec:	b140      	cbz	r0, 8008f00 <_printf_float+0xe0>
 8008eee:	464b      	mov	r3, r9
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	bfbc      	itt	lt
 8008ef4:	232d      	movlt	r3, #45	@ 0x2d
 8008ef6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008efa:	4a7e      	ldr	r2, [pc, #504]	@ (80090f4 <_printf_float+0x2d4>)
 8008efc:	4b7e      	ldr	r3, [pc, #504]	@ (80090f8 <_printf_float+0x2d8>)
 8008efe:	e7d4      	b.n	8008eaa <_printf_float+0x8a>
 8008f00:	6863      	ldr	r3, [r4, #4]
 8008f02:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008f06:	9206      	str	r2, [sp, #24]
 8008f08:	1c5a      	adds	r2, r3, #1
 8008f0a:	d13b      	bne.n	8008f84 <_printf_float+0x164>
 8008f0c:	2306      	movs	r3, #6
 8008f0e:	6063      	str	r3, [r4, #4]
 8008f10:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008f14:	2300      	movs	r3, #0
 8008f16:	6022      	str	r2, [r4, #0]
 8008f18:	9303      	str	r3, [sp, #12]
 8008f1a:	ab0a      	add	r3, sp, #40	@ 0x28
 8008f1c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008f20:	ab09      	add	r3, sp, #36	@ 0x24
 8008f22:	9300      	str	r3, [sp, #0]
 8008f24:	6861      	ldr	r1, [r4, #4]
 8008f26:	ec49 8b10 	vmov	d0, r8, r9
 8008f2a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008f2e:	4628      	mov	r0, r5
 8008f30:	f7ff fed6 	bl	8008ce0 <__cvt>
 8008f34:	9b06      	ldr	r3, [sp, #24]
 8008f36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008f38:	2b47      	cmp	r3, #71	@ 0x47
 8008f3a:	4680      	mov	r8, r0
 8008f3c:	d129      	bne.n	8008f92 <_printf_float+0x172>
 8008f3e:	1cc8      	adds	r0, r1, #3
 8008f40:	db02      	blt.n	8008f48 <_printf_float+0x128>
 8008f42:	6863      	ldr	r3, [r4, #4]
 8008f44:	4299      	cmp	r1, r3
 8008f46:	dd41      	ble.n	8008fcc <_printf_float+0x1ac>
 8008f48:	f1aa 0a02 	sub.w	sl, sl, #2
 8008f4c:	fa5f fa8a 	uxtb.w	sl, sl
 8008f50:	3901      	subs	r1, #1
 8008f52:	4652      	mov	r2, sl
 8008f54:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008f58:	9109      	str	r1, [sp, #36]	@ 0x24
 8008f5a:	f7ff ff26 	bl	8008daa <__exponent>
 8008f5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008f60:	1813      	adds	r3, r2, r0
 8008f62:	2a01      	cmp	r2, #1
 8008f64:	4681      	mov	r9, r0
 8008f66:	6123      	str	r3, [r4, #16]
 8008f68:	dc02      	bgt.n	8008f70 <_printf_float+0x150>
 8008f6a:	6822      	ldr	r2, [r4, #0]
 8008f6c:	07d2      	lsls	r2, r2, #31
 8008f6e:	d501      	bpl.n	8008f74 <_printf_float+0x154>
 8008f70:	3301      	adds	r3, #1
 8008f72:	6123      	str	r3, [r4, #16]
 8008f74:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d0a2      	beq.n	8008ec2 <_printf_float+0xa2>
 8008f7c:	232d      	movs	r3, #45	@ 0x2d
 8008f7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f82:	e79e      	b.n	8008ec2 <_printf_float+0xa2>
 8008f84:	9a06      	ldr	r2, [sp, #24]
 8008f86:	2a47      	cmp	r2, #71	@ 0x47
 8008f88:	d1c2      	bne.n	8008f10 <_printf_float+0xf0>
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d1c0      	bne.n	8008f10 <_printf_float+0xf0>
 8008f8e:	2301      	movs	r3, #1
 8008f90:	e7bd      	b.n	8008f0e <_printf_float+0xee>
 8008f92:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008f96:	d9db      	bls.n	8008f50 <_printf_float+0x130>
 8008f98:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008f9c:	d118      	bne.n	8008fd0 <_printf_float+0x1b0>
 8008f9e:	2900      	cmp	r1, #0
 8008fa0:	6863      	ldr	r3, [r4, #4]
 8008fa2:	dd0b      	ble.n	8008fbc <_printf_float+0x19c>
 8008fa4:	6121      	str	r1, [r4, #16]
 8008fa6:	b913      	cbnz	r3, 8008fae <_printf_float+0x18e>
 8008fa8:	6822      	ldr	r2, [r4, #0]
 8008faa:	07d0      	lsls	r0, r2, #31
 8008fac:	d502      	bpl.n	8008fb4 <_printf_float+0x194>
 8008fae:	3301      	adds	r3, #1
 8008fb0:	440b      	add	r3, r1
 8008fb2:	6123      	str	r3, [r4, #16]
 8008fb4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008fb6:	f04f 0900 	mov.w	r9, #0
 8008fba:	e7db      	b.n	8008f74 <_printf_float+0x154>
 8008fbc:	b913      	cbnz	r3, 8008fc4 <_printf_float+0x1a4>
 8008fbe:	6822      	ldr	r2, [r4, #0]
 8008fc0:	07d2      	lsls	r2, r2, #31
 8008fc2:	d501      	bpl.n	8008fc8 <_printf_float+0x1a8>
 8008fc4:	3302      	adds	r3, #2
 8008fc6:	e7f4      	b.n	8008fb2 <_printf_float+0x192>
 8008fc8:	2301      	movs	r3, #1
 8008fca:	e7f2      	b.n	8008fb2 <_printf_float+0x192>
 8008fcc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008fd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fd2:	4299      	cmp	r1, r3
 8008fd4:	db05      	blt.n	8008fe2 <_printf_float+0x1c2>
 8008fd6:	6823      	ldr	r3, [r4, #0]
 8008fd8:	6121      	str	r1, [r4, #16]
 8008fda:	07d8      	lsls	r0, r3, #31
 8008fdc:	d5ea      	bpl.n	8008fb4 <_printf_float+0x194>
 8008fde:	1c4b      	adds	r3, r1, #1
 8008fe0:	e7e7      	b.n	8008fb2 <_printf_float+0x192>
 8008fe2:	2900      	cmp	r1, #0
 8008fe4:	bfd4      	ite	le
 8008fe6:	f1c1 0202 	rsble	r2, r1, #2
 8008fea:	2201      	movgt	r2, #1
 8008fec:	4413      	add	r3, r2
 8008fee:	e7e0      	b.n	8008fb2 <_printf_float+0x192>
 8008ff0:	6823      	ldr	r3, [r4, #0]
 8008ff2:	055a      	lsls	r2, r3, #21
 8008ff4:	d407      	bmi.n	8009006 <_printf_float+0x1e6>
 8008ff6:	6923      	ldr	r3, [r4, #16]
 8008ff8:	4642      	mov	r2, r8
 8008ffa:	4631      	mov	r1, r6
 8008ffc:	4628      	mov	r0, r5
 8008ffe:	47b8      	blx	r7
 8009000:	3001      	adds	r0, #1
 8009002:	d12b      	bne.n	800905c <_printf_float+0x23c>
 8009004:	e767      	b.n	8008ed6 <_printf_float+0xb6>
 8009006:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800900a:	f240 80dd 	bls.w	80091c8 <_printf_float+0x3a8>
 800900e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009012:	2200      	movs	r2, #0
 8009014:	2300      	movs	r3, #0
 8009016:	f7f7 fd57 	bl	8000ac8 <__aeabi_dcmpeq>
 800901a:	2800      	cmp	r0, #0
 800901c:	d033      	beq.n	8009086 <_printf_float+0x266>
 800901e:	4a37      	ldr	r2, [pc, #220]	@ (80090fc <_printf_float+0x2dc>)
 8009020:	2301      	movs	r3, #1
 8009022:	4631      	mov	r1, r6
 8009024:	4628      	mov	r0, r5
 8009026:	47b8      	blx	r7
 8009028:	3001      	adds	r0, #1
 800902a:	f43f af54 	beq.w	8008ed6 <_printf_float+0xb6>
 800902e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009032:	4543      	cmp	r3, r8
 8009034:	db02      	blt.n	800903c <_printf_float+0x21c>
 8009036:	6823      	ldr	r3, [r4, #0]
 8009038:	07d8      	lsls	r0, r3, #31
 800903a:	d50f      	bpl.n	800905c <_printf_float+0x23c>
 800903c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009040:	4631      	mov	r1, r6
 8009042:	4628      	mov	r0, r5
 8009044:	47b8      	blx	r7
 8009046:	3001      	adds	r0, #1
 8009048:	f43f af45 	beq.w	8008ed6 <_printf_float+0xb6>
 800904c:	f04f 0900 	mov.w	r9, #0
 8009050:	f108 38ff 	add.w	r8, r8, #4294967295
 8009054:	f104 0a1a 	add.w	sl, r4, #26
 8009058:	45c8      	cmp	r8, r9
 800905a:	dc09      	bgt.n	8009070 <_printf_float+0x250>
 800905c:	6823      	ldr	r3, [r4, #0]
 800905e:	079b      	lsls	r3, r3, #30
 8009060:	f100 8103 	bmi.w	800926a <_printf_float+0x44a>
 8009064:	68e0      	ldr	r0, [r4, #12]
 8009066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009068:	4298      	cmp	r0, r3
 800906a:	bfb8      	it	lt
 800906c:	4618      	movlt	r0, r3
 800906e:	e734      	b.n	8008eda <_printf_float+0xba>
 8009070:	2301      	movs	r3, #1
 8009072:	4652      	mov	r2, sl
 8009074:	4631      	mov	r1, r6
 8009076:	4628      	mov	r0, r5
 8009078:	47b8      	blx	r7
 800907a:	3001      	adds	r0, #1
 800907c:	f43f af2b 	beq.w	8008ed6 <_printf_float+0xb6>
 8009080:	f109 0901 	add.w	r9, r9, #1
 8009084:	e7e8      	b.n	8009058 <_printf_float+0x238>
 8009086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009088:	2b00      	cmp	r3, #0
 800908a:	dc39      	bgt.n	8009100 <_printf_float+0x2e0>
 800908c:	4a1b      	ldr	r2, [pc, #108]	@ (80090fc <_printf_float+0x2dc>)
 800908e:	2301      	movs	r3, #1
 8009090:	4631      	mov	r1, r6
 8009092:	4628      	mov	r0, r5
 8009094:	47b8      	blx	r7
 8009096:	3001      	adds	r0, #1
 8009098:	f43f af1d 	beq.w	8008ed6 <_printf_float+0xb6>
 800909c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80090a0:	ea59 0303 	orrs.w	r3, r9, r3
 80090a4:	d102      	bne.n	80090ac <_printf_float+0x28c>
 80090a6:	6823      	ldr	r3, [r4, #0]
 80090a8:	07d9      	lsls	r1, r3, #31
 80090aa:	d5d7      	bpl.n	800905c <_printf_float+0x23c>
 80090ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090b0:	4631      	mov	r1, r6
 80090b2:	4628      	mov	r0, r5
 80090b4:	47b8      	blx	r7
 80090b6:	3001      	adds	r0, #1
 80090b8:	f43f af0d 	beq.w	8008ed6 <_printf_float+0xb6>
 80090bc:	f04f 0a00 	mov.w	sl, #0
 80090c0:	f104 0b1a 	add.w	fp, r4, #26
 80090c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090c6:	425b      	negs	r3, r3
 80090c8:	4553      	cmp	r3, sl
 80090ca:	dc01      	bgt.n	80090d0 <_printf_float+0x2b0>
 80090cc:	464b      	mov	r3, r9
 80090ce:	e793      	b.n	8008ff8 <_printf_float+0x1d8>
 80090d0:	2301      	movs	r3, #1
 80090d2:	465a      	mov	r2, fp
 80090d4:	4631      	mov	r1, r6
 80090d6:	4628      	mov	r0, r5
 80090d8:	47b8      	blx	r7
 80090da:	3001      	adds	r0, #1
 80090dc:	f43f aefb 	beq.w	8008ed6 <_printf_float+0xb6>
 80090e0:	f10a 0a01 	add.w	sl, sl, #1
 80090e4:	e7ee      	b.n	80090c4 <_printf_float+0x2a4>
 80090e6:	bf00      	nop
 80090e8:	7fefffff 	.word	0x7fefffff
 80090ec:	0800c459 	.word	0x0800c459
 80090f0:	0800c45d 	.word	0x0800c45d
 80090f4:	0800c461 	.word	0x0800c461
 80090f8:	0800c465 	.word	0x0800c465
 80090fc:	0800c469 	.word	0x0800c469
 8009100:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009102:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009106:	4553      	cmp	r3, sl
 8009108:	bfa8      	it	ge
 800910a:	4653      	movge	r3, sl
 800910c:	2b00      	cmp	r3, #0
 800910e:	4699      	mov	r9, r3
 8009110:	dc36      	bgt.n	8009180 <_printf_float+0x360>
 8009112:	f04f 0b00 	mov.w	fp, #0
 8009116:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800911a:	f104 021a 	add.w	r2, r4, #26
 800911e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009120:	9306      	str	r3, [sp, #24]
 8009122:	eba3 0309 	sub.w	r3, r3, r9
 8009126:	455b      	cmp	r3, fp
 8009128:	dc31      	bgt.n	800918e <_printf_float+0x36e>
 800912a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800912c:	459a      	cmp	sl, r3
 800912e:	dc3a      	bgt.n	80091a6 <_printf_float+0x386>
 8009130:	6823      	ldr	r3, [r4, #0]
 8009132:	07da      	lsls	r2, r3, #31
 8009134:	d437      	bmi.n	80091a6 <_printf_float+0x386>
 8009136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009138:	ebaa 0903 	sub.w	r9, sl, r3
 800913c:	9b06      	ldr	r3, [sp, #24]
 800913e:	ebaa 0303 	sub.w	r3, sl, r3
 8009142:	4599      	cmp	r9, r3
 8009144:	bfa8      	it	ge
 8009146:	4699      	movge	r9, r3
 8009148:	f1b9 0f00 	cmp.w	r9, #0
 800914c:	dc33      	bgt.n	80091b6 <_printf_float+0x396>
 800914e:	f04f 0800 	mov.w	r8, #0
 8009152:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009156:	f104 0b1a 	add.w	fp, r4, #26
 800915a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800915c:	ebaa 0303 	sub.w	r3, sl, r3
 8009160:	eba3 0309 	sub.w	r3, r3, r9
 8009164:	4543      	cmp	r3, r8
 8009166:	f77f af79 	ble.w	800905c <_printf_float+0x23c>
 800916a:	2301      	movs	r3, #1
 800916c:	465a      	mov	r2, fp
 800916e:	4631      	mov	r1, r6
 8009170:	4628      	mov	r0, r5
 8009172:	47b8      	blx	r7
 8009174:	3001      	adds	r0, #1
 8009176:	f43f aeae 	beq.w	8008ed6 <_printf_float+0xb6>
 800917a:	f108 0801 	add.w	r8, r8, #1
 800917e:	e7ec      	b.n	800915a <_printf_float+0x33a>
 8009180:	4642      	mov	r2, r8
 8009182:	4631      	mov	r1, r6
 8009184:	4628      	mov	r0, r5
 8009186:	47b8      	blx	r7
 8009188:	3001      	adds	r0, #1
 800918a:	d1c2      	bne.n	8009112 <_printf_float+0x2f2>
 800918c:	e6a3      	b.n	8008ed6 <_printf_float+0xb6>
 800918e:	2301      	movs	r3, #1
 8009190:	4631      	mov	r1, r6
 8009192:	4628      	mov	r0, r5
 8009194:	9206      	str	r2, [sp, #24]
 8009196:	47b8      	blx	r7
 8009198:	3001      	adds	r0, #1
 800919a:	f43f ae9c 	beq.w	8008ed6 <_printf_float+0xb6>
 800919e:	9a06      	ldr	r2, [sp, #24]
 80091a0:	f10b 0b01 	add.w	fp, fp, #1
 80091a4:	e7bb      	b.n	800911e <_printf_float+0x2fe>
 80091a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091aa:	4631      	mov	r1, r6
 80091ac:	4628      	mov	r0, r5
 80091ae:	47b8      	blx	r7
 80091b0:	3001      	adds	r0, #1
 80091b2:	d1c0      	bne.n	8009136 <_printf_float+0x316>
 80091b4:	e68f      	b.n	8008ed6 <_printf_float+0xb6>
 80091b6:	9a06      	ldr	r2, [sp, #24]
 80091b8:	464b      	mov	r3, r9
 80091ba:	4442      	add	r2, r8
 80091bc:	4631      	mov	r1, r6
 80091be:	4628      	mov	r0, r5
 80091c0:	47b8      	blx	r7
 80091c2:	3001      	adds	r0, #1
 80091c4:	d1c3      	bne.n	800914e <_printf_float+0x32e>
 80091c6:	e686      	b.n	8008ed6 <_printf_float+0xb6>
 80091c8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80091cc:	f1ba 0f01 	cmp.w	sl, #1
 80091d0:	dc01      	bgt.n	80091d6 <_printf_float+0x3b6>
 80091d2:	07db      	lsls	r3, r3, #31
 80091d4:	d536      	bpl.n	8009244 <_printf_float+0x424>
 80091d6:	2301      	movs	r3, #1
 80091d8:	4642      	mov	r2, r8
 80091da:	4631      	mov	r1, r6
 80091dc:	4628      	mov	r0, r5
 80091de:	47b8      	blx	r7
 80091e0:	3001      	adds	r0, #1
 80091e2:	f43f ae78 	beq.w	8008ed6 <_printf_float+0xb6>
 80091e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091ea:	4631      	mov	r1, r6
 80091ec:	4628      	mov	r0, r5
 80091ee:	47b8      	blx	r7
 80091f0:	3001      	adds	r0, #1
 80091f2:	f43f ae70 	beq.w	8008ed6 <_printf_float+0xb6>
 80091f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80091fa:	2200      	movs	r2, #0
 80091fc:	2300      	movs	r3, #0
 80091fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009202:	f7f7 fc61 	bl	8000ac8 <__aeabi_dcmpeq>
 8009206:	b9c0      	cbnz	r0, 800923a <_printf_float+0x41a>
 8009208:	4653      	mov	r3, sl
 800920a:	f108 0201 	add.w	r2, r8, #1
 800920e:	4631      	mov	r1, r6
 8009210:	4628      	mov	r0, r5
 8009212:	47b8      	blx	r7
 8009214:	3001      	adds	r0, #1
 8009216:	d10c      	bne.n	8009232 <_printf_float+0x412>
 8009218:	e65d      	b.n	8008ed6 <_printf_float+0xb6>
 800921a:	2301      	movs	r3, #1
 800921c:	465a      	mov	r2, fp
 800921e:	4631      	mov	r1, r6
 8009220:	4628      	mov	r0, r5
 8009222:	47b8      	blx	r7
 8009224:	3001      	adds	r0, #1
 8009226:	f43f ae56 	beq.w	8008ed6 <_printf_float+0xb6>
 800922a:	f108 0801 	add.w	r8, r8, #1
 800922e:	45d0      	cmp	r8, sl
 8009230:	dbf3      	blt.n	800921a <_printf_float+0x3fa>
 8009232:	464b      	mov	r3, r9
 8009234:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009238:	e6df      	b.n	8008ffa <_printf_float+0x1da>
 800923a:	f04f 0800 	mov.w	r8, #0
 800923e:	f104 0b1a 	add.w	fp, r4, #26
 8009242:	e7f4      	b.n	800922e <_printf_float+0x40e>
 8009244:	2301      	movs	r3, #1
 8009246:	4642      	mov	r2, r8
 8009248:	e7e1      	b.n	800920e <_printf_float+0x3ee>
 800924a:	2301      	movs	r3, #1
 800924c:	464a      	mov	r2, r9
 800924e:	4631      	mov	r1, r6
 8009250:	4628      	mov	r0, r5
 8009252:	47b8      	blx	r7
 8009254:	3001      	adds	r0, #1
 8009256:	f43f ae3e 	beq.w	8008ed6 <_printf_float+0xb6>
 800925a:	f108 0801 	add.w	r8, r8, #1
 800925e:	68e3      	ldr	r3, [r4, #12]
 8009260:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009262:	1a5b      	subs	r3, r3, r1
 8009264:	4543      	cmp	r3, r8
 8009266:	dcf0      	bgt.n	800924a <_printf_float+0x42a>
 8009268:	e6fc      	b.n	8009064 <_printf_float+0x244>
 800926a:	f04f 0800 	mov.w	r8, #0
 800926e:	f104 0919 	add.w	r9, r4, #25
 8009272:	e7f4      	b.n	800925e <_printf_float+0x43e>

08009274 <_printf_common>:
 8009274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009278:	4616      	mov	r6, r2
 800927a:	4698      	mov	r8, r3
 800927c:	688a      	ldr	r2, [r1, #8]
 800927e:	690b      	ldr	r3, [r1, #16]
 8009280:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009284:	4293      	cmp	r3, r2
 8009286:	bfb8      	it	lt
 8009288:	4613      	movlt	r3, r2
 800928a:	6033      	str	r3, [r6, #0]
 800928c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009290:	4607      	mov	r7, r0
 8009292:	460c      	mov	r4, r1
 8009294:	b10a      	cbz	r2, 800929a <_printf_common+0x26>
 8009296:	3301      	adds	r3, #1
 8009298:	6033      	str	r3, [r6, #0]
 800929a:	6823      	ldr	r3, [r4, #0]
 800929c:	0699      	lsls	r1, r3, #26
 800929e:	bf42      	ittt	mi
 80092a0:	6833      	ldrmi	r3, [r6, #0]
 80092a2:	3302      	addmi	r3, #2
 80092a4:	6033      	strmi	r3, [r6, #0]
 80092a6:	6825      	ldr	r5, [r4, #0]
 80092a8:	f015 0506 	ands.w	r5, r5, #6
 80092ac:	d106      	bne.n	80092bc <_printf_common+0x48>
 80092ae:	f104 0a19 	add.w	sl, r4, #25
 80092b2:	68e3      	ldr	r3, [r4, #12]
 80092b4:	6832      	ldr	r2, [r6, #0]
 80092b6:	1a9b      	subs	r3, r3, r2
 80092b8:	42ab      	cmp	r3, r5
 80092ba:	dc26      	bgt.n	800930a <_printf_common+0x96>
 80092bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80092c0:	6822      	ldr	r2, [r4, #0]
 80092c2:	3b00      	subs	r3, #0
 80092c4:	bf18      	it	ne
 80092c6:	2301      	movne	r3, #1
 80092c8:	0692      	lsls	r2, r2, #26
 80092ca:	d42b      	bmi.n	8009324 <_printf_common+0xb0>
 80092cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80092d0:	4641      	mov	r1, r8
 80092d2:	4638      	mov	r0, r7
 80092d4:	47c8      	blx	r9
 80092d6:	3001      	adds	r0, #1
 80092d8:	d01e      	beq.n	8009318 <_printf_common+0xa4>
 80092da:	6823      	ldr	r3, [r4, #0]
 80092dc:	6922      	ldr	r2, [r4, #16]
 80092de:	f003 0306 	and.w	r3, r3, #6
 80092e2:	2b04      	cmp	r3, #4
 80092e4:	bf02      	ittt	eq
 80092e6:	68e5      	ldreq	r5, [r4, #12]
 80092e8:	6833      	ldreq	r3, [r6, #0]
 80092ea:	1aed      	subeq	r5, r5, r3
 80092ec:	68a3      	ldr	r3, [r4, #8]
 80092ee:	bf0c      	ite	eq
 80092f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80092f4:	2500      	movne	r5, #0
 80092f6:	4293      	cmp	r3, r2
 80092f8:	bfc4      	itt	gt
 80092fa:	1a9b      	subgt	r3, r3, r2
 80092fc:	18ed      	addgt	r5, r5, r3
 80092fe:	2600      	movs	r6, #0
 8009300:	341a      	adds	r4, #26
 8009302:	42b5      	cmp	r5, r6
 8009304:	d11a      	bne.n	800933c <_printf_common+0xc8>
 8009306:	2000      	movs	r0, #0
 8009308:	e008      	b.n	800931c <_printf_common+0xa8>
 800930a:	2301      	movs	r3, #1
 800930c:	4652      	mov	r2, sl
 800930e:	4641      	mov	r1, r8
 8009310:	4638      	mov	r0, r7
 8009312:	47c8      	blx	r9
 8009314:	3001      	adds	r0, #1
 8009316:	d103      	bne.n	8009320 <_printf_common+0xac>
 8009318:	f04f 30ff 	mov.w	r0, #4294967295
 800931c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009320:	3501      	adds	r5, #1
 8009322:	e7c6      	b.n	80092b2 <_printf_common+0x3e>
 8009324:	18e1      	adds	r1, r4, r3
 8009326:	1c5a      	adds	r2, r3, #1
 8009328:	2030      	movs	r0, #48	@ 0x30
 800932a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800932e:	4422      	add	r2, r4
 8009330:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009334:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009338:	3302      	adds	r3, #2
 800933a:	e7c7      	b.n	80092cc <_printf_common+0x58>
 800933c:	2301      	movs	r3, #1
 800933e:	4622      	mov	r2, r4
 8009340:	4641      	mov	r1, r8
 8009342:	4638      	mov	r0, r7
 8009344:	47c8      	blx	r9
 8009346:	3001      	adds	r0, #1
 8009348:	d0e6      	beq.n	8009318 <_printf_common+0xa4>
 800934a:	3601      	adds	r6, #1
 800934c:	e7d9      	b.n	8009302 <_printf_common+0x8e>
	...

08009350 <_printf_i>:
 8009350:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009354:	7e0f      	ldrb	r7, [r1, #24]
 8009356:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009358:	2f78      	cmp	r7, #120	@ 0x78
 800935a:	4691      	mov	r9, r2
 800935c:	4680      	mov	r8, r0
 800935e:	460c      	mov	r4, r1
 8009360:	469a      	mov	sl, r3
 8009362:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009366:	d807      	bhi.n	8009378 <_printf_i+0x28>
 8009368:	2f62      	cmp	r7, #98	@ 0x62
 800936a:	d80a      	bhi.n	8009382 <_printf_i+0x32>
 800936c:	2f00      	cmp	r7, #0
 800936e:	f000 80d2 	beq.w	8009516 <_printf_i+0x1c6>
 8009372:	2f58      	cmp	r7, #88	@ 0x58
 8009374:	f000 80b9 	beq.w	80094ea <_printf_i+0x19a>
 8009378:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800937c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009380:	e03a      	b.n	80093f8 <_printf_i+0xa8>
 8009382:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009386:	2b15      	cmp	r3, #21
 8009388:	d8f6      	bhi.n	8009378 <_printf_i+0x28>
 800938a:	a101      	add	r1, pc, #4	@ (adr r1, 8009390 <_printf_i+0x40>)
 800938c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009390:	080093e9 	.word	0x080093e9
 8009394:	080093fd 	.word	0x080093fd
 8009398:	08009379 	.word	0x08009379
 800939c:	08009379 	.word	0x08009379
 80093a0:	08009379 	.word	0x08009379
 80093a4:	08009379 	.word	0x08009379
 80093a8:	080093fd 	.word	0x080093fd
 80093ac:	08009379 	.word	0x08009379
 80093b0:	08009379 	.word	0x08009379
 80093b4:	08009379 	.word	0x08009379
 80093b8:	08009379 	.word	0x08009379
 80093bc:	080094fd 	.word	0x080094fd
 80093c0:	08009427 	.word	0x08009427
 80093c4:	080094b7 	.word	0x080094b7
 80093c8:	08009379 	.word	0x08009379
 80093cc:	08009379 	.word	0x08009379
 80093d0:	0800951f 	.word	0x0800951f
 80093d4:	08009379 	.word	0x08009379
 80093d8:	08009427 	.word	0x08009427
 80093dc:	08009379 	.word	0x08009379
 80093e0:	08009379 	.word	0x08009379
 80093e4:	080094bf 	.word	0x080094bf
 80093e8:	6833      	ldr	r3, [r6, #0]
 80093ea:	1d1a      	adds	r2, r3, #4
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	6032      	str	r2, [r6, #0]
 80093f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80093f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80093f8:	2301      	movs	r3, #1
 80093fa:	e09d      	b.n	8009538 <_printf_i+0x1e8>
 80093fc:	6833      	ldr	r3, [r6, #0]
 80093fe:	6820      	ldr	r0, [r4, #0]
 8009400:	1d19      	adds	r1, r3, #4
 8009402:	6031      	str	r1, [r6, #0]
 8009404:	0606      	lsls	r6, r0, #24
 8009406:	d501      	bpl.n	800940c <_printf_i+0xbc>
 8009408:	681d      	ldr	r5, [r3, #0]
 800940a:	e003      	b.n	8009414 <_printf_i+0xc4>
 800940c:	0645      	lsls	r5, r0, #25
 800940e:	d5fb      	bpl.n	8009408 <_printf_i+0xb8>
 8009410:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009414:	2d00      	cmp	r5, #0
 8009416:	da03      	bge.n	8009420 <_printf_i+0xd0>
 8009418:	232d      	movs	r3, #45	@ 0x2d
 800941a:	426d      	negs	r5, r5
 800941c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009420:	4859      	ldr	r0, [pc, #356]	@ (8009588 <_printf_i+0x238>)
 8009422:	230a      	movs	r3, #10
 8009424:	e011      	b.n	800944a <_printf_i+0xfa>
 8009426:	6821      	ldr	r1, [r4, #0]
 8009428:	6833      	ldr	r3, [r6, #0]
 800942a:	0608      	lsls	r0, r1, #24
 800942c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009430:	d402      	bmi.n	8009438 <_printf_i+0xe8>
 8009432:	0649      	lsls	r1, r1, #25
 8009434:	bf48      	it	mi
 8009436:	b2ad      	uxthmi	r5, r5
 8009438:	2f6f      	cmp	r7, #111	@ 0x6f
 800943a:	4853      	ldr	r0, [pc, #332]	@ (8009588 <_printf_i+0x238>)
 800943c:	6033      	str	r3, [r6, #0]
 800943e:	bf14      	ite	ne
 8009440:	230a      	movne	r3, #10
 8009442:	2308      	moveq	r3, #8
 8009444:	2100      	movs	r1, #0
 8009446:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800944a:	6866      	ldr	r6, [r4, #4]
 800944c:	60a6      	str	r6, [r4, #8]
 800944e:	2e00      	cmp	r6, #0
 8009450:	bfa2      	ittt	ge
 8009452:	6821      	ldrge	r1, [r4, #0]
 8009454:	f021 0104 	bicge.w	r1, r1, #4
 8009458:	6021      	strge	r1, [r4, #0]
 800945a:	b90d      	cbnz	r5, 8009460 <_printf_i+0x110>
 800945c:	2e00      	cmp	r6, #0
 800945e:	d04b      	beq.n	80094f8 <_printf_i+0x1a8>
 8009460:	4616      	mov	r6, r2
 8009462:	fbb5 f1f3 	udiv	r1, r5, r3
 8009466:	fb03 5711 	mls	r7, r3, r1, r5
 800946a:	5dc7      	ldrb	r7, [r0, r7]
 800946c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009470:	462f      	mov	r7, r5
 8009472:	42bb      	cmp	r3, r7
 8009474:	460d      	mov	r5, r1
 8009476:	d9f4      	bls.n	8009462 <_printf_i+0x112>
 8009478:	2b08      	cmp	r3, #8
 800947a:	d10b      	bne.n	8009494 <_printf_i+0x144>
 800947c:	6823      	ldr	r3, [r4, #0]
 800947e:	07df      	lsls	r7, r3, #31
 8009480:	d508      	bpl.n	8009494 <_printf_i+0x144>
 8009482:	6923      	ldr	r3, [r4, #16]
 8009484:	6861      	ldr	r1, [r4, #4]
 8009486:	4299      	cmp	r1, r3
 8009488:	bfde      	ittt	le
 800948a:	2330      	movle	r3, #48	@ 0x30
 800948c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009490:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009494:	1b92      	subs	r2, r2, r6
 8009496:	6122      	str	r2, [r4, #16]
 8009498:	f8cd a000 	str.w	sl, [sp]
 800949c:	464b      	mov	r3, r9
 800949e:	aa03      	add	r2, sp, #12
 80094a0:	4621      	mov	r1, r4
 80094a2:	4640      	mov	r0, r8
 80094a4:	f7ff fee6 	bl	8009274 <_printf_common>
 80094a8:	3001      	adds	r0, #1
 80094aa:	d14a      	bne.n	8009542 <_printf_i+0x1f2>
 80094ac:	f04f 30ff 	mov.w	r0, #4294967295
 80094b0:	b004      	add	sp, #16
 80094b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094b6:	6823      	ldr	r3, [r4, #0]
 80094b8:	f043 0320 	orr.w	r3, r3, #32
 80094bc:	6023      	str	r3, [r4, #0]
 80094be:	4833      	ldr	r0, [pc, #204]	@ (800958c <_printf_i+0x23c>)
 80094c0:	2778      	movs	r7, #120	@ 0x78
 80094c2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80094c6:	6823      	ldr	r3, [r4, #0]
 80094c8:	6831      	ldr	r1, [r6, #0]
 80094ca:	061f      	lsls	r7, r3, #24
 80094cc:	f851 5b04 	ldr.w	r5, [r1], #4
 80094d0:	d402      	bmi.n	80094d8 <_printf_i+0x188>
 80094d2:	065f      	lsls	r7, r3, #25
 80094d4:	bf48      	it	mi
 80094d6:	b2ad      	uxthmi	r5, r5
 80094d8:	6031      	str	r1, [r6, #0]
 80094da:	07d9      	lsls	r1, r3, #31
 80094dc:	bf44      	itt	mi
 80094de:	f043 0320 	orrmi.w	r3, r3, #32
 80094e2:	6023      	strmi	r3, [r4, #0]
 80094e4:	b11d      	cbz	r5, 80094ee <_printf_i+0x19e>
 80094e6:	2310      	movs	r3, #16
 80094e8:	e7ac      	b.n	8009444 <_printf_i+0xf4>
 80094ea:	4827      	ldr	r0, [pc, #156]	@ (8009588 <_printf_i+0x238>)
 80094ec:	e7e9      	b.n	80094c2 <_printf_i+0x172>
 80094ee:	6823      	ldr	r3, [r4, #0]
 80094f0:	f023 0320 	bic.w	r3, r3, #32
 80094f4:	6023      	str	r3, [r4, #0]
 80094f6:	e7f6      	b.n	80094e6 <_printf_i+0x196>
 80094f8:	4616      	mov	r6, r2
 80094fa:	e7bd      	b.n	8009478 <_printf_i+0x128>
 80094fc:	6833      	ldr	r3, [r6, #0]
 80094fe:	6825      	ldr	r5, [r4, #0]
 8009500:	6961      	ldr	r1, [r4, #20]
 8009502:	1d18      	adds	r0, r3, #4
 8009504:	6030      	str	r0, [r6, #0]
 8009506:	062e      	lsls	r6, r5, #24
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	d501      	bpl.n	8009510 <_printf_i+0x1c0>
 800950c:	6019      	str	r1, [r3, #0]
 800950e:	e002      	b.n	8009516 <_printf_i+0x1c6>
 8009510:	0668      	lsls	r0, r5, #25
 8009512:	d5fb      	bpl.n	800950c <_printf_i+0x1bc>
 8009514:	8019      	strh	r1, [r3, #0]
 8009516:	2300      	movs	r3, #0
 8009518:	6123      	str	r3, [r4, #16]
 800951a:	4616      	mov	r6, r2
 800951c:	e7bc      	b.n	8009498 <_printf_i+0x148>
 800951e:	6833      	ldr	r3, [r6, #0]
 8009520:	1d1a      	adds	r2, r3, #4
 8009522:	6032      	str	r2, [r6, #0]
 8009524:	681e      	ldr	r6, [r3, #0]
 8009526:	6862      	ldr	r2, [r4, #4]
 8009528:	2100      	movs	r1, #0
 800952a:	4630      	mov	r0, r6
 800952c:	f7f6 fe50 	bl	80001d0 <memchr>
 8009530:	b108      	cbz	r0, 8009536 <_printf_i+0x1e6>
 8009532:	1b80      	subs	r0, r0, r6
 8009534:	6060      	str	r0, [r4, #4]
 8009536:	6863      	ldr	r3, [r4, #4]
 8009538:	6123      	str	r3, [r4, #16]
 800953a:	2300      	movs	r3, #0
 800953c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009540:	e7aa      	b.n	8009498 <_printf_i+0x148>
 8009542:	6923      	ldr	r3, [r4, #16]
 8009544:	4632      	mov	r2, r6
 8009546:	4649      	mov	r1, r9
 8009548:	4640      	mov	r0, r8
 800954a:	47d0      	blx	sl
 800954c:	3001      	adds	r0, #1
 800954e:	d0ad      	beq.n	80094ac <_printf_i+0x15c>
 8009550:	6823      	ldr	r3, [r4, #0]
 8009552:	079b      	lsls	r3, r3, #30
 8009554:	d413      	bmi.n	800957e <_printf_i+0x22e>
 8009556:	68e0      	ldr	r0, [r4, #12]
 8009558:	9b03      	ldr	r3, [sp, #12]
 800955a:	4298      	cmp	r0, r3
 800955c:	bfb8      	it	lt
 800955e:	4618      	movlt	r0, r3
 8009560:	e7a6      	b.n	80094b0 <_printf_i+0x160>
 8009562:	2301      	movs	r3, #1
 8009564:	4632      	mov	r2, r6
 8009566:	4649      	mov	r1, r9
 8009568:	4640      	mov	r0, r8
 800956a:	47d0      	blx	sl
 800956c:	3001      	adds	r0, #1
 800956e:	d09d      	beq.n	80094ac <_printf_i+0x15c>
 8009570:	3501      	adds	r5, #1
 8009572:	68e3      	ldr	r3, [r4, #12]
 8009574:	9903      	ldr	r1, [sp, #12]
 8009576:	1a5b      	subs	r3, r3, r1
 8009578:	42ab      	cmp	r3, r5
 800957a:	dcf2      	bgt.n	8009562 <_printf_i+0x212>
 800957c:	e7eb      	b.n	8009556 <_printf_i+0x206>
 800957e:	2500      	movs	r5, #0
 8009580:	f104 0619 	add.w	r6, r4, #25
 8009584:	e7f5      	b.n	8009572 <_printf_i+0x222>
 8009586:	bf00      	nop
 8009588:	0800c46b 	.word	0x0800c46b
 800958c:	0800c47c 	.word	0x0800c47c

08009590 <std>:
 8009590:	2300      	movs	r3, #0
 8009592:	b510      	push	{r4, lr}
 8009594:	4604      	mov	r4, r0
 8009596:	e9c0 3300 	strd	r3, r3, [r0]
 800959a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800959e:	6083      	str	r3, [r0, #8]
 80095a0:	8181      	strh	r1, [r0, #12]
 80095a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80095a4:	81c2      	strh	r2, [r0, #14]
 80095a6:	6183      	str	r3, [r0, #24]
 80095a8:	4619      	mov	r1, r3
 80095aa:	2208      	movs	r2, #8
 80095ac:	305c      	adds	r0, #92	@ 0x5c
 80095ae:	f000 f914 	bl	80097da <memset>
 80095b2:	4b0d      	ldr	r3, [pc, #52]	@ (80095e8 <std+0x58>)
 80095b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80095b6:	4b0d      	ldr	r3, [pc, #52]	@ (80095ec <std+0x5c>)
 80095b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80095ba:	4b0d      	ldr	r3, [pc, #52]	@ (80095f0 <std+0x60>)
 80095bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80095be:	4b0d      	ldr	r3, [pc, #52]	@ (80095f4 <std+0x64>)
 80095c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80095c2:	4b0d      	ldr	r3, [pc, #52]	@ (80095f8 <std+0x68>)
 80095c4:	6224      	str	r4, [r4, #32]
 80095c6:	429c      	cmp	r4, r3
 80095c8:	d006      	beq.n	80095d8 <std+0x48>
 80095ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80095ce:	4294      	cmp	r4, r2
 80095d0:	d002      	beq.n	80095d8 <std+0x48>
 80095d2:	33d0      	adds	r3, #208	@ 0xd0
 80095d4:	429c      	cmp	r4, r3
 80095d6:	d105      	bne.n	80095e4 <std+0x54>
 80095d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80095dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095e0:	f000 b98a 	b.w	80098f8 <__retarget_lock_init_recursive>
 80095e4:	bd10      	pop	{r4, pc}
 80095e6:	bf00      	nop
 80095e8:	08009755 	.word	0x08009755
 80095ec:	08009777 	.word	0x08009777
 80095f0:	080097af 	.word	0x080097af
 80095f4:	080097d3 	.word	0x080097d3
 80095f8:	20005298 	.word	0x20005298

080095fc <stdio_exit_handler>:
 80095fc:	4a02      	ldr	r2, [pc, #8]	@ (8009608 <stdio_exit_handler+0xc>)
 80095fe:	4903      	ldr	r1, [pc, #12]	@ (800960c <stdio_exit_handler+0x10>)
 8009600:	4803      	ldr	r0, [pc, #12]	@ (8009610 <stdio_exit_handler+0x14>)
 8009602:	f000 b869 	b.w	80096d8 <_fwalk_sglue>
 8009606:	bf00      	nop
 8009608:	2000001c 	.word	0x2000001c
 800960c:	0800bba5 	.word	0x0800bba5
 8009610:	20000198 	.word	0x20000198

08009614 <cleanup_stdio>:
 8009614:	6841      	ldr	r1, [r0, #4]
 8009616:	4b0c      	ldr	r3, [pc, #48]	@ (8009648 <cleanup_stdio+0x34>)
 8009618:	4299      	cmp	r1, r3
 800961a:	b510      	push	{r4, lr}
 800961c:	4604      	mov	r4, r0
 800961e:	d001      	beq.n	8009624 <cleanup_stdio+0x10>
 8009620:	f002 fac0 	bl	800bba4 <_fflush_r>
 8009624:	68a1      	ldr	r1, [r4, #8]
 8009626:	4b09      	ldr	r3, [pc, #36]	@ (800964c <cleanup_stdio+0x38>)
 8009628:	4299      	cmp	r1, r3
 800962a:	d002      	beq.n	8009632 <cleanup_stdio+0x1e>
 800962c:	4620      	mov	r0, r4
 800962e:	f002 fab9 	bl	800bba4 <_fflush_r>
 8009632:	68e1      	ldr	r1, [r4, #12]
 8009634:	4b06      	ldr	r3, [pc, #24]	@ (8009650 <cleanup_stdio+0x3c>)
 8009636:	4299      	cmp	r1, r3
 8009638:	d004      	beq.n	8009644 <cleanup_stdio+0x30>
 800963a:	4620      	mov	r0, r4
 800963c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009640:	f002 bab0 	b.w	800bba4 <_fflush_r>
 8009644:	bd10      	pop	{r4, pc}
 8009646:	bf00      	nop
 8009648:	20005298 	.word	0x20005298
 800964c:	20005300 	.word	0x20005300
 8009650:	20005368 	.word	0x20005368

08009654 <global_stdio_init.part.0>:
 8009654:	b510      	push	{r4, lr}
 8009656:	4b0b      	ldr	r3, [pc, #44]	@ (8009684 <global_stdio_init.part.0+0x30>)
 8009658:	4c0b      	ldr	r4, [pc, #44]	@ (8009688 <global_stdio_init.part.0+0x34>)
 800965a:	4a0c      	ldr	r2, [pc, #48]	@ (800968c <global_stdio_init.part.0+0x38>)
 800965c:	601a      	str	r2, [r3, #0]
 800965e:	4620      	mov	r0, r4
 8009660:	2200      	movs	r2, #0
 8009662:	2104      	movs	r1, #4
 8009664:	f7ff ff94 	bl	8009590 <std>
 8009668:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800966c:	2201      	movs	r2, #1
 800966e:	2109      	movs	r1, #9
 8009670:	f7ff ff8e 	bl	8009590 <std>
 8009674:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009678:	2202      	movs	r2, #2
 800967a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800967e:	2112      	movs	r1, #18
 8009680:	f7ff bf86 	b.w	8009590 <std>
 8009684:	200053d0 	.word	0x200053d0
 8009688:	20005298 	.word	0x20005298
 800968c:	080095fd 	.word	0x080095fd

08009690 <__sfp_lock_acquire>:
 8009690:	4801      	ldr	r0, [pc, #4]	@ (8009698 <__sfp_lock_acquire+0x8>)
 8009692:	f000 b932 	b.w	80098fa <__retarget_lock_acquire_recursive>
 8009696:	bf00      	nop
 8009698:	200053d9 	.word	0x200053d9

0800969c <__sfp_lock_release>:
 800969c:	4801      	ldr	r0, [pc, #4]	@ (80096a4 <__sfp_lock_release+0x8>)
 800969e:	f000 b92d 	b.w	80098fc <__retarget_lock_release_recursive>
 80096a2:	bf00      	nop
 80096a4:	200053d9 	.word	0x200053d9

080096a8 <__sinit>:
 80096a8:	b510      	push	{r4, lr}
 80096aa:	4604      	mov	r4, r0
 80096ac:	f7ff fff0 	bl	8009690 <__sfp_lock_acquire>
 80096b0:	6a23      	ldr	r3, [r4, #32]
 80096b2:	b11b      	cbz	r3, 80096bc <__sinit+0x14>
 80096b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096b8:	f7ff bff0 	b.w	800969c <__sfp_lock_release>
 80096bc:	4b04      	ldr	r3, [pc, #16]	@ (80096d0 <__sinit+0x28>)
 80096be:	6223      	str	r3, [r4, #32]
 80096c0:	4b04      	ldr	r3, [pc, #16]	@ (80096d4 <__sinit+0x2c>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d1f5      	bne.n	80096b4 <__sinit+0xc>
 80096c8:	f7ff ffc4 	bl	8009654 <global_stdio_init.part.0>
 80096cc:	e7f2      	b.n	80096b4 <__sinit+0xc>
 80096ce:	bf00      	nop
 80096d0:	08009615 	.word	0x08009615
 80096d4:	200053d0 	.word	0x200053d0

080096d8 <_fwalk_sglue>:
 80096d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096dc:	4607      	mov	r7, r0
 80096de:	4688      	mov	r8, r1
 80096e0:	4614      	mov	r4, r2
 80096e2:	2600      	movs	r6, #0
 80096e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80096e8:	f1b9 0901 	subs.w	r9, r9, #1
 80096ec:	d505      	bpl.n	80096fa <_fwalk_sglue+0x22>
 80096ee:	6824      	ldr	r4, [r4, #0]
 80096f0:	2c00      	cmp	r4, #0
 80096f2:	d1f7      	bne.n	80096e4 <_fwalk_sglue+0xc>
 80096f4:	4630      	mov	r0, r6
 80096f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096fa:	89ab      	ldrh	r3, [r5, #12]
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d907      	bls.n	8009710 <_fwalk_sglue+0x38>
 8009700:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009704:	3301      	adds	r3, #1
 8009706:	d003      	beq.n	8009710 <_fwalk_sglue+0x38>
 8009708:	4629      	mov	r1, r5
 800970a:	4638      	mov	r0, r7
 800970c:	47c0      	blx	r8
 800970e:	4306      	orrs	r6, r0
 8009710:	3568      	adds	r5, #104	@ 0x68
 8009712:	e7e9      	b.n	80096e8 <_fwalk_sglue+0x10>

08009714 <siprintf>:
 8009714:	b40e      	push	{r1, r2, r3}
 8009716:	b500      	push	{lr}
 8009718:	b09c      	sub	sp, #112	@ 0x70
 800971a:	ab1d      	add	r3, sp, #116	@ 0x74
 800971c:	9002      	str	r0, [sp, #8]
 800971e:	9006      	str	r0, [sp, #24]
 8009720:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009724:	4809      	ldr	r0, [pc, #36]	@ (800974c <siprintf+0x38>)
 8009726:	9107      	str	r1, [sp, #28]
 8009728:	9104      	str	r1, [sp, #16]
 800972a:	4909      	ldr	r1, [pc, #36]	@ (8009750 <siprintf+0x3c>)
 800972c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009730:	9105      	str	r1, [sp, #20]
 8009732:	6800      	ldr	r0, [r0, #0]
 8009734:	9301      	str	r3, [sp, #4]
 8009736:	a902      	add	r1, sp, #8
 8009738:	f002 f8b4 	bl	800b8a4 <_svfiprintf_r>
 800973c:	9b02      	ldr	r3, [sp, #8]
 800973e:	2200      	movs	r2, #0
 8009740:	701a      	strb	r2, [r3, #0]
 8009742:	b01c      	add	sp, #112	@ 0x70
 8009744:	f85d eb04 	ldr.w	lr, [sp], #4
 8009748:	b003      	add	sp, #12
 800974a:	4770      	bx	lr
 800974c:	20000194 	.word	0x20000194
 8009750:	ffff0208 	.word	0xffff0208

08009754 <__sread>:
 8009754:	b510      	push	{r4, lr}
 8009756:	460c      	mov	r4, r1
 8009758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800975c:	f000 f87e 	bl	800985c <_read_r>
 8009760:	2800      	cmp	r0, #0
 8009762:	bfab      	itete	ge
 8009764:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009766:	89a3      	ldrhlt	r3, [r4, #12]
 8009768:	181b      	addge	r3, r3, r0
 800976a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800976e:	bfac      	ite	ge
 8009770:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009772:	81a3      	strhlt	r3, [r4, #12]
 8009774:	bd10      	pop	{r4, pc}

08009776 <__swrite>:
 8009776:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800977a:	461f      	mov	r7, r3
 800977c:	898b      	ldrh	r3, [r1, #12]
 800977e:	05db      	lsls	r3, r3, #23
 8009780:	4605      	mov	r5, r0
 8009782:	460c      	mov	r4, r1
 8009784:	4616      	mov	r6, r2
 8009786:	d505      	bpl.n	8009794 <__swrite+0x1e>
 8009788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800978c:	2302      	movs	r3, #2
 800978e:	2200      	movs	r2, #0
 8009790:	f000 f852 	bl	8009838 <_lseek_r>
 8009794:	89a3      	ldrh	r3, [r4, #12]
 8009796:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800979a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800979e:	81a3      	strh	r3, [r4, #12]
 80097a0:	4632      	mov	r2, r6
 80097a2:	463b      	mov	r3, r7
 80097a4:	4628      	mov	r0, r5
 80097a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097aa:	f000 b869 	b.w	8009880 <_write_r>

080097ae <__sseek>:
 80097ae:	b510      	push	{r4, lr}
 80097b0:	460c      	mov	r4, r1
 80097b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097b6:	f000 f83f 	bl	8009838 <_lseek_r>
 80097ba:	1c43      	adds	r3, r0, #1
 80097bc:	89a3      	ldrh	r3, [r4, #12]
 80097be:	bf15      	itete	ne
 80097c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80097c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80097c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80097ca:	81a3      	strheq	r3, [r4, #12]
 80097cc:	bf18      	it	ne
 80097ce:	81a3      	strhne	r3, [r4, #12]
 80097d0:	bd10      	pop	{r4, pc}

080097d2 <__sclose>:
 80097d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097d6:	f000 b81f 	b.w	8009818 <_close_r>

080097da <memset>:
 80097da:	4402      	add	r2, r0
 80097dc:	4603      	mov	r3, r0
 80097de:	4293      	cmp	r3, r2
 80097e0:	d100      	bne.n	80097e4 <memset+0xa>
 80097e2:	4770      	bx	lr
 80097e4:	f803 1b01 	strb.w	r1, [r3], #1
 80097e8:	e7f9      	b.n	80097de <memset+0x4>

080097ea <strncmp>:
 80097ea:	b510      	push	{r4, lr}
 80097ec:	b16a      	cbz	r2, 800980a <strncmp+0x20>
 80097ee:	3901      	subs	r1, #1
 80097f0:	1884      	adds	r4, r0, r2
 80097f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097f6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80097fa:	429a      	cmp	r2, r3
 80097fc:	d103      	bne.n	8009806 <strncmp+0x1c>
 80097fe:	42a0      	cmp	r0, r4
 8009800:	d001      	beq.n	8009806 <strncmp+0x1c>
 8009802:	2a00      	cmp	r2, #0
 8009804:	d1f5      	bne.n	80097f2 <strncmp+0x8>
 8009806:	1ad0      	subs	r0, r2, r3
 8009808:	bd10      	pop	{r4, pc}
 800980a:	4610      	mov	r0, r2
 800980c:	e7fc      	b.n	8009808 <strncmp+0x1e>
	...

08009810 <_localeconv_r>:
 8009810:	4800      	ldr	r0, [pc, #0]	@ (8009814 <_localeconv_r+0x4>)
 8009812:	4770      	bx	lr
 8009814:	20000118 	.word	0x20000118

08009818 <_close_r>:
 8009818:	b538      	push	{r3, r4, r5, lr}
 800981a:	4d06      	ldr	r5, [pc, #24]	@ (8009834 <_close_r+0x1c>)
 800981c:	2300      	movs	r3, #0
 800981e:	4604      	mov	r4, r0
 8009820:	4608      	mov	r0, r1
 8009822:	602b      	str	r3, [r5, #0]
 8009824:	f7f8 fc68 	bl	80020f8 <_close>
 8009828:	1c43      	adds	r3, r0, #1
 800982a:	d102      	bne.n	8009832 <_close_r+0x1a>
 800982c:	682b      	ldr	r3, [r5, #0]
 800982e:	b103      	cbz	r3, 8009832 <_close_r+0x1a>
 8009830:	6023      	str	r3, [r4, #0]
 8009832:	bd38      	pop	{r3, r4, r5, pc}
 8009834:	200053d4 	.word	0x200053d4

08009838 <_lseek_r>:
 8009838:	b538      	push	{r3, r4, r5, lr}
 800983a:	4d07      	ldr	r5, [pc, #28]	@ (8009858 <_lseek_r+0x20>)
 800983c:	4604      	mov	r4, r0
 800983e:	4608      	mov	r0, r1
 8009840:	4611      	mov	r1, r2
 8009842:	2200      	movs	r2, #0
 8009844:	602a      	str	r2, [r5, #0]
 8009846:	461a      	mov	r2, r3
 8009848:	f7f8 fc7d 	bl	8002146 <_lseek>
 800984c:	1c43      	adds	r3, r0, #1
 800984e:	d102      	bne.n	8009856 <_lseek_r+0x1e>
 8009850:	682b      	ldr	r3, [r5, #0]
 8009852:	b103      	cbz	r3, 8009856 <_lseek_r+0x1e>
 8009854:	6023      	str	r3, [r4, #0]
 8009856:	bd38      	pop	{r3, r4, r5, pc}
 8009858:	200053d4 	.word	0x200053d4

0800985c <_read_r>:
 800985c:	b538      	push	{r3, r4, r5, lr}
 800985e:	4d07      	ldr	r5, [pc, #28]	@ (800987c <_read_r+0x20>)
 8009860:	4604      	mov	r4, r0
 8009862:	4608      	mov	r0, r1
 8009864:	4611      	mov	r1, r2
 8009866:	2200      	movs	r2, #0
 8009868:	602a      	str	r2, [r5, #0]
 800986a:	461a      	mov	r2, r3
 800986c:	f7f8 fc0b 	bl	8002086 <_read>
 8009870:	1c43      	adds	r3, r0, #1
 8009872:	d102      	bne.n	800987a <_read_r+0x1e>
 8009874:	682b      	ldr	r3, [r5, #0]
 8009876:	b103      	cbz	r3, 800987a <_read_r+0x1e>
 8009878:	6023      	str	r3, [r4, #0]
 800987a:	bd38      	pop	{r3, r4, r5, pc}
 800987c:	200053d4 	.word	0x200053d4

08009880 <_write_r>:
 8009880:	b538      	push	{r3, r4, r5, lr}
 8009882:	4d07      	ldr	r5, [pc, #28]	@ (80098a0 <_write_r+0x20>)
 8009884:	4604      	mov	r4, r0
 8009886:	4608      	mov	r0, r1
 8009888:	4611      	mov	r1, r2
 800988a:	2200      	movs	r2, #0
 800988c:	602a      	str	r2, [r5, #0]
 800988e:	461a      	mov	r2, r3
 8009890:	f7f8 fc16 	bl	80020c0 <_write>
 8009894:	1c43      	adds	r3, r0, #1
 8009896:	d102      	bne.n	800989e <_write_r+0x1e>
 8009898:	682b      	ldr	r3, [r5, #0]
 800989a:	b103      	cbz	r3, 800989e <_write_r+0x1e>
 800989c:	6023      	str	r3, [r4, #0]
 800989e:	bd38      	pop	{r3, r4, r5, pc}
 80098a0:	200053d4 	.word	0x200053d4

080098a4 <__errno>:
 80098a4:	4b01      	ldr	r3, [pc, #4]	@ (80098ac <__errno+0x8>)
 80098a6:	6818      	ldr	r0, [r3, #0]
 80098a8:	4770      	bx	lr
 80098aa:	bf00      	nop
 80098ac:	20000194 	.word	0x20000194

080098b0 <__libc_init_array>:
 80098b0:	b570      	push	{r4, r5, r6, lr}
 80098b2:	4d0d      	ldr	r5, [pc, #52]	@ (80098e8 <__libc_init_array+0x38>)
 80098b4:	4c0d      	ldr	r4, [pc, #52]	@ (80098ec <__libc_init_array+0x3c>)
 80098b6:	1b64      	subs	r4, r4, r5
 80098b8:	10a4      	asrs	r4, r4, #2
 80098ba:	2600      	movs	r6, #0
 80098bc:	42a6      	cmp	r6, r4
 80098be:	d109      	bne.n	80098d4 <__libc_init_array+0x24>
 80098c0:	4d0b      	ldr	r5, [pc, #44]	@ (80098f0 <__libc_init_array+0x40>)
 80098c2:	4c0c      	ldr	r4, [pc, #48]	@ (80098f4 <__libc_init_array+0x44>)
 80098c4:	f002 fcde 	bl	800c284 <_init>
 80098c8:	1b64      	subs	r4, r4, r5
 80098ca:	10a4      	asrs	r4, r4, #2
 80098cc:	2600      	movs	r6, #0
 80098ce:	42a6      	cmp	r6, r4
 80098d0:	d105      	bne.n	80098de <__libc_init_array+0x2e>
 80098d2:	bd70      	pop	{r4, r5, r6, pc}
 80098d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80098d8:	4798      	blx	r3
 80098da:	3601      	adds	r6, #1
 80098dc:	e7ee      	b.n	80098bc <__libc_init_array+0xc>
 80098de:	f855 3b04 	ldr.w	r3, [r5], #4
 80098e2:	4798      	blx	r3
 80098e4:	3601      	adds	r6, #1
 80098e6:	e7f2      	b.n	80098ce <__libc_init_array+0x1e>
 80098e8:	0800c730 	.word	0x0800c730
 80098ec:	0800c730 	.word	0x0800c730
 80098f0:	0800c730 	.word	0x0800c730
 80098f4:	0800c734 	.word	0x0800c734

080098f8 <__retarget_lock_init_recursive>:
 80098f8:	4770      	bx	lr

080098fa <__retarget_lock_acquire_recursive>:
 80098fa:	4770      	bx	lr

080098fc <__retarget_lock_release_recursive>:
 80098fc:	4770      	bx	lr

080098fe <memcpy>:
 80098fe:	440a      	add	r2, r1
 8009900:	4291      	cmp	r1, r2
 8009902:	f100 33ff 	add.w	r3, r0, #4294967295
 8009906:	d100      	bne.n	800990a <memcpy+0xc>
 8009908:	4770      	bx	lr
 800990a:	b510      	push	{r4, lr}
 800990c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009910:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009914:	4291      	cmp	r1, r2
 8009916:	d1f9      	bne.n	800990c <memcpy+0xe>
 8009918:	bd10      	pop	{r4, pc}
 800991a:	0000      	movs	r0, r0
 800991c:	0000      	movs	r0, r0
	...

08009920 <nan>:
 8009920:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009928 <nan+0x8>
 8009924:	4770      	bx	lr
 8009926:	bf00      	nop
 8009928:	00000000 	.word	0x00000000
 800992c:	7ff80000 	.word	0x7ff80000

08009930 <nanf>:
 8009930:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009938 <nanf+0x8>
 8009934:	4770      	bx	lr
 8009936:	bf00      	nop
 8009938:	7fc00000 	.word	0x7fc00000

0800993c <quorem>:
 800993c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009940:	6903      	ldr	r3, [r0, #16]
 8009942:	690c      	ldr	r4, [r1, #16]
 8009944:	42a3      	cmp	r3, r4
 8009946:	4607      	mov	r7, r0
 8009948:	db7e      	blt.n	8009a48 <quorem+0x10c>
 800994a:	3c01      	subs	r4, #1
 800994c:	f101 0814 	add.w	r8, r1, #20
 8009950:	00a3      	lsls	r3, r4, #2
 8009952:	f100 0514 	add.w	r5, r0, #20
 8009956:	9300      	str	r3, [sp, #0]
 8009958:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800995c:	9301      	str	r3, [sp, #4]
 800995e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009962:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009966:	3301      	adds	r3, #1
 8009968:	429a      	cmp	r2, r3
 800996a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800996e:	fbb2 f6f3 	udiv	r6, r2, r3
 8009972:	d32e      	bcc.n	80099d2 <quorem+0x96>
 8009974:	f04f 0a00 	mov.w	sl, #0
 8009978:	46c4      	mov	ip, r8
 800997a:	46ae      	mov	lr, r5
 800997c:	46d3      	mov	fp, sl
 800997e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009982:	b298      	uxth	r0, r3
 8009984:	fb06 a000 	mla	r0, r6, r0, sl
 8009988:	0c02      	lsrs	r2, r0, #16
 800998a:	0c1b      	lsrs	r3, r3, #16
 800998c:	fb06 2303 	mla	r3, r6, r3, r2
 8009990:	f8de 2000 	ldr.w	r2, [lr]
 8009994:	b280      	uxth	r0, r0
 8009996:	b292      	uxth	r2, r2
 8009998:	1a12      	subs	r2, r2, r0
 800999a:	445a      	add	r2, fp
 800999c:	f8de 0000 	ldr.w	r0, [lr]
 80099a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80099a4:	b29b      	uxth	r3, r3
 80099a6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80099aa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80099ae:	b292      	uxth	r2, r2
 80099b0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80099b4:	45e1      	cmp	r9, ip
 80099b6:	f84e 2b04 	str.w	r2, [lr], #4
 80099ba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80099be:	d2de      	bcs.n	800997e <quorem+0x42>
 80099c0:	9b00      	ldr	r3, [sp, #0]
 80099c2:	58eb      	ldr	r3, [r5, r3]
 80099c4:	b92b      	cbnz	r3, 80099d2 <quorem+0x96>
 80099c6:	9b01      	ldr	r3, [sp, #4]
 80099c8:	3b04      	subs	r3, #4
 80099ca:	429d      	cmp	r5, r3
 80099cc:	461a      	mov	r2, r3
 80099ce:	d32f      	bcc.n	8009a30 <quorem+0xf4>
 80099d0:	613c      	str	r4, [r7, #16]
 80099d2:	4638      	mov	r0, r7
 80099d4:	f001 fd10 	bl	800b3f8 <__mcmp>
 80099d8:	2800      	cmp	r0, #0
 80099da:	db25      	blt.n	8009a28 <quorem+0xec>
 80099dc:	4629      	mov	r1, r5
 80099de:	2000      	movs	r0, #0
 80099e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80099e4:	f8d1 c000 	ldr.w	ip, [r1]
 80099e8:	fa1f fe82 	uxth.w	lr, r2
 80099ec:	fa1f f38c 	uxth.w	r3, ip
 80099f0:	eba3 030e 	sub.w	r3, r3, lr
 80099f4:	4403      	add	r3, r0
 80099f6:	0c12      	lsrs	r2, r2, #16
 80099f8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80099fc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a06:	45c1      	cmp	r9, r8
 8009a08:	f841 3b04 	str.w	r3, [r1], #4
 8009a0c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009a10:	d2e6      	bcs.n	80099e0 <quorem+0xa4>
 8009a12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009a16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009a1a:	b922      	cbnz	r2, 8009a26 <quorem+0xea>
 8009a1c:	3b04      	subs	r3, #4
 8009a1e:	429d      	cmp	r5, r3
 8009a20:	461a      	mov	r2, r3
 8009a22:	d30b      	bcc.n	8009a3c <quorem+0x100>
 8009a24:	613c      	str	r4, [r7, #16]
 8009a26:	3601      	adds	r6, #1
 8009a28:	4630      	mov	r0, r6
 8009a2a:	b003      	add	sp, #12
 8009a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a30:	6812      	ldr	r2, [r2, #0]
 8009a32:	3b04      	subs	r3, #4
 8009a34:	2a00      	cmp	r2, #0
 8009a36:	d1cb      	bne.n	80099d0 <quorem+0x94>
 8009a38:	3c01      	subs	r4, #1
 8009a3a:	e7c6      	b.n	80099ca <quorem+0x8e>
 8009a3c:	6812      	ldr	r2, [r2, #0]
 8009a3e:	3b04      	subs	r3, #4
 8009a40:	2a00      	cmp	r2, #0
 8009a42:	d1ef      	bne.n	8009a24 <quorem+0xe8>
 8009a44:	3c01      	subs	r4, #1
 8009a46:	e7ea      	b.n	8009a1e <quorem+0xe2>
 8009a48:	2000      	movs	r0, #0
 8009a4a:	e7ee      	b.n	8009a2a <quorem+0xee>
 8009a4c:	0000      	movs	r0, r0
	...

08009a50 <_dtoa_r>:
 8009a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a54:	69c7      	ldr	r7, [r0, #28]
 8009a56:	b099      	sub	sp, #100	@ 0x64
 8009a58:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009a5c:	ec55 4b10 	vmov	r4, r5, d0
 8009a60:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009a62:	9109      	str	r1, [sp, #36]	@ 0x24
 8009a64:	4683      	mov	fp, r0
 8009a66:	920e      	str	r2, [sp, #56]	@ 0x38
 8009a68:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009a6a:	b97f      	cbnz	r7, 8009a8c <_dtoa_r+0x3c>
 8009a6c:	2010      	movs	r0, #16
 8009a6e:	f001 f937 	bl	800ace0 <malloc>
 8009a72:	4602      	mov	r2, r0
 8009a74:	f8cb 001c 	str.w	r0, [fp, #28]
 8009a78:	b920      	cbnz	r0, 8009a84 <_dtoa_r+0x34>
 8009a7a:	4ba7      	ldr	r3, [pc, #668]	@ (8009d18 <_dtoa_r+0x2c8>)
 8009a7c:	21ef      	movs	r1, #239	@ 0xef
 8009a7e:	48a7      	ldr	r0, [pc, #668]	@ (8009d1c <_dtoa_r+0x2cc>)
 8009a80:	f002 f8e2 	bl	800bc48 <__assert_func>
 8009a84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009a88:	6007      	str	r7, [r0, #0]
 8009a8a:	60c7      	str	r7, [r0, #12]
 8009a8c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009a90:	6819      	ldr	r1, [r3, #0]
 8009a92:	b159      	cbz	r1, 8009aac <_dtoa_r+0x5c>
 8009a94:	685a      	ldr	r2, [r3, #4]
 8009a96:	604a      	str	r2, [r1, #4]
 8009a98:	2301      	movs	r3, #1
 8009a9a:	4093      	lsls	r3, r2
 8009a9c:	608b      	str	r3, [r1, #8]
 8009a9e:	4658      	mov	r0, fp
 8009aa0:	f001 fa26 	bl	800aef0 <_Bfree>
 8009aa4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	601a      	str	r2, [r3, #0]
 8009aac:	1e2b      	subs	r3, r5, #0
 8009aae:	bfb9      	ittee	lt
 8009ab0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009ab4:	9303      	strlt	r3, [sp, #12]
 8009ab6:	2300      	movge	r3, #0
 8009ab8:	6033      	strge	r3, [r6, #0]
 8009aba:	9f03      	ldr	r7, [sp, #12]
 8009abc:	4b98      	ldr	r3, [pc, #608]	@ (8009d20 <_dtoa_r+0x2d0>)
 8009abe:	bfbc      	itt	lt
 8009ac0:	2201      	movlt	r2, #1
 8009ac2:	6032      	strlt	r2, [r6, #0]
 8009ac4:	43bb      	bics	r3, r7
 8009ac6:	d112      	bne.n	8009aee <_dtoa_r+0x9e>
 8009ac8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009aca:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009ace:	6013      	str	r3, [r2, #0]
 8009ad0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009ad4:	4323      	orrs	r3, r4
 8009ad6:	f000 854d 	beq.w	800a574 <_dtoa_r+0xb24>
 8009ada:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009adc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009d34 <_dtoa_r+0x2e4>
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	f000 854f 	beq.w	800a584 <_dtoa_r+0xb34>
 8009ae6:	f10a 0303 	add.w	r3, sl, #3
 8009aea:	f000 bd49 	b.w	800a580 <_dtoa_r+0xb30>
 8009aee:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009af2:	2200      	movs	r2, #0
 8009af4:	ec51 0b17 	vmov	r0, r1, d7
 8009af8:	2300      	movs	r3, #0
 8009afa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009afe:	f7f6 ffe3 	bl	8000ac8 <__aeabi_dcmpeq>
 8009b02:	4680      	mov	r8, r0
 8009b04:	b158      	cbz	r0, 8009b1e <_dtoa_r+0xce>
 8009b06:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009b08:	2301      	movs	r3, #1
 8009b0a:	6013      	str	r3, [r2, #0]
 8009b0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009b0e:	b113      	cbz	r3, 8009b16 <_dtoa_r+0xc6>
 8009b10:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009b12:	4b84      	ldr	r3, [pc, #528]	@ (8009d24 <_dtoa_r+0x2d4>)
 8009b14:	6013      	str	r3, [r2, #0]
 8009b16:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009d38 <_dtoa_r+0x2e8>
 8009b1a:	f000 bd33 	b.w	800a584 <_dtoa_r+0xb34>
 8009b1e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009b22:	aa16      	add	r2, sp, #88	@ 0x58
 8009b24:	a917      	add	r1, sp, #92	@ 0x5c
 8009b26:	4658      	mov	r0, fp
 8009b28:	f001 fd86 	bl	800b638 <__d2b>
 8009b2c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009b30:	4681      	mov	r9, r0
 8009b32:	2e00      	cmp	r6, #0
 8009b34:	d077      	beq.n	8009c26 <_dtoa_r+0x1d6>
 8009b36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b38:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009b3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009b44:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009b48:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009b4c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009b50:	4619      	mov	r1, r3
 8009b52:	2200      	movs	r2, #0
 8009b54:	4b74      	ldr	r3, [pc, #464]	@ (8009d28 <_dtoa_r+0x2d8>)
 8009b56:	f7f6 fb97 	bl	8000288 <__aeabi_dsub>
 8009b5a:	a369      	add	r3, pc, #420	@ (adr r3, 8009d00 <_dtoa_r+0x2b0>)
 8009b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b60:	f7f6 fd4a 	bl	80005f8 <__aeabi_dmul>
 8009b64:	a368      	add	r3, pc, #416	@ (adr r3, 8009d08 <_dtoa_r+0x2b8>)
 8009b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6a:	f7f6 fb8f 	bl	800028c <__adddf3>
 8009b6e:	4604      	mov	r4, r0
 8009b70:	4630      	mov	r0, r6
 8009b72:	460d      	mov	r5, r1
 8009b74:	f7f6 fcd6 	bl	8000524 <__aeabi_i2d>
 8009b78:	a365      	add	r3, pc, #404	@ (adr r3, 8009d10 <_dtoa_r+0x2c0>)
 8009b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b7e:	f7f6 fd3b 	bl	80005f8 <__aeabi_dmul>
 8009b82:	4602      	mov	r2, r0
 8009b84:	460b      	mov	r3, r1
 8009b86:	4620      	mov	r0, r4
 8009b88:	4629      	mov	r1, r5
 8009b8a:	f7f6 fb7f 	bl	800028c <__adddf3>
 8009b8e:	4604      	mov	r4, r0
 8009b90:	460d      	mov	r5, r1
 8009b92:	f7f6 ffe1 	bl	8000b58 <__aeabi_d2iz>
 8009b96:	2200      	movs	r2, #0
 8009b98:	4607      	mov	r7, r0
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	4620      	mov	r0, r4
 8009b9e:	4629      	mov	r1, r5
 8009ba0:	f7f6 ff9c 	bl	8000adc <__aeabi_dcmplt>
 8009ba4:	b140      	cbz	r0, 8009bb8 <_dtoa_r+0x168>
 8009ba6:	4638      	mov	r0, r7
 8009ba8:	f7f6 fcbc 	bl	8000524 <__aeabi_i2d>
 8009bac:	4622      	mov	r2, r4
 8009bae:	462b      	mov	r3, r5
 8009bb0:	f7f6 ff8a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009bb4:	b900      	cbnz	r0, 8009bb8 <_dtoa_r+0x168>
 8009bb6:	3f01      	subs	r7, #1
 8009bb8:	2f16      	cmp	r7, #22
 8009bba:	d851      	bhi.n	8009c60 <_dtoa_r+0x210>
 8009bbc:	4b5b      	ldr	r3, [pc, #364]	@ (8009d2c <_dtoa_r+0x2dc>)
 8009bbe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009bca:	f7f6 ff87 	bl	8000adc <__aeabi_dcmplt>
 8009bce:	2800      	cmp	r0, #0
 8009bd0:	d048      	beq.n	8009c64 <_dtoa_r+0x214>
 8009bd2:	3f01      	subs	r7, #1
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	9312      	str	r3, [sp, #72]	@ 0x48
 8009bd8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009bda:	1b9b      	subs	r3, r3, r6
 8009bdc:	1e5a      	subs	r2, r3, #1
 8009bde:	bf44      	itt	mi
 8009be0:	f1c3 0801 	rsbmi	r8, r3, #1
 8009be4:	2300      	movmi	r3, #0
 8009be6:	9208      	str	r2, [sp, #32]
 8009be8:	bf54      	ite	pl
 8009bea:	f04f 0800 	movpl.w	r8, #0
 8009bee:	9308      	strmi	r3, [sp, #32]
 8009bf0:	2f00      	cmp	r7, #0
 8009bf2:	db39      	blt.n	8009c68 <_dtoa_r+0x218>
 8009bf4:	9b08      	ldr	r3, [sp, #32]
 8009bf6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009bf8:	443b      	add	r3, r7
 8009bfa:	9308      	str	r3, [sp, #32]
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c02:	2b09      	cmp	r3, #9
 8009c04:	d864      	bhi.n	8009cd0 <_dtoa_r+0x280>
 8009c06:	2b05      	cmp	r3, #5
 8009c08:	bfc4      	itt	gt
 8009c0a:	3b04      	subgt	r3, #4
 8009c0c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009c0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c10:	f1a3 0302 	sub.w	r3, r3, #2
 8009c14:	bfcc      	ite	gt
 8009c16:	2400      	movgt	r4, #0
 8009c18:	2401      	movle	r4, #1
 8009c1a:	2b03      	cmp	r3, #3
 8009c1c:	d863      	bhi.n	8009ce6 <_dtoa_r+0x296>
 8009c1e:	e8df f003 	tbb	[pc, r3]
 8009c22:	372a      	.short	0x372a
 8009c24:	5535      	.short	0x5535
 8009c26:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009c2a:	441e      	add	r6, r3
 8009c2c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009c30:	2b20      	cmp	r3, #32
 8009c32:	bfc1      	itttt	gt
 8009c34:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009c38:	409f      	lslgt	r7, r3
 8009c3a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009c3e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009c42:	bfd6      	itet	le
 8009c44:	f1c3 0320 	rsble	r3, r3, #32
 8009c48:	ea47 0003 	orrgt.w	r0, r7, r3
 8009c4c:	fa04 f003 	lslle.w	r0, r4, r3
 8009c50:	f7f6 fc58 	bl	8000504 <__aeabi_ui2d>
 8009c54:	2201      	movs	r2, #1
 8009c56:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009c5a:	3e01      	subs	r6, #1
 8009c5c:	9214      	str	r2, [sp, #80]	@ 0x50
 8009c5e:	e777      	b.n	8009b50 <_dtoa_r+0x100>
 8009c60:	2301      	movs	r3, #1
 8009c62:	e7b8      	b.n	8009bd6 <_dtoa_r+0x186>
 8009c64:	9012      	str	r0, [sp, #72]	@ 0x48
 8009c66:	e7b7      	b.n	8009bd8 <_dtoa_r+0x188>
 8009c68:	427b      	negs	r3, r7
 8009c6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	eba8 0807 	sub.w	r8, r8, r7
 8009c72:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009c74:	e7c4      	b.n	8009c00 <_dtoa_r+0x1b0>
 8009c76:	2300      	movs	r3, #0
 8009c78:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	dc35      	bgt.n	8009cec <_dtoa_r+0x29c>
 8009c80:	2301      	movs	r3, #1
 8009c82:	9300      	str	r3, [sp, #0]
 8009c84:	9307      	str	r3, [sp, #28]
 8009c86:	461a      	mov	r2, r3
 8009c88:	920e      	str	r2, [sp, #56]	@ 0x38
 8009c8a:	e00b      	b.n	8009ca4 <_dtoa_r+0x254>
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	e7f3      	b.n	8009c78 <_dtoa_r+0x228>
 8009c90:	2300      	movs	r3, #0
 8009c92:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c96:	18fb      	adds	r3, r7, r3
 8009c98:	9300      	str	r3, [sp, #0]
 8009c9a:	3301      	adds	r3, #1
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	9307      	str	r3, [sp, #28]
 8009ca0:	bfb8      	it	lt
 8009ca2:	2301      	movlt	r3, #1
 8009ca4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009ca8:	2100      	movs	r1, #0
 8009caa:	2204      	movs	r2, #4
 8009cac:	f102 0514 	add.w	r5, r2, #20
 8009cb0:	429d      	cmp	r5, r3
 8009cb2:	d91f      	bls.n	8009cf4 <_dtoa_r+0x2a4>
 8009cb4:	6041      	str	r1, [r0, #4]
 8009cb6:	4658      	mov	r0, fp
 8009cb8:	f001 f8da 	bl	800ae70 <_Balloc>
 8009cbc:	4682      	mov	sl, r0
 8009cbe:	2800      	cmp	r0, #0
 8009cc0:	d13c      	bne.n	8009d3c <_dtoa_r+0x2ec>
 8009cc2:	4b1b      	ldr	r3, [pc, #108]	@ (8009d30 <_dtoa_r+0x2e0>)
 8009cc4:	4602      	mov	r2, r0
 8009cc6:	f240 11af 	movw	r1, #431	@ 0x1af
 8009cca:	e6d8      	b.n	8009a7e <_dtoa_r+0x2e>
 8009ccc:	2301      	movs	r3, #1
 8009cce:	e7e0      	b.n	8009c92 <_dtoa_r+0x242>
 8009cd0:	2401      	movs	r4, #1
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cd6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8009cdc:	9300      	str	r3, [sp, #0]
 8009cde:	9307      	str	r3, [sp, #28]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	2312      	movs	r3, #18
 8009ce4:	e7d0      	b.n	8009c88 <_dtoa_r+0x238>
 8009ce6:	2301      	movs	r3, #1
 8009ce8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009cea:	e7f5      	b.n	8009cd8 <_dtoa_r+0x288>
 8009cec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009cee:	9300      	str	r3, [sp, #0]
 8009cf0:	9307      	str	r3, [sp, #28]
 8009cf2:	e7d7      	b.n	8009ca4 <_dtoa_r+0x254>
 8009cf4:	3101      	adds	r1, #1
 8009cf6:	0052      	lsls	r2, r2, #1
 8009cf8:	e7d8      	b.n	8009cac <_dtoa_r+0x25c>
 8009cfa:	bf00      	nop
 8009cfc:	f3af 8000 	nop.w
 8009d00:	636f4361 	.word	0x636f4361
 8009d04:	3fd287a7 	.word	0x3fd287a7
 8009d08:	8b60c8b3 	.word	0x8b60c8b3
 8009d0c:	3fc68a28 	.word	0x3fc68a28
 8009d10:	509f79fb 	.word	0x509f79fb
 8009d14:	3fd34413 	.word	0x3fd34413
 8009d18:	0800c4a2 	.word	0x0800c4a2
 8009d1c:	0800c4b9 	.word	0x0800c4b9
 8009d20:	7ff00000 	.word	0x7ff00000
 8009d24:	0800c46a 	.word	0x0800c46a
 8009d28:	3ff80000 	.word	0x3ff80000
 8009d2c:	0800c610 	.word	0x0800c610
 8009d30:	0800c511 	.word	0x0800c511
 8009d34:	0800c49e 	.word	0x0800c49e
 8009d38:	0800c469 	.word	0x0800c469
 8009d3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009d40:	6018      	str	r0, [r3, #0]
 8009d42:	9b07      	ldr	r3, [sp, #28]
 8009d44:	2b0e      	cmp	r3, #14
 8009d46:	f200 80a4 	bhi.w	8009e92 <_dtoa_r+0x442>
 8009d4a:	2c00      	cmp	r4, #0
 8009d4c:	f000 80a1 	beq.w	8009e92 <_dtoa_r+0x442>
 8009d50:	2f00      	cmp	r7, #0
 8009d52:	dd33      	ble.n	8009dbc <_dtoa_r+0x36c>
 8009d54:	4bad      	ldr	r3, [pc, #692]	@ (800a00c <_dtoa_r+0x5bc>)
 8009d56:	f007 020f 	and.w	r2, r7, #15
 8009d5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d5e:	ed93 7b00 	vldr	d7, [r3]
 8009d62:	05f8      	lsls	r0, r7, #23
 8009d64:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009d68:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009d6c:	d516      	bpl.n	8009d9c <_dtoa_r+0x34c>
 8009d6e:	4ba8      	ldr	r3, [pc, #672]	@ (800a010 <_dtoa_r+0x5c0>)
 8009d70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009d78:	f7f6 fd68 	bl	800084c <__aeabi_ddiv>
 8009d7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d80:	f004 040f 	and.w	r4, r4, #15
 8009d84:	2603      	movs	r6, #3
 8009d86:	4da2      	ldr	r5, [pc, #648]	@ (800a010 <_dtoa_r+0x5c0>)
 8009d88:	b954      	cbnz	r4, 8009da0 <_dtoa_r+0x350>
 8009d8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d92:	f7f6 fd5b 	bl	800084c <__aeabi_ddiv>
 8009d96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d9a:	e028      	b.n	8009dee <_dtoa_r+0x39e>
 8009d9c:	2602      	movs	r6, #2
 8009d9e:	e7f2      	b.n	8009d86 <_dtoa_r+0x336>
 8009da0:	07e1      	lsls	r1, r4, #31
 8009da2:	d508      	bpl.n	8009db6 <_dtoa_r+0x366>
 8009da4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009da8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009dac:	f7f6 fc24 	bl	80005f8 <__aeabi_dmul>
 8009db0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009db4:	3601      	adds	r6, #1
 8009db6:	1064      	asrs	r4, r4, #1
 8009db8:	3508      	adds	r5, #8
 8009dba:	e7e5      	b.n	8009d88 <_dtoa_r+0x338>
 8009dbc:	f000 80d2 	beq.w	8009f64 <_dtoa_r+0x514>
 8009dc0:	427c      	negs	r4, r7
 8009dc2:	4b92      	ldr	r3, [pc, #584]	@ (800a00c <_dtoa_r+0x5bc>)
 8009dc4:	4d92      	ldr	r5, [pc, #584]	@ (800a010 <_dtoa_r+0x5c0>)
 8009dc6:	f004 020f 	and.w	r2, r4, #15
 8009dca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009dd6:	f7f6 fc0f 	bl	80005f8 <__aeabi_dmul>
 8009dda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009dde:	1124      	asrs	r4, r4, #4
 8009de0:	2300      	movs	r3, #0
 8009de2:	2602      	movs	r6, #2
 8009de4:	2c00      	cmp	r4, #0
 8009de6:	f040 80b2 	bne.w	8009f4e <_dtoa_r+0x4fe>
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d1d3      	bne.n	8009d96 <_dtoa_r+0x346>
 8009dee:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009df0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	f000 80b7 	beq.w	8009f68 <_dtoa_r+0x518>
 8009dfa:	4b86      	ldr	r3, [pc, #536]	@ (800a014 <_dtoa_r+0x5c4>)
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	4620      	mov	r0, r4
 8009e00:	4629      	mov	r1, r5
 8009e02:	f7f6 fe6b 	bl	8000adc <__aeabi_dcmplt>
 8009e06:	2800      	cmp	r0, #0
 8009e08:	f000 80ae 	beq.w	8009f68 <_dtoa_r+0x518>
 8009e0c:	9b07      	ldr	r3, [sp, #28]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	f000 80aa 	beq.w	8009f68 <_dtoa_r+0x518>
 8009e14:	9b00      	ldr	r3, [sp, #0]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	dd37      	ble.n	8009e8a <_dtoa_r+0x43a>
 8009e1a:	1e7b      	subs	r3, r7, #1
 8009e1c:	9304      	str	r3, [sp, #16]
 8009e1e:	4620      	mov	r0, r4
 8009e20:	4b7d      	ldr	r3, [pc, #500]	@ (800a018 <_dtoa_r+0x5c8>)
 8009e22:	2200      	movs	r2, #0
 8009e24:	4629      	mov	r1, r5
 8009e26:	f7f6 fbe7 	bl	80005f8 <__aeabi_dmul>
 8009e2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e2e:	9c00      	ldr	r4, [sp, #0]
 8009e30:	3601      	adds	r6, #1
 8009e32:	4630      	mov	r0, r6
 8009e34:	f7f6 fb76 	bl	8000524 <__aeabi_i2d>
 8009e38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e3c:	f7f6 fbdc 	bl	80005f8 <__aeabi_dmul>
 8009e40:	4b76      	ldr	r3, [pc, #472]	@ (800a01c <_dtoa_r+0x5cc>)
 8009e42:	2200      	movs	r2, #0
 8009e44:	f7f6 fa22 	bl	800028c <__adddf3>
 8009e48:	4605      	mov	r5, r0
 8009e4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009e4e:	2c00      	cmp	r4, #0
 8009e50:	f040 808d 	bne.w	8009f6e <_dtoa_r+0x51e>
 8009e54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e58:	4b71      	ldr	r3, [pc, #452]	@ (800a020 <_dtoa_r+0x5d0>)
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	f7f6 fa14 	bl	8000288 <__aeabi_dsub>
 8009e60:	4602      	mov	r2, r0
 8009e62:	460b      	mov	r3, r1
 8009e64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009e68:	462a      	mov	r2, r5
 8009e6a:	4633      	mov	r3, r6
 8009e6c:	f7f6 fe54 	bl	8000b18 <__aeabi_dcmpgt>
 8009e70:	2800      	cmp	r0, #0
 8009e72:	f040 828b 	bne.w	800a38c <_dtoa_r+0x93c>
 8009e76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e7a:	462a      	mov	r2, r5
 8009e7c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009e80:	f7f6 fe2c 	bl	8000adc <__aeabi_dcmplt>
 8009e84:	2800      	cmp	r0, #0
 8009e86:	f040 8128 	bne.w	800a0da <_dtoa_r+0x68a>
 8009e8a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009e8e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009e92:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	f2c0 815a 	blt.w	800a14e <_dtoa_r+0x6fe>
 8009e9a:	2f0e      	cmp	r7, #14
 8009e9c:	f300 8157 	bgt.w	800a14e <_dtoa_r+0x6fe>
 8009ea0:	4b5a      	ldr	r3, [pc, #360]	@ (800a00c <_dtoa_r+0x5bc>)
 8009ea2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009ea6:	ed93 7b00 	vldr	d7, [r3]
 8009eaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	ed8d 7b00 	vstr	d7, [sp]
 8009eb2:	da03      	bge.n	8009ebc <_dtoa_r+0x46c>
 8009eb4:	9b07      	ldr	r3, [sp, #28]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	f340 8101 	ble.w	800a0be <_dtoa_r+0x66e>
 8009ebc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009ec0:	4656      	mov	r6, sl
 8009ec2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ec6:	4620      	mov	r0, r4
 8009ec8:	4629      	mov	r1, r5
 8009eca:	f7f6 fcbf 	bl	800084c <__aeabi_ddiv>
 8009ece:	f7f6 fe43 	bl	8000b58 <__aeabi_d2iz>
 8009ed2:	4680      	mov	r8, r0
 8009ed4:	f7f6 fb26 	bl	8000524 <__aeabi_i2d>
 8009ed8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009edc:	f7f6 fb8c 	bl	80005f8 <__aeabi_dmul>
 8009ee0:	4602      	mov	r2, r0
 8009ee2:	460b      	mov	r3, r1
 8009ee4:	4620      	mov	r0, r4
 8009ee6:	4629      	mov	r1, r5
 8009ee8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009eec:	f7f6 f9cc 	bl	8000288 <__aeabi_dsub>
 8009ef0:	f806 4b01 	strb.w	r4, [r6], #1
 8009ef4:	9d07      	ldr	r5, [sp, #28]
 8009ef6:	eba6 040a 	sub.w	r4, r6, sl
 8009efa:	42a5      	cmp	r5, r4
 8009efc:	4602      	mov	r2, r0
 8009efe:	460b      	mov	r3, r1
 8009f00:	f040 8117 	bne.w	800a132 <_dtoa_r+0x6e2>
 8009f04:	f7f6 f9c2 	bl	800028c <__adddf3>
 8009f08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f0c:	4604      	mov	r4, r0
 8009f0e:	460d      	mov	r5, r1
 8009f10:	f7f6 fe02 	bl	8000b18 <__aeabi_dcmpgt>
 8009f14:	2800      	cmp	r0, #0
 8009f16:	f040 80f9 	bne.w	800a10c <_dtoa_r+0x6bc>
 8009f1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f1e:	4620      	mov	r0, r4
 8009f20:	4629      	mov	r1, r5
 8009f22:	f7f6 fdd1 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f26:	b118      	cbz	r0, 8009f30 <_dtoa_r+0x4e0>
 8009f28:	f018 0f01 	tst.w	r8, #1
 8009f2c:	f040 80ee 	bne.w	800a10c <_dtoa_r+0x6bc>
 8009f30:	4649      	mov	r1, r9
 8009f32:	4658      	mov	r0, fp
 8009f34:	f000 ffdc 	bl	800aef0 <_Bfree>
 8009f38:	2300      	movs	r3, #0
 8009f3a:	7033      	strb	r3, [r6, #0]
 8009f3c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f3e:	3701      	adds	r7, #1
 8009f40:	601f      	str	r7, [r3, #0]
 8009f42:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	f000 831d 	beq.w	800a584 <_dtoa_r+0xb34>
 8009f4a:	601e      	str	r6, [r3, #0]
 8009f4c:	e31a      	b.n	800a584 <_dtoa_r+0xb34>
 8009f4e:	07e2      	lsls	r2, r4, #31
 8009f50:	d505      	bpl.n	8009f5e <_dtoa_r+0x50e>
 8009f52:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009f56:	f7f6 fb4f 	bl	80005f8 <__aeabi_dmul>
 8009f5a:	3601      	adds	r6, #1
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	1064      	asrs	r4, r4, #1
 8009f60:	3508      	adds	r5, #8
 8009f62:	e73f      	b.n	8009de4 <_dtoa_r+0x394>
 8009f64:	2602      	movs	r6, #2
 8009f66:	e742      	b.n	8009dee <_dtoa_r+0x39e>
 8009f68:	9c07      	ldr	r4, [sp, #28]
 8009f6a:	9704      	str	r7, [sp, #16]
 8009f6c:	e761      	b.n	8009e32 <_dtoa_r+0x3e2>
 8009f6e:	4b27      	ldr	r3, [pc, #156]	@ (800a00c <_dtoa_r+0x5bc>)
 8009f70:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009f72:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009f76:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009f7a:	4454      	add	r4, sl
 8009f7c:	2900      	cmp	r1, #0
 8009f7e:	d053      	beq.n	800a028 <_dtoa_r+0x5d8>
 8009f80:	4928      	ldr	r1, [pc, #160]	@ (800a024 <_dtoa_r+0x5d4>)
 8009f82:	2000      	movs	r0, #0
 8009f84:	f7f6 fc62 	bl	800084c <__aeabi_ddiv>
 8009f88:	4633      	mov	r3, r6
 8009f8a:	462a      	mov	r2, r5
 8009f8c:	f7f6 f97c 	bl	8000288 <__aeabi_dsub>
 8009f90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009f94:	4656      	mov	r6, sl
 8009f96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f9a:	f7f6 fddd 	bl	8000b58 <__aeabi_d2iz>
 8009f9e:	4605      	mov	r5, r0
 8009fa0:	f7f6 fac0 	bl	8000524 <__aeabi_i2d>
 8009fa4:	4602      	mov	r2, r0
 8009fa6:	460b      	mov	r3, r1
 8009fa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009fac:	f7f6 f96c 	bl	8000288 <__aeabi_dsub>
 8009fb0:	3530      	adds	r5, #48	@ 0x30
 8009fb2:	4602      	mov	r2, r0
 8009fb4:	460b      	mov	r3, r1
 8009fb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009fba:	f806 5b01 	strb.w	r5, [r6], #1
 8009fbe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009fc2:	f7f6 fd8b 	bl	8000adc <__aeabi_dcmplt>
 8009fc6:	2800      	cmp	r0, #0
 8009fc8:	d171      	bne.n	800a0ae <_dtoa_r+0x65e>
 8009fca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009fce:	4911      	ldr	r1, [pc, #68]	@ (800a014 <_dtoa_r+0x5c4>)
 8009fd0:	2000      	movs	r0, #0
 8009fd2:	f7f6 f959 	bl	8000288 <__aeabi_dsub>
 8009fd6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009fda:	f7f6 fd7f 	bl	8000adc <__aeabi_dcmplt>
 8009fde:	2800      	cmp	r0, #0
 8009fe0:	f040 8095 	bne.w	800a10e <_dtoa_r+0x6be>
 8009fe4:	42a6      	cmp	r6, r4
 8009fe6:	f43f af50 	beq.w	8009e8a <_dtoa_r+0x43a>
 8009fea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009fee:	4b0a      	ldr	r3, [pc, #40]	@ (800a018 <_dtoa_r+0x5c8>)
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	f7f6 fb01 	bl	80005f8 <__aeabi_dmul>
 8009ff6:	4b08      	ldr	r3, [pc, #32]	@ (800a018 <_dtoa_r+0x5c8>)
 8009ff8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a002:	f7f6 faf9 	bl	80005f8 <__aeabi_dmul>
 800a006:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a00a:	e7c4      	b.n	8009f96 <_dtoa_r+0x546>
 800a00c:	0800c610 	.word	0x0800c610
 800a010:	0800c5e8 	.word	0x0800c5e8
 800a014:	3ff00000 	.word	0x3ff00000
 800a018:	40240000 	.word	0x40240000
 800a01c:	401c0000 	.word	0x401c0000
 800a020:	40140000 	.word	0x40140000
 800a024:	3fe00000 	.word	0x3fe00000
 800a028:	4631      	mov	r1, r6
 800a02a:	4628      	mov	r0, r5
 800a02c:	f7f6 fae4 	bl	80005f8 <__aeabi_dmul>
 800a030:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a034:	9415      	str	r4, [sp, #84]	@ 0x54
 800a036:	4656      	mov	r6, sl
 800a038:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a03c:	f7f6 fd8c 	bl	8000b58 <__aeabi_d2iz>
 800a040:	4605      	mov	r5, r0
 800a042:	f7f6 fa6f 	bl	8000524 <__aeabi_i2d>
 800a046:	4602      	mov	r2, r0
 800a048:	460b      	mov	r3, r1
 800a04a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a04e:	f7f6 f91b 	bl	8000288 <__aeabi_dsub>
 800a052:	3530      	adds	r5, #48	@ 0x30
 800a054:	f806 5b01 	strb.w	r5, [r6], #1
 800a058:	4602      	mov	r2, r0
 800a05a:	460b      	mov	r3, r1
 800a05c:	42a6      	cmp	r6, r4
 800a05e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a062:	f04f 0200 	mov.w	r2, #0
 800a066:	d124      	bne.n	800a0b2 <_dtoa_r+0x662>
 800a068:	4bac      	ldr	r3, [pc, #688]	@ (800a31c <_dtoa_r+0x8cc>)
 800a06a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a06e:	f7f6 f90d 	bl	800028c <__adddf3>
 800a072:	4602      	mov	r2, r0
 800a074:	460b      	mov	r3, r1
 800a076:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a07a:	f7f6 fd4d 	bl	8000b18 <__aeabi_dcmpgt>
 800a07e:	2800      	cmp	r0, #0
 800a080:	d145      	bne.n	800a10e <_dtoa_r+0x6be>
 800a082:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a086:	49a5      	ldr	r1, [pc, #660]	@ (800a31c <_dtoa_r+0x8cc>)
 800a088:	2000      	movs	r0, #0
 800a08a:	f7f6 f8fd 	bl	8000288 <__aeabi_dsub>
 800a08e:	4602      	mov	r2, r0
 800a090:	460b      	mov	r3, r1
 800a092:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a096:	f7f6 fd21 	bl	8000adc <__aeabi_dcmplt>
 800a09a:	2800      	cmp	r0, #0
 800a09c:	f43f aef5 	beq.w	8009e8a <_dtoa_r+0x43a>
 800a0a0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a0a2:	1e73      	subs	r3, r6, #1
 800a0a4:	9315      	str	r3, [sp, #84]	@ 0x54
 800a0a6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a0aa:	2b30      	cmp	r3, #48	@ 0x30
 800a0ac:	d0f8      	beq.n	800a0a0 <_dtoa_r+0x650>
 800a0ae:	9f04      	ldr	r7, [sp, #16]
 800a0b0:	e73e      	b.n	8009f30 <_dtoa_r+0x4e0>
 800a0b2:	4b9b      	ldr	r3, [pc, #620]	@ (800a320 <_dtoa_r+0x8d0>)
 800a0b4:	f7f6 faa0 	bl	80005f8 <__aeabi_dmul>
 800a0b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0bc:	e7bc      	b.n	800a038 <_dtoa_r+0x5e8>
 800a0be:	d10c      	bne.n	800a0da <_dtoa_r+0x68a>
 800a0c0:	4b98      	ldr	r3, [pc, #608]	@ (800a324 <_dtoa_r+0x8d4>)
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a0c8:	f7f6 fa96 	bl	80005f8 <__aeabi_dmul>
 800a0cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0d0:	f7f6 fd18 	bl	8000b04 <__aeabi_dcmpge>
 800a0d4:	2800      	cmp	r0, #0
 800a0d6:	f000 8157 	beq.w	800a388 <_dtoa_r+0x938>
 800a0da:	2400      	movs	r4, #0
 800a0dc:	4625      	mov	r5, r4
 800a0de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0e0:	43db      	mvns	r3, r3
 800a0e2:	9304      	str	r3, [sp, #16]
 800a0e4:	4656      	mov	r6, sl
 800a0e6:	2700      	movs	r7, #0
 800a0e8:	4621      	mov	r1, r4
 800a0ea:	4658      	mov	r0, fp
 800a0ec:	f000 ff00 	bl	800aef0 <_Bfree>
 800a0f0:	2d00      	cmp	r5, #0
 800a0f2:	d0dc      	beq.n	800a0ae <_dtoa_r+0x65e>
 800a0f4:	b12f      	cbz	r7, 800a102 <_dtoa_r+0x6b2>
 800a0f6:	42af      	cmp	r7, r5
 800a0f8:	d003      	beq.n	800a102 <_dtoa_r+0x6b2>
 800a0fa:	4639      	mov	r1, r7
 800a0fc:	4658      	mov	r0, fp
 800a0fe:	f000 fef7 	bl	800aef0 <_Bfree>
 800a102:	4629      	mov	r1, r5
 800a104:	4658      	mov	r0, fp
 800a106:	f000 fef3 	bl	800aef0 <_Bfree>
 800a10a:	e7d0      	b.n	800a0ae <_dtoa_r+0x65e>
 800a10c:	9704      	str	r7, [sp, #16]
 800a10e:	4633      	mov	r3, r6
 800a110:	461e      	mov	r6, r3
 800a112:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a116:	2a39      	cmp	r2, #57	@ 0x39
 800a118:	d107      	bne.n	800a12a <_dtoa_r+0x6da>
 800a11a:	459a      	cmp	sl, r3
 800a11c:	d1f8      	bne.n	800a110 <_dtoa_r+0x6c0>
 800a11e:	9a04      	ldr	r2, [sp, #16]
 800a120:	3201      	adds	r2, #1
 800a122:	9204      	str	r2, [sp, #16]
 800a124:	2230      	movs	r2, #48	@ 0x30
 800a126:	f88a 2000 	strb.w	r2, [sl]
 800a12a:	781a      	ldrb	r2, [r3, #0]
 800a12c:	3201      	adds	r2, #1
 800a12e:	701a      	strb	r2, [r3, #0]
 800a130:	e7bd      	b.n	800a0ae <_dtoa_r+0x65e>
 800a132:	4b7b      	ldr	r3, [pc, #492]	@ (800a320 <_dtoa_r+0x8d0>)
 800a134:	2200      	movs	r2, #0
 800a136:	f7f6 fa5f 	bl	80005f8 <__aeabi_dmul>
 800a13a:	2200      	movs	r2, #0
 800a13c:	2300      	movs	r3, #0
 800a13e:	4604      	mov	r4, r0
 800a140:	460d      	mov	r5, r1
 800a142:	f7f6 fcc1 	bl	8000ac8 <__aeabi_dcmpeq>
 800a146:	2800      	cmp	r0, #0
 800a148:	f43f aebb 	beq.w	8009ec2 <_dtoa_r+0x472>
 800a14c:	e6f0      	b.n	8009f30 <_dtoa_r+0x4e0>
 800a14e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a150:	2a00      	cmp	r2, #0
 800a152:	f000 80db 	beq.w	800a30c <_dtoa_r+0x8bc>
 800a156:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a158:	2a01      	cmp	r2, #1
 800a15a:	f300 80bf 	bgt.w	800a2dc <_dtoa_r+0x88c>
 800a15e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a160:	2a00      	cmp	r2, #0
 800a162:	f000 80b7 	beq.w	800a2d4 <_dtoa_r+0x884>
 800a166:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a16a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a16c:	4646      	mov	r6, r8
 800a16e:	9a08      	ldr	r2, [sp, #32]
 800a170:	2101      	movs	r1, #1
 800a172:	441a      	add	r2, r3
 800a174:	4658      	mov	r0, fp
 800a176:	4498      	add	r8, r3
 800a178:	9208      	str	r2, [sp, #32]
 800a17a:	f000 ffb7 	bl	800b0ec <__i2b>
 800a17e:	4605      	mov	r5, r0
 800a180:	b15e      	cbz	r6, 800a19a <_dtoa_r+0x74a>
 800a182:	9b08      	ldr	r3, [sp, #32]
 800a184:	2b00      	cmp	r3, #0
 800a186:	dd08      	ble.n	800a19a <_dtoa_r+0x74a>
 800a188:	42b3      	cmp	r3, r6
 800a18a:	9a08      	ldr	r2, [sp, #32]
 800a18c:	bfa8      	it	ge
 800a18e:	4633      	movge	r3, r6
 800a190:	eba8 0803 	sub.w	r8, r8, r3
 800a194:	1af6      	subs	r6, r6, r3
 800a196:	1ad3      	subs	r3, r2, r3
 800a198:	9308      	str	r3, [sp, #32]
 800a19a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a19c:	b1f3      	cbz	r3, 800a1dc <_dtoa_r+0x78c>
 800a19e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	f000 80b7 	beq.w	800a314 <_dtoa_r+0x8c4>
 800a1a6:	b18c      	cbz	r4, 800a1cc <_dtoa_r+0x77c>
 800a1a8:	4629      	mov	r1, r5
 800a1aa:	4622      	mov	r2, r4
 800a1ac:	4658      	mov	r0, fp
 800a1ae:	f001 f85d 	bl	800b26c <__pow5mult>
 800a1b2:	464a      	mov	r2, r9
 800a1b4:	4601      	mov	r1, r0
 800a1b6:	4605      	mov	r5, r0
 800a1b8:	4658      	mov	r0, fp
 800a1ba:	f000 ffad 	bl	800b118 <__multiply>
 800a1be:	4649      	mov	r1, r9
 800a1c0:	9004      	str	r0, [sp, #16]
 800a1c2:	4658      	mov	r0, fp
 800a1c4:	f000 fe94 	bl	800aef0 <_Bfree>
 800a1c8:	9b04      	ldr	r3, [sp, #16]
 800a1ca:	4699      	mov	r9, r3
 800a1cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a1ce:	1b1a      	subs	r2, r3, r4
 800a1d0:	d004      	beq.n	800a1dc <_dtoa_r+0x78c>
 800a1d2:	4649      	mov	r1, r9
 800a1d4:	4658      	mov	r0, fp
 800a1d6:	f001 f849 	bl	800b26c <__pow5mult>
 800a1da:	4681      	mov	r9, r0
 800a1dc:	2101      	movs	r1, #1
 800a1de:	4658      	mov	r0, fp
 800a1e0:	f000 ff84 	bl	800b0ec <__i2b>
 800a1e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1e6:	4604      	mov	r4, r0
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	f000 81cf 	beq.w	800a58c <_dtoa_r+0xb3c>
 800a1ee:	461a      	mov	r2, r3
 800a1f0:	4601      	mov	r1, r0
 800a1f2:	4658      	mov	r0, fp
 800a1f4:	f001 f83a 	bl	800b26c <__pow5mult>
 800a1f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1fa:	2b01      	cmp	r3, #1
 800a1fc:	4604      	mov	r4, r0
 800a1fe:	f300 8095 	bgt.w	800a32c <_dtoa_r+0x8dc>
 800a202:	9b02      	ldr	r3, [sp, #8]
 800a204:	2b00      	cmp	r3, #0
 800a206:	f040 8087 	bne.w	800a318 <_dtoa_r+0x8c8>
 800a20a:	9b03      	ldr	r3, [sp, #12]
 800a20c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a210:	2b00      	cmp	r3, #0
 800a212:	f040 8089 	bne.w	800a328 <_dtoa_r+0x8d8>
 800a216:	9b03      	ldr	r3, [sp, #12]
 800a218:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a21c:	0d1b      	lsrs	r3, r3, #20
 800a21e:	051b      	lsls	r3, r3, #20
 800a220:	b12b      	cbz	r3, 800a22e <_dtoa_r+0x7de>
 800a222:	9b08      	ldr	r3, [sp, #32]
 800a224:	3301      	adds	r3, #1
 800a226:	9308      	str	r3, [sp, #32]
 800a228:	f108 0801 	add.w	r8, r8, #1
 800a22c:	2301      	movs	r3, #1
 800a22e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a230:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a232:	2b00      	cmp	r3, #0
 800a234:	f000 81b0 	beq.w	800a598 <_dtoa_r+0xb48>
 800a238:	6923      	ldr	r3, [r4, #16]
 800a23a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a23e:	6918      	ldr	r0, [r3, #16]
 800a240:	f000 ff08 	bl	800b054 <__hi0bits>
 800a244:	f1c0 0020 	rsb	r0, r0, #32
 800a248:	9b08      	ldr	r3, [sp, #32]
 800a24a:	4418      	add	r0, r3
 800a24c:	f010 001f 	ands.w	r0, r0, #31
 800a250:	d077      	beq.n	800a342 <_dtoa_r+0x8f2>
 800a252:	f1c0 0320 	rsb	r3, r0, #32
 800a256:	2b04      	cmp	r3, #4
 800a258:	dd6b      	ble.n	800a332 <_dtoa_r+0x8e2>
 800a25a:	9b08      	ldr	r3, [sp, #32]
 800a25c:	f1c0 001c 	rsb	r0, r0, #28
 800a260:	4403      	add	r3, r0
 800a262:	4480      	add	r8, r0
 800a264:	4406      	add	r6, r0
 800a266:	9308      	str	r3, [sp, #32]
 800a268:	f1b8 0f00 	cmp.w	r8, #0
 800a26c:	dd05      	ble.n	800a27a <_dtoa_r+0x82a>
 800a26e:	4649      	mov	r1, r9
 800a270:	4642      	mov	r2, r8
 800a272:	4658      	mov	r0, fp
 800a274:	f001 f854 	bl	800b320 <__lshift>
 800a278:	4681      	mov	r9, r0
 800a27a:	9b08      	ldr	r3, [sp, #32]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	dd05      	ble.n	800a28c <_dtoa_r+0x83c>
 800a280:	4621      	mov	r1, r4
 800a282:	461a      	mov	r2, r3
 800a284:	4658      	mov	r0, fp
 800a286:	f001 f84b 	bl	800b320 <__lshift>
 800a28a:	4604      	mov	r4, r0
 800a28c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d059      	beq.n	800a346 <_dtoa_r+0x8f6>
 800a292:	4621      	mov	r1, r4
 800a294:	4648      	mov	r0, r9
 800a296:	f001 f8af 	bl	800b3f8 <__mcmp>
 800a29a:	2800      	cmp	r0, #0
 800a29c:	da53      	bge.n	800a346 <_dtoa_r+0x8f6>
 800a29e:	1e7b      	subs	r3, r7, #1
 800a2a0:	9304      	str	r3, [sp, #16]
 800a2a2:	4649      	mov	r1, r9
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	220a      	movs	r2, #10
 800a2a8:	4658      	mov	r0, fp
 800a2aa:	f000 fe43 	bl	800af34 <__multadd>
 800a2ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a2b0:	4681      	mov	r9, r0
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	f000 8172 	beq.w	800a59c <_dtoa_r+0xb4c>
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	4629      	mov	r1, r5
 800a2bc:	220a      	movs	r2, #10
 800a2be:	4658      	mov	r0, fp
 800a2c0:	f000 fe38 	bl	800af34 <__multadd>
 800a2c4:	9b00      	ldr	r3, [sp, #0]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	4605      	mov	r5, r0
 800a2ca:	dc67      	bgt.n	800a39c <_dtoa_r+0x94c>
 800a2cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2ce:	2b02      	cmp	r3, #2
 800a2d0:	dc41      	bgt.n	800a356 <_dtoa_r+0x906>
 800a2d2:	e063      	b.n	800a39c <_dtoa_r+0x94c>
 800a2d4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a2d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a2da:	e746      	b.n	800a16a <_dtoa_r+0x71a>
 800a2dc:	9b07      	ldr	r3, [sp, #28]
 800a2de:	1e5c      	subs	r4, r3, #1
 800a2e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2e2:	42a3      	cmp	r3, r4
 800a2e4:	bfbf      	itttt	lt
 800a2e6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a2e8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a2ea:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a2ec:	1ae3      	sublt	r3, r4, r3
 800a2ee:	bfb4      	ite	lt
 800a2f0:	18d2      	addlt	r2, r2, r3
 800a2f2:	1b1c      	subge	r4, r3, r4
 800a2f4:	9b07      	ldr	r3, [sp, #28]
 800a2f6:	bfbc      	itt	lt
 800a2f8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a2fa:	2400      	movlt	r4, #0
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	bfb5      	itete	lt
 800a300:	eba8 0603 	sublt.w	r6, r8, r3
 800a304:	9b07      	ldrge	r3, [sp, #28]
 800a306:	2300      	movlt	r3, #0
 800a308:	4646      	movge	r6, r8
 800a30a:	e730      	b.n	800a16e <_dtoa_r+0x71e>
 800a30c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a30e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a310:	4646      	mov	r6, r8
 800a312:	e735      	b.n	800a180 <_dtoa_r+0x730>
 800a314:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a316:	e75c      	b.n	800a1d2 <_dtoa_r+0x782>
 800a318:	2300      	movs	r3, #0
 800a31a:	e788      	b.n	800a22e <_dtoa_r+0x7de>
 800a31c:	3fe00000 	.word	0x3fe00000
 800a320:	40240000 	.word	0x40240000
 800a324:	40140000 	.word	0x40140000
 800a328:	9b02      	ldr	r3, [sp, #8]
 800a32a:	e780      	b.n	800a22e <_dtoa_r+0x7de>
 800a32c:	2300      	movs	r3, #0
 800a32e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a330:	e782      	b.n	800a238 <_dtoa_r+0x7e8>
 800a332:	d099      	beq.n	800a268 <_dtoa_r+0x818>
 800a334:	9a08      	ldr	r2, [sp, #32]
 800a336:	331c      	adds	r3, #28
 800a338:	441a      	add	r2, r3
 800a33a:	4498      	add	r8, r3
 800a33c:	441e      	add	r6, r3
 800a33e:	9208      	str	r2, [sp, #32]
 800a340:	e792      	b.n	800a268 <_dtoa_r+0x818>
 800a342:	4603      	mov	r3, r0
 800a344:	e7f6      	b.n	800a334 <_dtoa_r+0x8e4>
 800a346:	9b07      	ldr	r3, [sp, #28]
 800a348:	9704      	str	r7, [sp, #16]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	dc20      	bgt.n	800a390 <_dtoa_r+0x940>
 800a34e:	9300      	str	r3, [sp, #0]
 800a350:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a352:	2b02      	cmp	r3, #2
 800a354:	dd1e      	ble.n	800a394 <_dtoa_r+0x944>
 800a356:	9b00      	ldr	r3, [sp, #0]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	f47f aec0 	bne.w	800a0de <_dtoa_r+0x68e>
 800a35e:	4621      	mov	r1, r4
 800a360:	2205      	movs	r2, #5
 800a362:	4658      	mov	r0, fp
 800a364:	f000 fde6 	bl	800af34 <__multadd>
 800a368:	4601      	mov	r1, r0
 800a36a:	4604      	mov	r4, r0
 800a36c:	4648      	mov	r0, r9
 800a36e:	f001 f843 	bl	800b3f8 <__mcmp>
 800a372:	2800      	cmp	r0, #0
 800a374:	f77f aeb3 	ble.w	800a0de <_dtoa_r+0x68e>
 800a378:	4656      	mov	r6, sl
 800a37a:	2331      	movs	r3, #49	@ 0x31
 800a37c:	f806 3b01 	strb.w	r3, [r6], #1
 800a380:	9b04      	ldr	r3, [sp, #16]
 800a382:	3301      	adds	r3, #1
 800a384:	9304      	str	r3, [sp, #16]
 800a386:	e6ae      	b.n	800a0e6 <_dtoa_r+0x696>
 800a388:	9c07      	ldr	r4, [sp, #28]
 800a38a:	9704      	str	r7, [sp, #16]
 800a38c:	4625      	mov	r5, r4
 800a38e:	e7f3      	b.n	800a378 <_dtoa_r+0x928>
 800a390:	9b07      	ldr	r3, [sp, #28]
 800a392:	9300      	str	r3, [sp, #0]
 800a394:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a396:	2b00      	cmp	r3, #0
 800a398:	f000 8104 	beq.w	800a5a4 <_dtoa_r+0xb54>
 800a39c:	2e00      	cmp	r6, #0
 800a39e:	dd05      	ble.n	800a3ac <_dtoa_r+0x95c>
 800a3a0:	4629      	mov	r1, r5
 800a3a2:	4632      	mov	r2, r6
 800a3a4:	4658      	mov	r0, fp
 800a3a6:	f000 ffbb 	bl	800b320 <__lshift>
 800a3aa:	4605      	mov	r5, r0
 800a3ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d05a      	beq.n	800a468 <_dtoa_r+0xa18>
 800a3b2:	6869      	ldr	r1, [r5, #4]
 800a3b4:	4658      	mov	r0, fp
 800a3b6:	f000 fd5b 	bl	800ae70 <_Balloc>
 800a3ba:	4606      	mov	r6, r0
 800a3bc:	b928      	cbnz	r0, 800a3ca <_dtoa_r+0x97a>
 800a3be:	4b84      	ldr	r3, [pc, #528]	@ (800a5d0 <_dtoa_r+0xb80>)
 800a3c0:	4602      	mov	r2, r0
 800a3c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a3c6:	f7ff bb5a 	b.w	8009a7e <_dtoa_r+0x2e>
 800a3ca:	692a      	ldr	r2, [r5, #16]
 800a3cc:	3202      	adds	r2, #2
 800a3ce:	0092      	lsls	r2, r2, #2
 800a3d0:	f105 010c 	add.w	r1, r5, #12
 800a3d4:	300c      	adds	r0, #12
 800a3d6:	f7ff fa92 	bl	80098fe <memcpy>
 800a3da:	2201      	movs	r2, #1
 800a3dc:	4631      	mov	r1, r6
 800a3de:	4658      	mov	r0, fp
 800a3e0:	f000 ff9e 	bl	800b320 <__lshift>
 800a3e4:	f10a 0301 	add.w	r3, sl, #1
 800a3e8:	9307      	str	r3, [sp, #28]
 800a3ea:	9b00      	ldr	r3, [sp, #0]
 800a3ec:	4453      	add	r3, sl
 800a3ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a3f0:	9b02      	ldr	r3, [sp, #8]
 800a3f2:	f003 0301 	and.w	r3, r3, #1
 800a3f6:	462f      	mov	r7, r5
 800a3f8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3fa:	4605      	mov	r5, r0
 800a3fc:	9b07      	ldr	r3, [sp, #28]
 800a3fe:	4621      	mov	r1, r4
 800a400:	3b01      	subs	r3, #1
 800a402:	4648      	mov	r0, r9
 800a404:	9300      	str	r3, [sp, #0]
 800a406:	f7ff fa99 	bl	800993c <quorem>
 800a40a:	4639      	mov	r1, r7
 800a40c:	9002      	str	r0, [sp, #8]
 800a40e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a412:	4648      	mov	r0, r9
 800a414:	f000 fff0 	bl	800b3f8 <__mcmp>
 800a418:	462a      	mov	r2, r5
 800a41a:	9008      	str	r0, [sp, #32]
 800a41c:	4621      	mov	r1, r4
 800a41e:	4658      	mov	r0, fp
 800a420:	f001 f806 	bl	800b430 <__mdiff>
 800a424:	68c2      	ldr	r2, [r0, #12]
 800a426:	4606      	mov	r6, r0
 800a428:	bb02      	cbnz	r2, 800a46c <_dtoa_r+0xa1c>
 800a42a:	4601      	mov	r1, r0
 800a42c:	4648      	mov	r0, r9
 800a42e:	f000 ffe3 	bl	800b3f8 <__mcmp>
 800a432:	4602      	mov	r2, r0
 800a434:	4631      	mov	r1, r6
 800a436:	4658      	mov	r0, fp
 800a438:	920e      	str	r2, [sp, #56]	@ 0x38
 800a43a:	f000 fd59 	bl	800aef0 <_Bfree>
 800a43e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a440:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a442:	9e07      	ldr	r6, [sp, #28]
 800a444:	ea43 0102 	orr.w	r1, r3, r2
 800a448:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a44a:	4319      	orrs	r1, r3
 800a44c:	d110      	bne.n	800a470 <_dtoa_r+0xa20>
 800a44e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a452:	d029      	beq.n	800a4a8 <_dtoa_r+0xa58>
 800a454:	9b08      	ldr	r3, [sp, #32]
 800a456:	2b00      	cmp	r3, #0
 800a458:	dd02      	ble.n	800a460 <_dtoa_r+0xa10>
 800a45a:	9b02      	ldr	r3, [sp, #8]
 800a45c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a460:	9b00      	ldr	r3, [sp, #0]
 800a462:	f883 8000 	strb.w	r8, [r3]
 800a466:	e63f      	b.n	800a0e8 <_dtoa_r+0x698>
 800a468:	4628      	mov	r0, r5
 800a46a:	e7bb      	b.n	800a3e4 <_dtoa_r+0x994>
 800a46c:	2201      	movs	r2, #1
 800a46e:	e7e1      	b.n	800a434 <_dtoa_r+0x9e4>
 800a470:	9b08      	ldr	r3, [sp, #32]
 800a472:	2b00      	cmp	r3, #0
 800a474:	db04      	blt.n	800a480 <_dtoa_r+0xa30>
 800a476:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a478:	430b      	orrs	r3, r1
 800a47a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a47c:	430b      	orrs	r3, r1
 800a47e:	d120      	bne.n	800a4c2 <_dtoa_r+0xa72>
 800a480:	2a00      	cmp	r2, #0
 800a482:	dded      	ble.n	800a460 <_dtoa_r+0xa10>
 800a484:	4649      	mov	r1, r9
 800a486:	2201      	movs	r2, #1
 800a488:	4658      	mov	r0, fp
 800a48a:	f000 ff49 	bl	800b320 <__lshift>
 800a48e:	4621      	mov	r1, r4
 800a490:	4681      	mov	r9, r0
 800a492:	f000 ffb1 	bl	800b3f8 <__mcmp>
 800a496:	2800      	cmp	r0, #0
 800a498:	dc03      	bgt.n	800a4a2 <_dtoa_r+0xa52>
 800a49a:	d1e1      	bne.n	800a460 <_dtoa_r+0xa10>
 800a49c:	f018 0f01 	tst.w	r8, #1
 800a4a0:	d0de      	beq.n	800a460 <_dtoa_r+0xa10>
 800a4a2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a4a6:	d1d8      	bne.n	800a45a <_dtoa_r+0xa0a>
 800a4a8:	9a00      	ldr	r2, [sp, #0]
 800a4aa:	2339      	movs	r3, #57	@ 0x39
 800a4ac:	7013      	strb	r3, [r2, #0]
 800a4ae:	4633      	mov	r3, r6
 800a4b0:	461e      	mov	r6, r3
 800a4b2:	3b01      	subs	r3, #1
 800a4b4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a4b8:	2a39      	cmp	r2, #57	@ 0x39
 800a4ba:	d052      	beq.n	800a562 <_dtoa_r+0xb12>
 800a4bc:	3201      	adds	r2, #1
 800a4be:	701a      	strb	r2, [r3, #0]
 800a4c0:	e612      	b.n	800a0e8 <_dtoa_r+0x698>
 800a4c2:	2a00      	cmp	r2, #0
 800a4c4:	dd07      	ble.n	800a4d6 <_dtoa_r+0xa86>
 800a4c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a4ca:	d0ed      	beq.n	800a4a8 <_dtoa_r+0xa58>
 800a4cc:	9a00      	ldr	r2, [sp, #0]
 800a4ce:	f108 0301 	add.w	r3, r8, #1
 800a4d2:	7013      	strb	r3, [r2, #0]
 800a4d4:	e608      	b.n	800a0e8 <_dtoa_r+0x698>
 800a4d6:	9b07      	ldr	r3, [sp, #28]
 800a4d8:	9a07      	ldr	r2, [sp, #28]
 800a4da:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a4de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d028      	beq.n	800a536 <_dtoa_r+0xae6>
 800a4e4:	4649      	mov	r1, r9
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	220a      	movs	r2, #10
 800a4ea:	4658      	mov	r0, fp
 800a4ec:	f000 fd22 	bl	800af34 <__multadd>
 800a4f0:	42af      	cmp	r7, r5
 800a4f2:	4681      	mov	r9, r0
 800a4f4:	f04f 0300 	mov.w	r3, #0
 800a4f8:	f04f 020a 	mov.w	r2, #10
 800a4fc:	4639      	mov	r1, r7
 800a4fe:	4658      	mov	r0, fp
 800a500:	d107      	bne.n	800a512 <_dtoa_r+0xac2>
 800a502:	f000 fd17 	bl	800af34 <__multadd>
 800a506:	4607      	mov	r7, r0
 800a508:	4605      	mov	r5, r0
 800a50a:	9b07      	ldr	r3, [sp, #28]
 800a50c:	3301      	adds	r3, #1
 800a50e:	9307      	str	r3, [sp, #28]
 800a510:	e774      	b.n	800a3fc <_dtoa_r+0x9ac>
 800a512:	f000 fd0f 	bl	800af34 <__multadd>
 800a516:	4629      	mov	r1, r5
 800a518:	4607      	mov	r7, r0
 800a51a:	2300      	movs	r3, #0
 800a51c:	220a      	movs	r2, #10
 800a51e:	4658      	mov	r0, fp
 800a520:	f000 fd08 	bl	800af34 <__multadd>
 800a524:	4605      	mov	r5, r0
 800a526:	e7f0      	b.n	800a50a <_dtoa_r+0xaba>
 800a528:	9b00      	ldr	r3, [sp, #0]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	bfcc      	ite	gt
 800a52e:	461e      	movgt	r6, r3
 800a530:	2601      	movle	r6, #1
 800a532:	4456      	add	r6, sl
 800a534:	2700      	movs	r7, #0
 800a536:	4649      	mov	r1, r9
 800a538:	2201      	movs	r2, #1
 800a53a:	4658      	mov	r0, fp
 800a53c:	f000 fef0 	bl	800b320 <__lshift>
 800a540:	4621      	mov	r1, r4
 800a542:	4681      	mov	r9, r0
 800a544:	f000 ff58 	bl	800b3f8 <__mcmp>
 800a548:	2800      	cmp	r0, #0
 800a54a:	dcb0      	bgt.n	800a4ae <_dtoa_r+0xa5e>
 800a54c:	d102      	bne.n	800a554 <_dtoa_r+0xb04>
 800a54e:	f018 0f01 	tst.w	r8, #1
 800a552:	d1ac      	bne.n	800a4ae <_dtoa_r+0xa5e>
 800a554:	4633      	mov	r3, r6
 800a556:	461e      	mov	r6, r3
 800a558:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a55c:	2a30      	cmp	r2, #48	@ 0x30
 800a55e:	d0fa      	beq.n	800a556 <_dtoa_r+0xb06>
 800a560:	e5c2      	b.n	800a0e8 <_dtoa_r+0x698>
 800a562:	459a      	cmp	sl, r3
 800a564:	d1a4      	bne.n	800a4b0 <_dtoa_r+0xa60>
 800a566:	9b04      	ldr	r3, [sp, #16]
 800a568:	3301      	adds	r3, #1
 800a56a:	9304      	str	r3, [sp, #16]
 800a56c:	2331      	movs	r3, #49	@ 0x31
 800a56e:	f88a 3000 	strb.w	r3, [sl]
 800a572:	e5b9      	b.n	800a0e8 <_dtoa_r+0x698>
 800a574:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a576:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a5d4 <_dtoa_r+0xb84>
 800a57a:	b11b      	cbz	r3, 800a584 <_dtoa_r+0xb34>
 800a57c:	f10a 0308 	add.w	r3, sl, #8
 800a580:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a582:	6013      	str	r3, [r2, #0]
 800a584:	4650      	mov	r0, sl
 800a586:	b019      	add	sp, #100	@ 0x64
 800a588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a58c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a58e:	2b01      	cmp	r3, #1
 800a590:	f77f ae37 	ble.w	800a202 <_dtoa_r+0x7b2>
 800a594:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a596:	930a      	str	r3, [sp, #40]	@ 0x28
 800a598:	2001      	movs	r0, #1
 800a59a:	e655      	b.n	800a248 <_dtoa_r+0x7f8>
 800a59c:	9b00      	ldr	r3, [sp, #0]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	f77f aed6 	ble.w	800a350 <_dtoa_r+0x900>
 800a5a4:	4656      	mov	r6, sl
 800a5a6:	4621      	mov	r1, r4
 800a5a8:	4648      	mov	r0, r9
 800a5aa:	f7ff f9c7 	bl	800993c <quorem>
 800a5ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a5b2:	f806 8b01 	strb.w	r8, [r6], #1
 800a5b6:	9b00      	ldr	r3, [sp, #0]
 800a5b8:	eba6 020a 	sub.w	r2, r6, sl
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	ddb3      	ble.n	800a528 <_dtoa_r+0xad8>
 800a5c0:	4649      	mov	r1, r9
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	220a      	movs	r2, #10
 800a5c6:	4658      	mov	r0, fp
 800a5c8:	f000 fcb4 	bl	800af34 <__multadd>
 800a5cc:	4681      	mov	r9, r0
 800a5ce:	e7ea      	b.n	800a5a6 <_dtoa_r+0xb56>
 800a5d0:	0800c511 	.word	0x0800c511
 800a5d4:	0800c495 	.word	0x0800c495

0800a5d8 <_free_r>:
 800a5d8:	b538      	push	{r3, r4, r5, lr}
 800a5da:	4605      	mov	r5, r0
 800a5dc:	2900      	cmp	r1, #0
 800a5de:	d041      	beq.n	800a664 <_free_r+0x8c>
 800a5e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5e4:	1f0c      	subs	r4, r1, #4
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	bfb8      	it	lt
 800a5ea:	18e4      	addlt	r4, r4, r3
 800a5ec:	f000 fc34 	bl	800ae58 <__malloc_lock>
 800a5f0:	4a1d      	ldr	r2, [pc, #116]	@ (800a668 <_free_r+0x90>)
 800a5f2:	6813      	ldr	r3, [r2, #0]
 800a5f4:	b933      	cbnz	r3, 800a604 <_free_r+0x2c>
 800a5f6:	6063      	str	r3, [r4, #4]
 800a5f8:	6014      	str	r4, [r2, #0]
 800a5fa:	4628      	mov	r0, r5
 800a5fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a600:	f000 bc30 	b.w	800ae64 <__malloc_unlock>
 800a604:	42a3      	cmp	r3, r4
 800a606:	d908      	bls.n	800a61a <_free_r+0x42>
 800a608:	6820      	ldr	r0, [r4, #0]
 800a60a:	1821      	adds	r1, r4, r0
 800a60c:	428b      	cmp	r3, r1
 800a60e:	bf01      	itttt	eq
 800a610:	6819      	ldreq	r1, [r3, #0]
 800a612:	685b      	ldreq	r3, [r3, #4]
 800a614:	1809      	addeq	r1, r1, r0
 800a616:	6021      	streq	r1, [r4, #0]
 800a618:	e7ed      	b.n	800a5f6 <_free_r+0x1e>
 800a61a:	461a      	mov	r2, r3
 800a61c:	685b      	ldr	r3, [r3, #4]
 800a61e:	b10b      	cbz	r3, 800a624 <_free_r+0x4c>
 800a620:	42a3      	cmp	r3, r4
 800a622:	d9fa      	bls.n	800a61a <_free_r+0x42>
 800a624:	6811      	ldr	r1, [r2, #0]
 800a626:	1850      	adds	r0, r2, r1
 800a628:	42a0      	cmp	r0, r4
 800a62a:	d10b      	bne.n	800a644 <_free_r+0x6c>
 800a62c:	6820      	ldr	r0, [r4, #0]
 800a62e:	4401      	add	r1, r0
 800a630:	1850      	adds	r0, r2, r1
 800a632:	4283      	cmp	r3, r0
 800a634:	6011      	str	r1, [r2, #0]
 800a636:	d1e0      	bne.n	800a5fa <_free_r+0x22>
 800a638:	6818      	ldr	r0, [r3, #0]
 800a63a:	685b      	ldr	r3, [r3, #4]
 800a63c:	6053      	str	r3, [r2, #4]
 800a63e:	4408      	add	r0, r1
 800a640:	6010      	str	r0, [r2, #0]
 800a642:	e7da      	b.n	800a5fa <_free_r+0x22>
 800a644:	d902      	bls.n	800a64c <_free_r+0x74>
 800a646:	230c      	movs	r3, #12
 800a648:	602b      	str	r3, [r5, #0]
 800a64a:	e7d6      	b.n	800a5fa <_free_r+0x22>
 800a64c:	6820      	ldr	r0, [r4, #0]
 800a64e:	1821      	adds	r1, r4, r0
 800a650:	428b      	cmp	r3, r1
 800a652:	bf04      	itt	eq
 800a654:	6819      	ldreq	r1, [r3, #0]
 800a656:	685b      	ldreq	r3, [r3, #4]
 800a658:	6063      	str	r3, [r4, #4]
 800a65a:	bf04      	itt	eq
 800a65c:	1809      	addeq	r1, r1, r0
 800a65e:	6021      	streq	r1, [r4, #0]
 800a660:	6054      	str	r4, [r2, #4]
 800a662:	e7ca      	b.n	800a5fa <_free_r+0x22>
 800a664:	bd38      	pop	{r3, r4, r5, pc}
 800a666:	bf00      	nop
 800a668:	200053e0 	.word	0x200053e0

0800a66c <rshift>:
 800a66c:	6903      	ldr	r3, [r0, #16]
 800a66e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a672:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a676:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a67a:	f100 0414 	add.w	r4, r0, #20
 800a67e:	dd45      	ble.n	800a70c <rshift+0xa0>
 800a680:	f011 011f 	ands.w	r1, r1, #31
 800a684:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a688:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a68c:	d10c      	bne.n	800a6a8 <rshift+0x3c>
 800a68e:	f100 0710 	add.w	r7, r0, #16
 800a692:	4629      	mov	r1, r5
 800a694:	42b1      	cmp	r1, r6
 800a696:	d334      	bcc.n	800a702 <rshift+0x96>
 800a698:	1a9b      	subs	r3, r3, r2
 800a69a:	009b      	lsls	r3, r3, #2
 800a69c:	1eea      	subs	r2, r5, #3
 800a69e:	4296      	cmp	r6, r2
 800a6a0:	bf38      	it	cc
 800a6a2:	2300      	movcc	r3, #0
 800a6a4:	4423      	add	r3, r4
 800a6a6:	e015      	b.n	800a6d4 <rshift+0x68>
 800a6a8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a6ac:	f1c1 0820 	rsb	r8, r1, #32
 800a6b0:	40cf      	lsrs	r7, r1
 800a6b2:	f105 0e04 	add.w	lr, r5, #4
 800a6b6:	46a1      	mov	r9, r4
 800a6b8:	4576      	cmp	r6, lr
 800a6ba:	46f4      	mov	ip, lr
 800a6bc:	d815      	bhi.n	800a6ea <rshift+0x7e>
 800a6be:	1a9a      	subs	r2, r3, r2
 800a6c0:	0092      	lsls	r2, r2, #2
 800a6c2:	3a04      	subs	r2, #4
 800a6c4:	3501      	adds	r5, #1
 800a6c6:	42ae      	cmp	r6, r5
 800a6c8:	bf38      	it	cc
 800a6ca:	2200      	movcc	r2, #0
 800a6cc:	18a3      	adds	r3, r4, r2
 800a6ce:	50a7      	str	r7, [r4, r2]
 800a6d0:	b107      	cbz	r7, 800a6d4 <rshift+0x68>
 800a6d2:	3304      	adds	r3, #4
 800a6d4:	1b1a      	subs	r2, r3, r4
 800a6d6:	42a3      	cmp	r3, r4
 800a6d8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a6dc:	bf08      	it	eq
 800a6de:	2300      	moveq	r3, #0
 800a6e0:	6102      	str	r2, [r0, #16]
 800a6e2:	bf08      	it	eq
 800a6e4:	6143      	streq	r3, [r0, #20]
 800a6e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a6ea:	f8dc c000 	ldr.w	ip, [ip]
 800a6ee:	fa0c fc08 	lsl.w	ip, ip, r8
 800a6f2:	ea4c 0707 	orr.w	r7, ip, r7
 800a6f6:	f849 7b04 	str.w	r7, [r9], #4
 800a6fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a6fe:	40cf      	lsrs	r7, r1
 800a700:	e7da      	b.n	800a6b8 <rshift+0x4c>
 800a702:	f851 cb04 	ldr.w	ip, [r1], #4
 800a706:	f847 cf04 	str.w	ip, [r7, #4]!
 800a70a:	e7c3      	b.n	800a694 <rshift+0x28>
 800a70c:	4623      	mov	r3, r4
 800a70e:	e7e1      	b.n	800a6d4 <rshift+0x68>

0800a710 <__hexdig_fun>:
 800a710:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a714:	2b09      	cmp	r3, #9
 800a716:	d802      	bhi.n	800a71e <__hexdig_fun+0xe>
 800a718:	3820      	subs	r0, #32
 800a71a:	b2c0      	uxtb	r0, r0
 800a71c:	4770      	bx	lr
 800a71e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a722:	2b05      	cmp	r3, #5
 800a724:	d801      	bhi.n	800a72a <__hexdig_fun+0x1a>
 800a726:	3847      	subs	r0, #71	@ 0x47
 800a728:	e7f7      	b.n	800a71a <__hexdig_fun+0xa>
 800a72a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a72e:	2b05      	cmp	r3, #5
 800a730:	d801      	bhi.n	800a736 <__hexdig_fun+0x26>
 800a732:	3827      	subs	r0, #39	@ 0x27
 800a734:	e7f1      	b.n	800a71a <__hexdig_fun+0xa>
 800a736:	2000      	movs	r0, #0
 800a738:	4770      	bx	lr
	...

0800a73c <__gethex>:
 800a73c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a740:	b085      	sub	sp, #20
 800a742:	468a      	mov	sl, r1
 800a744:	9302      	str	r3, [sp, #8]
 800a746:	680b      	ldr	r3, [r1, #0]
 800a748:	9001      	str	r0, [sp, #4]
 800a74a:	4690      	mov	r8, r2
 800a74c:	1c9c      	adds	r4, r3, #2
 800a74e:	46a1      	mov	r9, r4
 800a750:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a754:	2830      	cmp	r0, #48	@ 0x30
 800a756:	d0fa      	beq.n	800a74e <__gethex+0x12>
 800a758:	eba9 0303 	sub.w	r3, r9, r3
 800a75c:	f1a3 0b02 	sub.w	fp, r3, #2
 800a760:	f7ff ffd6 	bl	800a710 <__hexdig_fun>
 800a764:	4605      	mov	r5, r0
 800a766:	2800      	cmp	r0, #0
 800a768:	d168      	bne.n	800a83c <__gethex+0x100>
 800a76a:	49a0      	ldr	r1, [pc, #640]	@ (800a9ec <__gethex+0x2b0>)
 800a76c:	2201      	movs	r2, #1
 800a76e:	4648      	mov	r0, r9
 800a770:	f7ff f83b 	bl	80097ea <strncmp>
 800a774:	4607      	mov	r7, r0
 800a776:	2800      	cmp	r0, #0
 800a778:	d167      	bne.n	800a84a <__gethex+0x10e>
 800a77a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a77e:	4626      	mov	r6, r4
 800a780:	f7ff ffc6 	bl	800a710 <__hexdig_fun>
 800a784:	2800      	cmp	r0, #0
 800a786:	d062      	beq.n	800a84e <__gethex+0x112>
 800a788:	4623      	mov	r3, r4
 800a78a:	7818      	ldrb	r0, [r3, #0]
 800a78c:	2830      	cmp	r0, #48	@ 0x30
 800a78e:	4699      	mov	r9, r3
 800a790:	f103 0301 	add.w	r3, r3, #1
 800a794:	d0f9      	beq.n	800a78a <__gethex+0x4e>
 800a796:	f7ff ffbb 	bl	800a710 <__hexdig_fun>
 800a79a:	fab0 f580 	clz	r5, r0
 800a79e:	096d      	lsrs	r5, r5, #5
 800a7a0:	f04f 0b01 	mov.w	fp, #1
 800a7a4:	464a      	mov	r2, r9
 800a7a6:	4616      	mov	r6, r2
 800a7a8:	3201      	adds	r2, #1
 800a7aa:	7830      	ldrb	r0, [r6, #0]
 800a7ac:	f7ff ffb0 	bl	800a710 <__hexdig_fun>
 800a7b0:	2800      	cmp	r0, #0
 800a7b2:	d1f8      	bne.n	800a7a6 <__gethex+0x6a>
 800a7b4:	498d      	ldr	r1, [pc, #564]	@ (800a9ec <__gethex+0x2b0>)
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	4630      	mov	r0, r6
 800a7ba:	f7ff f816 	bl	80097ea <strncmp>
 800a7be:	2800      	cmp	r0, #0
 800a7c0:	d13f      	bne.n	800a842 <__gethex+0x106>
 800a7c2:	b944      	cbnz	r4, 800a7d6 <__gethex+0x9a>
 800a7c4:	1c74      	adds	r4, r6, #1
 800a7c6:	4622      	mov	r2, r4
 800a7c8:	4616      	mov	r6, r2
 800a7ca:	3201      	adds	r2, #1
 800a7cc:	7830      	ldrb	r0, [r6, #0]
 800a7ce:	f7ff ff9f 	bl	800a710 <__hexdig_fun>
 800a7d2:	2800      	cmp	r0, #0
 800a7d4:	d1f8      	bne.n	800a7c8 <__gethex+0x8c>
 800a7d6:	1ba4      	subs	r4, r4, r6
 800a7d8:	00a7      	lsls	r7, r4, #2
 800a7da:	7833      	ldrb	r3, [r6, #0]
 800a7dc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a7e0:	2b50      	cmp	r3, #80	@ 0x50
 800a7e2:	d13e      	bne.n	800a862 <__gethex+0x126>
 800a7e4:	7873      	ldrb	r3, [r6, #1]
 800a7e6:	2b2b      	cmp	r3, #43	@ 0x2b
 800a7e8:	d033      	beq.n	800a852 <__gethex+0x116>
 800a7ea:	2b2d      	cmp	r3, #45	@ 0x2d
 800a7ec:	d034      	beq.n	800a858 <__gethex+0x11c>
 800a7ee:	1c71      	adds	r1, r6, #1
 800a7f0:	2400      	movs	r4, #0
 800a7f2:	7808      	ldrb	r0, [r1, #0]
 800a7f4:	f7ff ff8c 	bl	800a710 <__hexdig_fun>
 800a7f8:	1e43      	subs	r3, r0, #1
 800a7fa:	b2db      	uxtb	r3, r3
 800a7fc:	2b18      	cmp	r3, #24
 800a7fe:	d830      	bhi.n	800a862 <__gethex+0x126>
 800a800:	f1a0 0210 	sub.w	r2, r0, #16
 800a804:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a808:	f7ff ff82 	bl	800a710 <__hexdig_fun>
 800a80c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a810:	fa5f fc8c 	uxtb.w	ip, ip
 800a814:	f1bc 0f18 	cmp.w	ip, #24
 800a818:	f04f 030a 	mov.w	r3, #10
 800a81c:	d91e      	bls.n	800a85c <__gethex+0x120>
 800a81e:	b104      	cbz	r4, 800a822 <__gethex+0xe6>
 800a820:	4252      	negs	r2, r2
 800a822:	4417      	add	r7, r2
 800a824:	f8ca 1000 	str.w	r1, [sl]
 800a828:	b1ed      	cbz	r5, 800a866 <__gethex+0x12a>
 800a82a:	f1bb 0f00 	cmp.w	fp, #0
 800a82e:	bf0c      	ite	eq
 800a830:	2506      	moveq	r5, #6
 800a832:	2500      	movne	r5, #0
 800a834:	4628      	mov	r0, r5
 800a836:	b005      	add	sp, #20
 800a838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a83c:	2500      	movs	r5, #0
 800a83e:	462c      	mov	r4, r5
 800a840:	e7b0      	b.n	800a7a4 <__gethex+0x68>
 800a842:	2c00      	cmp	r4, #0
 800a844:	d1c7      	bne.n	800a7d6 <__gethex+0x9a>
 800a846:	4627      	mov	r7, r4
 800a848:	e7c7      	b.n	800a7da <__gethex+0x9e>
 800a84a:	464e      	mov	r6, r9
 800a84c:	462f      	mov	r7, r5
 800a84e:	2501      	movs	r5, #1
 800a850:	e7c3      	b.n	800a7da <__gethex+0x9e>
 800a852:	2400      	movs	r4, #0
 800a854:	1cb1      	adds	r1, r6, #2
 800a856:	e7cc      	b.n	800a7f2 <__gethex+0xb6>
 800a858:	2401      	movs	r4, #1
 800a85a:	e7fb      	b.n	800a854 <__gethex+0x118>
 800a85c:	fb03 0002 	mla	r0, r3, r2, r0
 800a860:	e7ce      	b.n	800a800 <__gethex+0xc4>
 800a862:	4631      	mov	r1, r6
 800a864:	e7de      	b.n	800a824 <__gethex+0xe8>
 800a866:	eba6 0309 	sub.w	r3, r6, r9
 800a86a:	3b01      	subs	r3, #1
 800a86c:	4629      	mov	r1, r5
 800a86e:	2b07      	cmp	r3, #7
 800a870:	dc0a      	bgt.n	800a888 <__gethex+0x14c>
 800a872:	9801      	ldr	r0, [sp, #4]
 800a874:	f000 fafc 	bl	800ae70 <_Balloc>
 800a878:	4604      	mov	r4, r0
 800a87a:	b940      	cbnz	r0, 800a88e <__gethex+0x152>
 800a87c:	4b5c      	ldr	r3, [pc, #368]	@ (800a9f0 <__gethex+0x2b4>)
 800a87e:	4602      	mov	r2, r0
 800a880:	21e4      	movs	r1, #228	@ 0xe4
 800a882:	485c      	ldr	r0, [pc, #368]	@ (800a9f4 <__gethex+0x2b8>)
 800a884:	f001 f9e0 	bl	800bc48 <__assert_func>
 800a888:	3101      	adds	r1, #1
 800a88a:	105b      	asrs	r3, r3, #1
 800a88c:	e7ef      	b.n	800a86e <__gethex+0x132>
 800a88e:	f100 0a14 	add.w	sl, r0, #20
 800a892:	2300      	movs	r3, #0
 800a894:	4655      	mov	r5, sl
 800a896:	469b      	mov	fp, r3
 800a898:	45b1      	cmp	r9, r6
 800a89a:	d337      	bcc.n	800a90c <__gethex+0x1d0>
 800a89c:	f845 bb04 	str.w	fp, [r5], #4
 800a8a0:	eba5 050a 	sub.w	r5, r5, sl
 800a8a4:	10ad      	asrs	r5, r5, #2
 800a8a6:	6125      	str	r5, [r4, #16]
 800a8a8:	4658      	mov	r0, fp
 800a8aa:	f000 fbd3 	bl	800b054 <__hi0bits>
 800a8ae:	016d      	lsls	r5, r5, #5
 800a8b0:	f8d8 6000 	ldr.w	r6, [r8]
 800a8b4:	1a2d      	subs	r5, r5, r0
 800a8b6:	42b5      	cmp	r5, r6
 800a8b8:	dd54      	ble.n	800a964 <__gethex+0x228>
 800a8ba:	1bad      	subs	r5, r5, r6
 800a8bc:	4629      	mov	r1, r5
 800a8be:	4620      	mov	r0, r4
 800a8c0:	f000 ff67 	bl	800b792 <__any_on>
 800a8c4:	4681      	mov	r9, r0
 800a8c6:	b178      	cbz	r0, 800a8e8 <__gethex+0x1ac>
 800a8c8:	1e6b      	subs	r3, r5, #1
 800a8ca:	1159      	asrs	r1, r3, #5
 800a8cc:	f003 021f 	and.w	r2, r3, #31
 800a8d0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a8d4:	f04f 0901 	mov.w	r9, #1
 800a8d8:	fa09 f202 	lsl.w	r2, r9, r2
 800a8dc:	420a      	tst	r2, r1
 800a8de:	d003      	beq.n	800a8e8 <__gethex+0x1ac>
 800a8e0:	454b      	cmp	r3, r9
 800a8e2:	dc36      	bgt.n	800a952 <__gethex+0x216>
 800a8e4:	f04f 0902 	mov.w	r9, #2
 800a8e8:	4629      	mov	r1, r5
 800a8ea:	4620      	mov	r0, r4
 800a8ec:	f7ff febe 	bl	800a66c <rshift>
 800a8f0:	442f      	add	r7, r5
 800a8f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a8f6:	42bb      	cmp	r3, r7
 800a8f8:	da42      	bge.n	800a980 <__gethex+0x244>
 800a8fa:	9801      	ldr	r0, [sp, #4]
 800a8fc:	4621      	mov	r1, r4
 800a8fe:	f000 faf7 	bl	800aef0 <_Bfree>
 800a902:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a904:	2300      	movs	r3, #0
 800a906:	6013      	str	r3, [r2, #0]
 800a908:	25a3      	movs	r5, #163	@ 0xa3
 800a90a:	e793      	b.n	800a834 <__gethex+0xf8>
 800a90c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a910:	2a2e      	cmp	r2, #46	@ 0x2e
 800a912:	d012      	beq.n	800a93a <__gethex+0x1fe>
 800a914:	2b20      	cmp	r3, #32
 800a916:	d104      	bne.n	800a922 <__gethex+0x1e6>
 800a918:	f845 bb04 	str.w	fp, [r5], #4
 800a91c:	f04f 0b00 	mov.w	fp, #0
 800a920:	465b      	mov	r3, fp
 800a922:	7830      	ldrb	r0, [r6, #0]
 800a924:	9303      	str	r3, [sp, #12]
 800a926:	f7ff fef3 	bl	800a710 <__hexdig_fun>
 800a92a:	9b03      	ldr	r3, [sp, #12]
 800a92c:	f000 000f 	and.w	r0, r0, #15
 800a930:	4098      	lsls	r0, r3
 800a932:	ea4b 0b00 	orr.w	fp, fp, r0
 800a936:	3304      	adds	r3, #4
 800a938:	e7ae      	b.n	800a898 <__gethex+0x15c>
 800a93a:	45b1      	cmp	r9, r6
 800a93c:	d8ea      	bhi.n	800a914 <__gethex+0x1d8>
 800a93e:	492b      	ldr	r1, [pc, #172]	@ (800a9ec <__gethex+0x2b0>)
 800a940:	9303      	str	r3, [sp, #12]
 800a942:	2201      	movs	r2, #1
 800a944:	4630      	mov	r0, r6
 800a946:	f7fe ff50 	bl	80097ea <strncmp>
 800a94a:	9b03      	ldr	r3, [sp, #12]
 800a94c:	2800      	cmp	r0, #0
 800a94e:	d1e1      	bne.n	800a914 <__gethex+0x1d8>
 800a950:	e7a2      	b.n	800a898 <__gethex+0x15c>
 800a952:	1ea9      	subs	r1, r5, #2
 800a954:	4620      	mov	r0, r4
 800a956:	f000 ff1c 	bl	800b792 <__any_on>
 800a95a:	2800      	cmp	r0, #0
 800a95c:	d0c2      	beq.n	800a8e4 <__gethex+0x1a8>
 800a95e:	f04f 0903 	mov.w	r9, #3
 800a962:	e7c1      	b.n	800a8e8 <__gethex+0x1ac>
 800a964:	da09      	bge.n	800a97a <__gethex+0x23e>
 800a966:	1b75      	subs	r5, r6, r5
 800a968:	4621      	mov	r1, r4
 800a96a:	9801      	ldr	r0, [sp, #4]
 800a96c:	462a      	mov	r2, r5
 800a96e:	f000 fcd7 	bl	800b320 <__lshift>
 800a972:	1b7f      	subs	r7, r7, r5
 800a974:	4604      	mov	r4, r0
 800a976:	f100 0a14 	add.w	sl, r0, #20
 800a97a:	f04f 0900 	mov.w	r9, #0
 800a97e:	e7b8      	b.n	800a8f2 <__gethex+0x1b6>
 800a980:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a984:	42bd      	cmp	r5, r7
 800a986:	dd6f      	ble.n	800aa68 <__gethex+0x32c>
 800a988:	1bed      	subs	r5, r5, r7
 800a98a:	42ae      	cmp	r6, r5
 800a98c:	dc34      	bgt.n	800a9f8 <__gethex+0x2bc>
 800a98e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a992:	2b02      	cmp	r3, #2
 800a994:	d022      	beq.n	800a9dc <__gethex+0x2a0>
 800a996:	2b03      	cmp	r3, #3
 800a998:	d024      	beq.n	800a9e4 <__gethex+0x2a8>
 800a99a:	2b01      	cmp	r3, #1
 800a99c:	d115      	bne.n	800a9ca <__gethex+0x28e>
 800a99e:	42ae      	cmp	r6, r5
 800a9a0:	d113      	bne.n	800a9ca <__gethex+0x28e>
 800a9a2:	2e01      	cmp	r6, #1
 800a9a4:	d10b      	bne.n	800a9be <__gethex+0x282>
 800a9a6:	9a02      	ldr	r2, [sp, #8]
 800a9a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a9ac:	6013      	str	r3, [r2, #0]
 800a9ae:	2301      	movs	r3, #1
 800a9b0:	6123      	str	r3, [r4, #16]
 800a9b2:	f8ca 3000 	str.w	r3, [sl]
 800a9b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9b8:	2562      	movs	r5, #98	@ 0x62
 800a9ba:	601c      	str	r4, [r3, #0]
 800a9bc:	e73a      	b.n	800a834 <__gethex+0xf8>
 800a9be:	1e71      	subs	r1, r6, #1
 800a9c0:	4620      	mov	r0, r4
 800a9c2:	f000 fee6 	bl	800b792 <__any_on>
 800a9c6:	2800      	cmp	r0, #0
 800a9c8:	d1ed      	bne.n	800a9a6 <__gethex+0x26a>
 800a9ca:	9801      	ldr	r0, [sp, #4]
 800a9cc:	4621      	mov	r1, r4
 800a9ce:	f000 fa8f 	bl	800aef0 <_Bfree>
 800a9d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	6013      	str	r3, [r2, #0]
 800a9d8:	2550      	movs	r5, #80	@ 0x50
 800a9da:	e72b      	b.n	800a834 <__gethex+0xf8>
 800a9dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d1f3      	bne.n	800a9ca <__gethex+0x28e>
 800a9e2:	e7e0      	b.n	800a9a6 <__gethex+0x26a>
 800a9e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d1dd      	bne.n	800a9a6 <__gethex+0x26a>
 800a9ea:	e7ee      	b.n	800a9ca <__gethex+0x28e>
 800a9ec:	0800c304 	.word	0x0800c304
 800a9f0:	0800c511 	.word	0x0800c511
 800a9f4:	0800c522 	.word	0x0800c522
 800a9f8:	1e6f      	subs	r7, r5, #1
 800a9fa:	f1b9 0f00 	cmp.w	r9, #0
 800a9fe:	d130      	bne.n	800aa62 <__gethex+0x326>
 800aa00:	b127      	cbz	r7, 800aa0c <__gethex+0x2d0>
 800aa02:	4639      	mov	r1, r7
 800aa04:	4620      	mov	r0, r4
 800aa06:	f000 fec4 	bl	800b792 <__any_on>
 800aa0a:	4681      	mov	r9, r0
 800aa0c:	117a      	asrs	r2, r7, #5
 800aa0e:	2301      	movs	r3, #1
 800aa10:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800aa14:	f007 071f 	and.w	r7, r7, #31
 800aa18:	40bb      	lsls	r3, r7
 800aa1a:	4213      	tst	r3, r2
 800aa1c:	4629      	mov	r1, r5
 800aa1e:	4620      	mov	r0, r4
 800aa20:	bf18      	it	ne
 800aa22:	f049 0902 	orrne.w	r9, r9, #2
 800aa26:	f7ff fe21 	bl	800a66c <rshift>
 800aa2a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800aa2e:	1b76      	subs	r6, r6, r5
 800aa30:	2502      	movs	r5, #2
 800aa32:	f1b9 0f00 	cmp.w	r9, #0
 800aa36:	d047      	beq.n	800aac8 <__gethex+0x38c>
 800aa38:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aa3c:	2b02      	cmp	r3, #2
 800aa3e:	d015      	beq.n	800aa6c <__gethex+0x330>
 800aa40:	2b03      	cmp	r3, #3
 800aa42:	d017      	beq.n	800aa74 <__gethex+0x338>
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	d109      	bne.n	800aa5c <__gethex+0x320>
 800aa48:	f019 0f02 	tst.w	r9, #2
 800aa4c:	d006      	beq.n	800aa5c <__gethex+0x320>
 800aa4e:	f8da 3000 	ldr.w	r3, [sl]
 800aa52:	ea49 0903 	orr.w	r9, r9, r3
 800aa56:	f019 0f01 	tst.w	r9, #1
 800aa5a:	d10e      	bne.n	800aa7a <__gethex+0x33e>
 800aa5c:	f045 0510 	orr.w	r5, r5, #16
 800aa60:	e032      	b.n	800aac8 <__gethex+0x38c>
 800aa62:	f04f 0901 	mov.w	r9, #1
 800aa66:	e7d1      	b.n	800aa0c <__gethex+0x2d0>
 800aa68:	2501      	movs	r5, #1
 800aa6a:	e7e2      	b.n	800aa32 <__gethex+0x2f6>
 800aa6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa6e:	f1c3 0301 	rsb	r3, r3, #1
 800aa72:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aa74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d0f0      	beq.n	800aa5c <__gethex+0x320>
 800aa7a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800aa7e:	f104 0314 	add.w	r3, r4, #20
 800aa82:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800aa86:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800aa8a:	f04f 0c00 	mov.w	ip, #0
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa94:	f1b2 3fff 	cmp.w	r2, #4294967295
 800aa98:	d01b      	beq.n	800aad2 <__gethex+0x396>
 800aa9a:	3201      	adds	r2, #1
 800aa9c:	6002      	str	r2, [r0, #0]
 800aa9e:	2d02      	cmp	r5, #2
 800aaa0:	f104 0314 	add.w	r3, r4, #20
 800aaa4:	d13c      	bne.n	800ab20 <__gethex+0x3e4>
 800aaa6:	f8d8 2000 	ldr.w	r2, [r8]
 800aaaa:	3a01      	subs	r2, #1
 800aaac:	42b2      	cmp	r2, r6
 800aaae:	d109      	bne.n	800aac4 <__gethex+0x388>
 800aab0:	1171      	asrs	r1, r6, #5
 800aab2:	2201      	movs	r2, #1
 800aab4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800aab8:	f006 061f 	and.w	r6, r6, #31
 800aabc:	fa02 f606 	lsl.w	r6, r2, r6
 800aac0:	421e      	tst	r6, r3
 800aac2:	d13a      	bne.n	800ab3a <__gethex+0x3fe>
 800aac4:	f045 0520 	orr.w	r5, r5, #32
 800aac8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aaca:	601c      	str	r4, [r3, #0]
 800aacc:	9b02      	ldr	r3, [sp, #8]
 800aace:	601f      	str	r7, [r3, #0]
 800aad0:	e6b0      	b.n	800a834 <__gethex+0xf8>
 800aad2:	4299      	cmp	r1, r3
 800aad4:	f843 cc04 	str.w	ip, [r3, #-4]
 800aad8:	d8d9      	bhi.n	800aa8e <__gethex+0x352>
 800aada:	68a3      	ldr	r3, [r4, #8]
 800aadc:	459b      	cmp	fp, r3
 800aade:	db17      	blt.n	800ab10 <__gethex+0x3d4>
 800aae0:	6861      	ldr	r1, [r4, #4]
 800aae2:	9801      	ldr	r0, [sp, #4]
 800aae4:	3101      	adds	r1, #1
 800aae6:	f000 f9c3 	bl	800ae70 <_Balloc>
 800aaea:	4681      	mov	r9, r0
 800aaec:	b918      	cbnz	r0, 800aaf6 <__gethex+0x3ba>
 800aaee:	4b1a      	ldr	r3, [pc, #104]	@ (800ab58 <__gethex+0x41c>)
 800aaf0:	4602      	mov	r2, r0
 800aaf2:	2184      	movs	r1, #132	@ 0x84
 800aaf4:	e6c5      	b.n	800a882 <__gethex+0x146>
 800aaf6:	6922      	ldr	r2, [r4, #16]
 800aaf8:	3202      	adds	r2, #2
 800aafa:	f104 010c 	add.w	r1, r4, #12
 800aafe:	0092      	lsls	r2, r2, #2
 800ab00:	300c      	adds	r0, #12
 800ab02:	f7fe fefc 	bl	80098fe <memcpy>
 800ab06:	4621      	mov	r1, r4
 800ab08:	9801      	ldr	r0, [sp, #4]
 800ab0a:	f000 f9f1 	bl	800aef0 <_Bfree>
 800ab0e:	464c      	mov	r4, r9
 800ab10:	6923      	ldr	r3, [r4, #16]
 800ab12:	1c5a      	adds	r2, r3, #1
 800ab14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ab18:	6122      	str	r2, [r4, #16]
 800ab1a:	2201      	movs	r2, #1
 800ab1c:	615a      	str	r2, [r3, #20]
 800ab1e:	e7be      	b.n	800aa9e <__gethex+0x362>
 800ab20:	6922      	ldr	r2, [r4, #16]
 800ab22:	455a      	cmp	r2, fp
 800ab24:	dd0b      	ble.n	800ab3e <__gethex+0x402>
 800ab26:	2101      	movs	r1, #1
 800ab28:	4620      	mov	r0, r4
 800ab2a:	f7ff fd9f 	bl	800a66c <rshift>
 800ab2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab32:	3701      	adds	r7, #1
 800ab34:	42bb      	cmp	r3, r7
 800ab36:	f6ff aee0 	blt.w	800a8fa <__gethex+0x1be>
 800ab3a:	2501      	movs	r5, #1
 800ab3c:	e7c2      	b.n	800aac4 <__gethex+0x388>
 800ab3e:	f016 061f 	ands.w	r6, r6, #31
 800ab42:	d0fa      	beq.n	800ab3a <__gethex+0x3fe>
 800ab44:	4453      	add	r3, sl
 800ab46:	f1c6 0620 	rsb	r6, r6, #32
 800ab4a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ab4e:	f000 fa81 	bl	800b054 <__hi0bits>
 800ab52:	42b0      	cmp	r0, r6
 800ab54:	dbe7      	blt.n	800ab26 <__gethex+0x3ea>
 800ab56:	e7f0      	b.n	800ab3a <__gethex+0x3fe>
 800ab58:	0800c511 	.word	0x0800c511

0800ab5c <L_shift>:
 800ab5c:	f1c2 0208 	rsb	r2, r2, #8
 800ab60:	0092      	lsls	r2, r2, #2
 800ab62:	b570      	push	{r4, r5, r6, lr}
 800ab64:	f1c2 0620 	rsb	r6, r2, #32
 800ab68:	6843      	ldr	r3, [r0, #4]
 800ab6a:	6804      	ldr	r4, [r0, #0]
 800ab6c:	fa03 f506 	lsl.w	r5, r3, r6
 800ab70:	432c      	orrs	r4, r5
 800ab72:	40d3      	lsrs	r3, r2
 800ab74:	6004      	str	r4, [r0, #0]
 800ab76:	f840 3f04 	str.w	r3, [r0, #4]!
 800ab7a:	4288      	cmp	r0, r1
 800ab7c:	d3f4      	bcc.n	800ab68 <L_shift+0xc>
 800ab7e:	bd70      	pop	{r4, r5, r6, pc}

0800ab80 <__match>:
 800ab80:	b530      	push	{r4, r5, lr}
 800ab82:	6803      	ldr	r3, [r0, #0]
 800ab84:	3301      	adds	r3, #1
 800ab86:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab8a:	b914      	cbnz	r4, 800ab92 <__match+0x12>
 800ab8c:	6003      	str	r3, [r0, #0]
 800ab8e:	2001      	movs	r0, #1
 800ab90:	bd30      	pop	{r4, r5, pc}
 800ab92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab96:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ab9a:	2d19      	cmp	r5, #25
 800ab9c:	bf98      	it	ls
 800ab9e:	3220      	addls	r2, #32
 800aba0:	42a2      	cmp	r2, r4
 800aba2:	d0f0      	beq.n	800ab86 <__match+0x6>
 800aba4:	2000      	movs	r0, #0
 800aba6:	e7f3      	b.n	800ab90 <__match+0x10>

0800aba8 <__hexnan>:
 800aba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abac:	680b      	ldr	r3, [r1, #0]
 800abae:	6801      	ldr	r1, [r0, #0]
 800abb0:	115e      	asrs	r6, r3, #5
 800abb2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800abb6:	f013 031f 	ands.w	r3, r3, #31
 800abba:	b087      	sub	sp, #28
 800abbc:	bf18      	it	ne
 800abbe:	3604      	addne	r6, #4
 800abc0:	2500      	movs	r5, #0
 800abc2:	1f37      	subs	r7, r6, #4
 800abc4:	4682      	mov	sl, r0
 800abc6:	4690      	mov	r8, r2
 800abc8:	9301      	str	r3, [sp, #4]
 800abca:	f846 5c04 	str.w	r5, [r6, #-4]
 800abce:	46b9      	mov	r9, r7
 800abd0:	463c      	mov	r4, r7
 800abd2:	9502      	str	r5, [sp, #8]
 800abd4:	46ab      	mov	fp, r5
 800abd6:	784a      	ldrb	r2, [r1, #1]
 800abd8:	1c4b      	adds	r3, r1, #1
 800abda:	9303      	str	r3, [sp, #12]
 800abdc:	b342      	cbz	r2, 800ac30 <__hexnan+0x88>
 800abde:	4610      	mov	r0, r2
 800abe0:	9105      	str	r1, [sp, #20]
 800abe2:	9204      	str	r2, [sp, #16]
 800abe4:	f7ff fd94 	bl	800a710 <__hexdig_fun>
 800abe8:	2800      	cmp	r0, #0
 800abea:	d151      	bne.n	800ac90 <__hexnan+0xe8>
 800abec:	9a04      	ldr	r2, [sp, #16]
 800abee:	9905      	ldr	r1, [sp, #20]
 800abf0:	2a20      	cmp	r2, #32
 800abf2:	d818      	bhi.n	800ac26 <__hexnan+0x7e>
 800abf4:	9b02      	ldr	r3, [sp, #8]
 800abf6:	459b      	cmp	fp, r3
 800abf8:	dd13      	ble.n	800ac22 <__hexnan+0x7a>
 800abfa:	454c      	cmp	r4, r9
 800abfc:	d206      	bcs.n	800ac0c <__hexnan+0x64>
 800abfe:	2d07      	cmp	r5, #7
 800ac00:	dc04      	bgt.n	800ac0c <__hexnan+0x64>
 800ac02:	462a      	mov	r2, r5
 800ac04:	4649      	mov	r1, r9
 800ac06:	4620      	mov	r0, r4
 800ac08:	f7ff ffa8 	bl	800ab5c <L_shift>
 800ac0c:	4544      	cmp	r4, r8
 800ac0e:	d952      	bls.n	800acb6 <__hexnan+0x10e>
 800ac10:	2300      	movs	r3, #0
 800ac12:	f1a4 0904 	sub.w	r9, r4, #4
 800ac16:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac1a:	f8cd b008 	str.w	fp, [sp, #8]
 800ac1e:	464c      	mov	r4, r9
 800ac20:	461d      	mov	r5, r3
 800ac22:	9903      	ldr	r1, [sp, #12]
 800ac24:	e7d7      	b.n	800abd6 <__hexnan+0x2e>
 800ac26:	2a29      	cmp	r2, #41	@ 0x29
 800ac28:	d157      	bne.n	800acda <__hexnan+0x132>
 800ac2a:	3102      	adds	r1, #2
 800ac2c:	f8ca 1000 	str.w	r1, [sl]
 800ac30:	f1bb 0f00 	cmp.w	fp, #0
 800ac34:	d051      	beq.n	800acda <__hexnan+0x132>
 800ac36:	454c      	cmp	r4, r9
 800ac38:	d206      	bcs.n	800ac48 <__hexnan+0xa0>
 800ac3a:	2d07      	cmp	r5, #7
 800ac3c:	dc04      	bgt.n	800ac48 <__hexnan+0xa0>
 800ac3e:	462a      	mov	r2, r5
 800ac40:	4649      	mov	r1, r9
 800ac42:	4620      	mov	r0, r4
 800ac44:	f7ff ff8a 	bl	800ab5c <L_shift>
 800ac48:	4544      	cmp	r4, r8
 800ac4a:	d936      	bls.n	800acba <__hexnan+0x112>
 800ac4c:	f1a8 0204 	sub.w	r2, r8, #4
 800ac50:	4623      	mov	r3, r4
 800ac52:	f853 1b04 	ldr.w	r1, [r3], #4
 800ac56:	f842 1f04 	str.w	r1, [r2, #4]!
 800ac5a:	429f      	cmp	r7, r3
 800ac5c:	d2f9      	bcs.n	800ac52 <__hexnan+0xaa>
 800ac5e:	1b3b      	subs	r3, r7, r4
 800ac60:	f023 0303 	bic.w	r3, r3, #3
 800ac64:	3304      	adds	r3, #4
 800ac66:	3401      	adds	r4, #1
 800ac68:	3e03      	subs	r6, #3
 800ac6a:	42b4      	cmp	r4, r6
 800ac6c:	bf88      	it	hi
 800ac6e:	2304      	movhi	r3, #4
 800ac70:	4443      	add	r3, r8
 800ac72:	2200      	movs	r2, #0
 800ac74:	f843 2b04 	str.w	r2, [r3], #4
 800ac78:	429f      	cmp	r7, r3
 800ac7a:	d2fb      	bcs.n	800ac74 <__hexnan+0xcc>
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	b91b      	cbnz	r3, 800ac88 <__hexnan+0xe0>
 800ac80:	4547      	cmp	r7, r8
 800ac82:	d128      	bne.n	800acd6 <__hexnan+0x12e>
 800ac84:	2301      	movs	r3, #1
 800ac86:	603b      	str	r3, [r7, #0]
 800ac88:	2005      	movs	r0, #5
 800ac8a:	b007      	add	sp, #28
 800ac8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac90:	3501      	adds	r5, #1
 800ac92:	2d08      	cmp	r5, #8
 800ac94:	f10b 0b01 	add.w	fp, fp, #1
 800ac98:	dd06      	ble.n	800aca8 <__hexnan+0x100>
 800ac9a:	4544      	cmp	r4, r8
 800ac9c:	d9c1      	bls.n	800ac22 <__hexnan+0x7a>
 800ac9e:	2300      	movs	r3, #0
 800aca0:	f844 3c04 	str.w	r3, [r4, #-4]
 800aca4:	2501      	movs	r5, #1
 800aca6:	3c04      	subs	r4, #4
 800aca8:	6822      	ldr	r2, [r4, #0]
 800acaa:	f000 000f 	and.w	r0, r0, #15
 800acae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800acb2:	6020      	str	r0, [r4, #0]
 800acb4:	e7b5      	b.n	800ac22 <__hexnan+0x7a>
 800acb6:	2508      	movs	r5, #8
 800acb8:	e7b3      	b.n	800ac22 <__hexnan+0x7a>
 800acba:	9b01      	ldr	r3, [sp, #4]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d0dd      	beq.n	800ac7c <__hexnan+0xd4>
 800acc0:	f1c3 0320 	rsb	r3, r3, #32
 800acc4:	f04f 32ff 	mov.w	r2, #4294967295
 800acc8:	40da      	lsrs	r2, r3
 800acca:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800acce:	4013      	ands	r3, r2
 800acd0:	f846 3c04 	str.w	r3, [r6, #-4]
 800acd4:	e7d2      	b.n	800ac7c <__hexnan+0xd4>
 800acd6:	3f04      	subs	r7, #4
 800acd8:	e7d0      	b.n	800ac7c <__hexnan+0xd4>
 800acda:	2004      	movs	r0, #4
 800acdc:	e7d5      	b.n	800ac8a <__hexnan+0xe2>
	...

0800ace0 <malloc>:
 800ace0:	4b02      	ldr	r3, [pc, #8]	@ (800acec <malloc+0xc>)
 800ace2:	4601      	mov	r1, r0
 800ace4:	6818      	ldr	r0, [r3, #0]
 800ace6:	f000 b825 	b.w	800ad34 <_malloc_r>
 800acea:	bf00      	nop
 800acec:	20000194 	.word	0x20000194

0800acf0 <sbrk_aligned>:
 800acf0:	b570      	push	{r4, r5, r6, lr}
 800acf2:	4e0f      	ldr	r6, [pc, #60]	@ (800ad30 <sbrk_aligned+0x40>)
 800acf4:	460c      	mov	r4, r1
 800acf6:	6831      	ldr	r1, [r6, #0]
 800acf8:	4605      	mov	r5, r0
 800acfa:	b911      	cbnz	r1, 800ad02 <sbrk_aligned+0x12>
 800acfc:	f000 ff94 	bl	800bc28 <_sbrk_r>
 800ad00:	6030      	str	r0, [r6, #0]
 800ad02:	4621      	mov	r1, r4
 800ad04:	4628      	mov	r0, r5
 800ad06:	f000 ff8f 	bl	800bc28 <_sbrk_r>
 800ad0a:	1c43      	adds	r3, r0, #1
 800ad0c:	d103      	bne.n	800ad16 <sbrk_aligned+0x26>
 800ad0e:	f04f 34ff 	mov.w	r4, #4294967295
 800ad12:	4620      	mov	r0, r4
 800ad14:	bd70      	pop	{r4, r5, r6, pc}
 800ad16:	1cc4      	adds	r4, r0, #3
 800ad18:	f024 0403 	bic.w	r4, r4, #3
 800ad1c:	42a0      	cmp	r0, r4
 800ad1e:	d0f8      	beq.n	800ad12 <sbrk_aligned+0x22>
 800ad20:	1a21      	subs	r1, r4, r0
 800ad22:	4628      	mov	r0, r5
 800ad24:	f000 ff80 	bl	800bc28 <_sbrk_r>
 800ad28:	3001      	adds	r0, #1
 800ad2a:	d1f2      	bne.n	800ad12 <sbrk_aligned+0x22>
 800ad2c:	e7ef      	b.n	800ad0e <sbrk_aligned+0x1e>
 800ad2e:	bf00      	nop
 800ad30:	200053dc 	.word	0x200053dc

0800ad34 <_malloc_r>:
 800ad34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad38:	1ccd      	adds	r5, r1, #3
 800ad3a:	f025 0503 	bic.w	r5, r5, #3
 800ad3e:	3508      	adds	r5, #8
 800ad40:	2d0c      	cmp	r5, #12
 800ad42:	bf38      	it	cc
 800ad44:	250c      	movcc	r5, #12
 800ad46:	2d00      	cmp	r5, #0
 800ad48:	4606      	mov	r6, r0
 800ad4a:	db01      	blt.n	800ad50 <_malloc_r+0x1c>
 800ad4c:	42a9      	cmp	r1, r5
 800ad4e:	d904      	bls.n	800ad5a <_malloc_r+0x26>
 800ad50:	230c      	movs	r3, #12
 800ad52:	6033      	str	r3, [r6, #0]
 800ad54:	2000      	movs	r0, #0
 800ad56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad5a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae30 <_malloc_r+0xfc>
 800ad5e:	f000 f87b 	bl	800ae58 <__malloc_lock>
 800ad62:	f8d8 3000 	ldr.w	r3, [r8]
 800ad66:	461c      	mov	r4, r3
 800ad68:	bb44      	cbnz	r4, 800adbc <_malloc_r+0x88>
 800ad6a:	4629      	mov	r1, r5
 800ad6c:	4630      	mov	r0, r6
 800ad6e:	f7ff ffbf 	bl	800acf0 <sbrk_aligned>
 800ad72:	1c43      	adds	r3, r0, #1
 800ad74:	4604      	mov	r4, r0
 800ad76:	d158      	bne.n	800ae2a <_malloc_r+0xf6>
 800ad78:	f8d8 4000 	ldr.w	r4, [r8]
 800ad7c:	4627      	mov	r7, r4
 800ad7e:	2f00      	cmp	r7, #0
 800ad80:	d143      	bne.n	800ae0a <_malloc_r+0xd6>
 800ad82:	2c00      	cmp	r4, #0
 800ad84:	d04b      	beq.n	800ae1e <_malloc_r+0xea>
 800ad86:	6823      	ldr	r3, [r4, #0]
 800ad88:	4639      	mov	r1, r7
 800ad8a:	4630      	mov	r0, r6
 800ad8c:	eb04 0903 	add.w	r9, r4, r3
 800ad90:	f000 ff4a 	bl	800bc28 <_sbrk_r>
 800ad94:	4581      	cmp	r9, r0
 800ad96:	d142      	bne.n	800ae1e <_malloc_r+0xea>
 800ad98:	6821      	ldr	r1, [r4, #0]
 800ad9a:	1a6d      	subs	r5, r5, r1
 800ad9c:	4629      	mov	r1, r5
 800ad9e:	4630      	mov	r0, r6
 800ada0:	f7ff ffa6 	bl	800acf0 <sbrk_aligned>
 800ada4:	3001      	adds	r0, #1
 800ada6:	d03a      	beq.n	800ae1e <_malloc_r+0xea>
 800ada8:	6823      	ldr	r3, [r4, #0]
 800adaa:	442b      	add	r3, r5
 800adac:	6023      	str	r3, [r4, #0]
 800adae:	f8d8 3000 	ldr.w	r3, [r8]
 800adb2:	685a      	ldr	r2, [r3, #4]
 800adb4:	bb62      	cbnz	r2, 800ae10 <_malloc_r+0xdc>
 800adb6:	f8c8 7000 	str.w	r7, [r8]
 800adba:	e00f      	b.n	800addc <_malloc_r+0xa8>
 800adbc:	6822      	ldr	r2, [r4, #0]
 800adbe:	1b52      	subs	r2, r2, r5
 800adc0:	d420      	bmi.n	800ae04 <_malloc_r+0xd0>
 800adc2:	2a0b      	cmp	r2, #11
 800adc4:	d917      	bls.n	800adf6 <_malloc_r+0xc2>
 800adc6:	1961      	adds	r1, r4, r5
 800adc8:	42a3      	cmp	r3, r4
 800adca:	6025      	str	r5, [r4, #0]
 800adcc:	bf18      	it	ne
 800adce:	6059      	strne	r1, [r3, #4]
 800add0:	6863      	ldr	r3, [r4, #4]
 800add2:	bf08      	it	eq
 800add4:	f8c8 1000 	streq.w	r1, [r8]
 800add8:	5162      	str	r2, [r4, r5]
 800adda:	604b      	str	r3, [r1, #4]
 800addc:	4630      	mov	r0, r6
 800adde:	f000 f841 	bl	800ae64 <__malloc_unlock>
 800ade2:	f104 000b 	add.w	r0, r4, #11
 800ade6:	1d23      	adds	r3, r4, #4
 800ade8:	f020 0007 	bic.w	r0, r0, #7
 800adec:	1ac2      	subs	r2, r0, r3
 800adee:	bf1c      	itt	ne
 800adf0:	1a1b      	subne	r3, r3, r0
 800adf2:	50a3      	strne	r3, [r4, r2]
 800adf4:	e7af      	b.n	800ad56 <_malloc_r+0x22>
 800adf6:	6862      	ldr	r2, [r4, #4]
 800adf8:	42a3      	cmp	r3, r4
 800adfa:	bf0c      	ite	eq
 800adfc:	f8c8 2000 	streq.w	r2, [r8]
 800ae00:	605a      	strne	r2, [r3, #4]
 800ae02:	e7eb      	b.n	800addc <_malloc_r+0xa8>
 800ae04:	4623      	mov	r3, r4
 800ae06:	6864      	ldr	r4, [r4, #4]
 800ae08:	e7ae      	b.n	800ad68 <_malloc_r+0x34>
 800ae0a:	463c      	mov	r4, r7
 800ae0c:	687f      	ldr	r7, [r7, #4]
 800ae0e:	e7b6      	b.n	800ad7e <_malloc_r+0x4a>
 800ae10:	461a      	mov	r2, r3
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	42a3      	cmp	r3, r4
 800ae16:	d1fb      	bne.n	800ae10 <_malloc_r+0xdc>
 800ae18:	2300      	movs	r3, #0
 800ae1a:	6053      	str	r3, [r2, #4]
 800ae1c:	e7de      	b.n	800addc <_malloc_r+0xa8>
 800ae1e:	230c      	movs	r3, #12
 800ae20:	6033      	str	r3, [r6, #0]
 800ae22:	4630      	mov	r0, r6
 800ae24:	f000 f81e 	bl	800ae64 <__malloc_unlock>
 800ae28:	e794      	b.n	800ad54 <_malloc_r+0x20>
 800ae2a:	6005      	str	r5, [r0, #0]
 800ae2c:	e7d6      	b.n	800addc <_malloc_r+0xa8>
 800ae2e:	bf00      	nop
 800ae30:	200053e0 	.word	0x200053e0

0800ae34 <__ascii_mbtowc>:
 800ae34:	b082      	sub	sp, #8
 800ae36:	b901      	cbnz	r1, 800ae3a <__ascii_mbtowc+0x6>
 800ae38:	a901      	add	r1, sp, #4
 800ae3a:	b142      	cbz	r2, 800ae4e <__ascii_mbtowc+0x1a>
 800ae3c:	b14b      	cbz	r3, 800ae52 <__ascii_mbtowc+0x1e>
 800ae3e:	7813      	ldrb	r3, [r2, #0]
 800ae40:	600b      	str	r3, [r1, #0]
 800ae42:	7812      	ldrb	r2, [r2, #0]
 800ae44:	1e10      	subs	r0, r2, #0
 800ae46:	bf18      	it	ne
 800ae48:	2001      	movne	r0, #1
 800ae4a:	b002      	add	sp, #8
 800ae4c:	4770      	bx	lr
 800ae4e:	4610      	mov	r0, r2
 800ae50:	e7fb      	b.n	800ae4a <__ascii_mbtowc+0x16>
 800ae52:	f06f 0001 	mvn.w	r0, #1
 800ae56:	e7f8      	b.n	800ae4a <__ascii_mbtowc+0x16>

0800ae58 <__malloc_lock>:
 800ae58:	4801      	ldr	r0, [pc, #4]	@ (800ae60 <__malloc_lock+0x8>)
 800ae5a:	f7fe bd4e 	b.w	80098fa <__retarget_lock_acquire_recursive>
 800ae5e:	bf00      	nop
 800ae60:	200053d8 	.word	0x200053d8

0800ae64 <__malloc_unlock>:
 800ae64:	4801      	ldr	r0, [pc, #4]	@ (800ae6c <__malloc_unlock+0x8>)
 800ae66:	f7fe bd49 	b.w	80098fc <__retarget_lock_release_recursive>
 800ae6a:	bf00      	nop
 800ae6c:	200053d8 	.word	0x200053d8

0800ae70 <_Balloc>:
 800ae70:	b570      	push	{r4, r5, r6, lr}
 800ae72:	69c6      	ldr	r6, [r0, #28]
 800ae74:	4604      	mov	r4, r0
 800ae76:	460d      	mov	r5, r1
 800ae78:	b976      	cbnz	r6, 800ae98 <_Balloc+0x28>
 800ae7a:	2010      	movs	r0, #16
 800ae7c:	f7ff ff30 	bl	800ace0 <malloc>
 800ae80:	4602      	mov	r2, r0
 800ae82:	61e0      	str	r0, [r4, #28]
 800ae84:	b920      	cbnz	r0, 800ae90 <_Balloc+0x20>
 800ae86:	4b18      	ldr	r3, [pc, #96]	@ (800aee8 <_Balloc+0x78>)
 800ae88:	4818      	ldr	r0, [pc, #96]	@ (800aeec <_Balloc+0x7c>)
 800ae8a:	216b      	movs	r1, #107	@ 0x6b
 800ae8c:	f000 fedc 	bl	800bc48 <__assert_func>
 800ae90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae94:	6006      	str	r6, [r0, #0]
 800ae96:	60c6      	str	r6, [r0, #12]
 800ae98:	69e6      	ldr	r6, [r4, #28]
 800ae9a:	68f3      	ldr	r3, [r6, #12]
 800ae9c:	b183      	cbz	r3, 800aec0 <_Balloc+0x50>
 800ae9e:	69e3      	ldr	r3, [r4, #28]
 800aea0:	68db      	ldr	r3, [r3, #12]
 800aea2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aea6:	b9b8      	cbnz	r0, 800aed8 <_Balloc+0x68>
 800aea8:	2101      	movs	r1, #1
 800aeaa:	fa01 f605 	lsl.w	r6, r1, r5
 800aeae:	1d72      	adds	r2, r6, #5
 800aeb0:	0092      	lsls	r2, r2, #2
 800aeb2:	4620      	mov	r0, r4
 800aeb4:	f000 fee6 	bl	800bc84 <_calloc_r>
 800aeb8:	b160      	cbz	r0, 800aed4 <_Balloc+0x64>
 800aeba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aebe:	e00e      	b.n	800aede <_Balloc+0x6e>
 800aec0:	2221      	movs	r2, #33	@ 0x21
 800aec2:	2104      	movs	r1, #4
 800aec4:	4620      	mov	r0, r4
 800aec6:	f000 fedd 	bl	800bc84 <_calloc_r>
 800aeca:	69e3      	ldr	r3, [r4, #28]
 800aecc:	60f0      	str	r0, [r6, #12]
 800aece:	68db      	ldr	r3, [r3, #12]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d1e4      	bne.n	800ae9e <_Balloc+0x2e>
 800aed4:	2000      	movs	r0, #0
 800aed6:	bd70      	pop	{r4, r5, r6, pc}
 800aed8:	6802      	ldr	r2, [r0, #0]
 800aeda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aede:	2300      	movs	r3, #0
 800aee0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aee4:	e7f7      	b.n	800aed6 <_Balloc+0x66>
 800aee6:	bf00      	nop
 800aee8:	0800c4a2 	.word	0x0800c4a2
 800aeec:	0800c582 	.word	0x0800c582

0800aef0 <_Bfree>:
 800aef0:	b570      	push	{r4, r5, r6, lr}
 800aef2:	69c6      	ldr	r6, [r0, #28]
 800aef4:	4605      	mov	r5, r0
 800aef6:	460c      	mov	r4, r1
 800aef8:	b976      	cbnz	r6, 800af18 <_Bfree+0x28>
 800aefa:	2010      	movs	r0, #16
 800aefc:	f7ff fef0 	bl	800ace0 <malloc>
 800af00:	4602      	mov	r2, r0
 800af02:	61e8      	str	r0, [r5, #28]
 800af04:	b920      	cbnz	r0, 800af10 <_Bfree+0x20>
 800af06:	4b09      	ldr	r3, [pc, #36]	@ (800af2c <_Bfree+0x3c>)
 800af08:	4809      	ldr	r0, [pc, #36]	@ (800af30 <_Bfree+0x40>)
 800af0a:	218f      	movs	r1, #143	@ 0x8f
 800af0c:	f000 fe9c 	bl	800bc48 <__assert_func>
 800af10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af14:	6006      	str	r6, [r0, #0]
 800af16:	60c6      	str	r6, [r0, #12]
 800af18:	b13c      	cbz	r4, 800af2a <_Bfree+0x3a>
 800af1a:	69eb      	ldr	r3, [r5, #28]
 800af1c:	6862      	ldr	r2, [r4, #4]
 800af1e:	68db      	ldr	r3, [r3, #12]
 800af20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800af24:	6021      	str	r1, [r4, #0]
 800af26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800af2a:	bd70      	pop	{r4, r5, r6, pc}
 800af2c:	0800c4a2 	.word	0x0800c4a2
 800af30:	0800c582 	.word	0x0800c582

0800af34 <__multadd>:
 800af34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af38:	690d      	ldr	r5, [r1, #16]
 800af3a:	4607      	mov	r7, r0
 800af3c:	460c      	mov	r4, r1
 800af3e:	461e      	mov	r6, r3
 800af40:	f101 0c14 	add.w	ip, r1, #20
 800af44:	2000      	movs	r0, #0
 800af46:	f8dc 3000 	ldr.w	r3, [ip]
 800af4a:	b299      	uxth	r1, r3
 800af4c:	fb02 6101 	mla	r1, r2, r1, r6
 800af50:	0c1e      	lsrs	r6, r3, #16
 800af52:	0c0b      	lsrs	r3, r1, #16
 800af54:	fb02 3306 	mla	r3, r2, r6, r3
 800af58:	b289      	uxth	r1, r1
 800af5a:	3001      	adds	r0, #1
 800af5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800af60:	4285      	cmp	r5, r0
 800af62:	f84c 1b04 	str.w	r1, [ip], #4
 800af66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800af6a:	dcec      	bgt.n	800af46 <__multadd+0x12>
 800af6c:	b30e      	cbz	r6, 800afb2 <__multadd+0x7e>
 800af6e:	68a3      	ldr	r3, [r4, #8]
 800af70:	42ab      	cmp	r3, r5
 800af72:	dc19      	bgt.n	800afa8 <__multadd+0x74>
 800af74:	6861      	ldr	r1, [r4, #4]
 800af76:	4638      	mov	r0, r7
 800af78:	3101      	adds	r1, #1
 800af7a:	f7ff ff79 	bl	800ae70 <_Balloc>
 800af7e:	4680      	mov	r8, r0
 800af80:	b928      	cbnz	r0, 800af8e <__multadd+0x5a>
 800af82:	4602      	mov	r2, r0
 800af84:	4b0c      	ldr	r3, [pc, #48]	@ (800afb8 <__multadd+0x84>)
 800af86:	480d      	ldr	r0, [pc, #52]	@ (800afbc <__multadd+0x88>)
 800af88:	21ba      	movs	r1, #186	@ 0xba
 800af8a:	f000 fe5d 	bl	800bc48 <__assert_func>
 800af8e:	6922      	ldr	r2, [r4, #16]
 800af90:	3202      	adds	r2, #2
 800af92:	f104 010c 	add.w	r1, r4, #12
 800af96:	0092      	lsls	r2, r2, #2
 800af98:	300c      	adds	r0, #12
 800af9a:	f7fe fcb0 	bl	80098fe <memcpy>
 800af9e:	4621      	mov	r1, r4
 800afa0:	4638      	mov	r0, r7
 800afa2:	f7ff ffa5 	bl	800aef0 <_Bfree>
 800afa6:	4644      	mov	r4, r8
 800afa8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800afac:	3501      	adds	r5, #1
 800afae:	615e      	str	r6, [r3, #20]
 800afb0:	6125      	str	r5, [r4, #16]
 800afb2:	4620      	mov	r0, r4
 800afb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afb8:	0800c511 	.word	0x0800c511
 800afbc:	0800c582 	.word	0x0800c582

0800afc0 <__s2b>:
 800afc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afc4:	460c      	mov	r4, r1
 800afc6:	4615      	mov	r5, r2
 800afc8:	461f      	mov	r7, r3
 800afca:	2209      	movs	r2, #9
 800afcc:	3308      	adds	r3, #8
 800afce:	4606      	mov	r6, r0
 800afd0:	fb93 f3f2 	sdiv	r3, r3, r2
 800afd4:	2100      	movs	r1, #0
 800afd6:	2201      	movs	r2, #1
 800afd8:	429a      	cmp	r2, r3
 800afda:	db09      	blt.n	800aff0 <__s2b+0x30>
 800afdc:	4630      	mov	r0, r6
 800afde:	f7ff ff47 	bl	800ae70 <_Balloc>
 800afe2:	b940      	cbnz	r0, 800aff6 <__s2b+0x36>
 800afe4:	4602      	mov	r2, r0
 800afe6:	4b19      	ldr	r3, [pc, #100]	@ (800b04c <__s2b+0x8c>)
 800afe8:	4819      	ldr	r0, [pc, #100]	@ (800b050 <__s2b+0x90>)
 800afea:	21d3      	movs	r1, #211	@ 0xd3
 800afec:	f000 fe2c 	bl	800bc48 <__assert_func>
 800aff0:	0052      	lsls	r2, r2, #1
 800aff2:	3101      	adds	r1, #1
 800aff4:	e7f0      	b.n	800afd8 <__s2b+0x18>
 800aff6:	9b08      	ldr	r3, [sp, #32]
 800aff8:	6143      	str	r3, [r0, #20]
 800affa:	2d09      	cmp	r5, #9
 800affc:	f04f 0301 	mov.w	r3, #1
 800b000:	6103      	str	r3, [r0, #16]
 800b002:	dd16      	ble.n	800b032 <__s2b+0x72>
 800b004:	f104 0909 	add.w	r9, r4, #9
 800b008:	46c8      	mov	r8, r9
 800b00a:	442c      	add	r4, r5
 800b00c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b010:	4601      	mov	r1, r0
 800b012:	3b30      	subs	r3, #48	@ 0x30
 800b014:	220a      	movs	r2, #10
 800b016:	4630      	mov	r0, r6
 800b018:	f7ff ff8c 	bl	800af34 <__multadd>
 800b01c:	45a0      	cmp	r8, r4
 800b01e:	d1f5      	bne.n	800b00c <__s2b+0x4c>
 800b020:	f1a5 0408 	sub.w	r4, r5, #8
 800b024:	444c      	add	r4, r9
 800b026:	1b2d      	subs	r5, r5, r4
 800b028:	1963      	adds	r3, r4, r5
 800b02a:	42bb      	cmp	r3, r7
 800b02c:	db04      	blt.n	800b038 <__s2b+0x78>
 800b02e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b032:	340a      	adds	r4, #10
 800b034:	2509      	movs	r5, #9
 800b036:	e7f6      	b.n	800b026 <__s2b+0x66>
 800b038:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b03c:	4601      	mov	r1, r0
 800b03e:	3b30      	subs	r3, #48	@ 0x30
 800b040:	220a      	movs	r2, #10
 800b042:	4630      	mov	r0, r6
 800b044:	f7ff ff76 	bl	800af34 <__multadd>
 800b048:	e7ee      	b.n	800b028 <__s2b+0x68>
 800b04a:	bf00      	nop
 800b04c:	0800c511 	.word	0x0800c511
 800b050:	0800c582 	.word	0x0800c582

0800b054 <__hi0bits>:
 800b054:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b058:	4603      	mov	r3, r0
 800b05a:	bf36      	itet	cc
 800b05c:	0403      	lslcc	r3, r0, #16
 800b05e:	2000      	movcs	r0, #0
 800b060:	2010      	movcc	r0, #16
 800b062:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b066:	bf3c      	itt	cc
 800b068:	021b      	lslcc	r3, r3, #8
 800b06a:	3008      	addcc	r0, #8
 800b06c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b070:	bf3c      	itt	cc
 800b072:	011b      	lslcc	r3, r3, #4
 800b074:	3004      	addcc	r0, #4
 800b076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b07a:	bf3c      	itt	cc
 800b07c:	009b      	lslcc	r3, r3, #2
 800b07e:	3002      	addcc	r0, #2
 800b080:	2b00      	cmp	r3, #0
 800b082:	db05      	blt.n	800b090 <__hi0bits+0x3c>
 800b084:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b088:	f100 0001 	add.w	r0, r0, #1
 800b08c:	bf08      	it	eq
 800b08e:	2020      	moveq	r0, #32
 800b090:	4770      	bx	lr

0800b092 <__lo0bits>:
 800b092:	6803      	ldr	r3, [r0, #0]
 800b094:	4602      	mov	r2, r0
 800b096:	f013 0007 	ands.w	r0, r3, #7
 800b09a:	d00b      	beq.n	800b0b4 <__lo0bits+0x22>
 800b09c:	07d9      	lsls	r1, r3, #31
 800b09e:	d421      	bmi.n	800b0e4 <__lo0bits+0x52>
 800b0a0:	0798      	lsls	r0, r3, #30
 800b0a2:	bf49      	itett	mi
 800b0a4:	085b      	lsrmi	r3, r3, #1
 800b0a6:	089b      	lsrpl	r3, r3, #2
 800b0a8:	2001      	movmi	r0, #1
 800b0aa:	6013      	strmi	r3, [r2, #0]
 800b0ac:	bf5c      	itt	pl
 800b0ae:	6013      	strpl	r3, [r2, #0]
 800b0b0:	2002      	movpl	r0, #2
 800b0b2:	4770      	bx	lr
 800b0b4:	b299      	uxth	r1, r3
 800b0b6:	b909      	cbnz	r1, 800b0bc <__lo0bits+0x2a>
 800b0b8:	0c1b      	lsrs	r3, r3, #16
 800b0ba:	2010      	movs	r0, #16
 800b0bc:	b2d9      	uxtb	r1, r3
 800b0be:	b909      	cbnz	r1, 800b0c4 <__lo0bits+0x32>
 800b0c0:	3008      	adds	r0, #8
 800b0c2:	0a1b      	lsrs	r3, r3, #8
 800b0c4:	0719      	lsls	r1, r3, #28
 800b0c6:	bf04      	itt	eq
 800b0c8:	091b      	lsreq	r3, r3, #4
 800b0ca:	3004      	addeq	r0, #4
 800b0cc:	0799      	lsls	r1, r3, #30
 800b0ce:	bf04      	itt	eq
 800b0d0:	089b      	lsreq	r3, r3, #2
 800b0d2:	3002      	addeq	r0, #2
 800b0d4:	07d9      	lsls	r1, r3, #31
 800b0d6:	d403      	bmi.n	800b0e0 <__lo0bits+0x4e>
 800b0d8:	085b      	lsrs	r3, r3, #1
 800b0da:	f100 0001 	add.w	r0, r0, #1
 800b0de:	d003      	beq.n	800b0e8 <__lo0bits+0x56>
 800b0e0:	6013      	str	r3, [r2, #0]
 800b0e2:	4770      	bx	lr
 800b0e4:	2000      	movs	r0, #0
 800b0e6:	4770      	bx	lr
 800b0e8:	2020      	movs	r0, #32
 800b0ea:	4770      	bx	lr

0800b0ec <__i2b>:
 800b0ec:	b510      	push	{r4, lr}
 800b0ee:	460c      	mov	r4, r1
 800b0f0:	2101      	movs	r1, #1
 800b0f2:	f7ff febd 	bl	800ae70 <_Balloc>
 800b0f6:	4602      	mov	r2, r0
 800b0f8:	b928      	cbnz	r0, 800b106 <__i2b+0x1a>
 800b0fa:	4b05      	ldr	r3, [pc, #20]	@ (800b110 <__i2b+0x24>)
 800b0fc:	4805      	ldr	r0, [pc, #20]	@ (800b114 <__i2b+0x28>)
 800b0fe:	f240 1145 	movw	r1, #325	@ 0x145
 800b102:	f000 fda1 	bl	800bc48 <__assert_func>
 800b106:	2301      	movs	r3, #1
 800b108:	6144      	str	r4, [r0, #20]
 800b10a:	6103      	str	r3, [r0, #16]
 800b10c:	bd10      	pop	{r4, pc}
 800b10e:	bf00      	nop
 800b110:	0800c511 	.word	0x0800c511
 800b114:	0800c582 	.word	0x0800c582

0800b118 <__multiply>:
 800b118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b11c:	4614      	mov	r4, r2
 800b11e:	690a      	ldr	r2, [r1, #16]
 800b120:	6923      	ldr	r3, [r4, #16]
 800b122:	429a      	cmp	r2, r3
 800b124:	bfa8      	it	ge
 800b126:	4623      	movge	r3, r4
 800b128:	460f      	mov	r7, r1
 800b12a:	bfa4      	itt	ge
 800b12c:	460c      	movge	r4, r1
 800b12e:	461f      	movge	r7, r3
 800b130:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b134:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b138:	68a3      	ldr	r3, [r4, #8]
 800b13a:	6861      	ldr	r1, [r4, #4]
 800b13c:	eb0a 0609 	add.w	r6, sl, r9
 800b140:	42b3      	cmp	r3, r6
 800b142:	b085      	sub	sp, #20
 800b144:	bfb8      	it	lt
 800b146:	3101      	addlt	r1, #1
 800b148:	f7ff fe92 	bl	800ae70 <_Balloc>
 800b14c:	b930      	cbnz	r0, 800b15c <__multiply+0x44>
 800b14e:	4602      	mov	r2, r0
 800b150:	4b44      	ldr	r3, [pc, #272]	@ (800b264 <__multiply+0x14c>)
 800b152:	4845      	ldr	r0, [pc, #276]	@ (800b268 <__multiply+0x150>)
 800b154:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b158:	f000 fd76 	bl	800bc48 <__assert_func>
 800b15c:	f100 0514 	add.w	r5, r0, #20
 800b160:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b164:	462b      	mov	r3, r5
 800b166:	2200      	movs	r2, #0
 800b168:	4543      	cmp	r3, r8
 800b16a:	d321      	bcc.n	800b1b0 <__multiply+0x98>
 800b16c:	f107 0114 	add.w	r1, r7, #20
 800b170:	f104 0214 	add.w	r2, r4, #20
 800b174:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b178:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b17c:	9302      	str	r3, [sp, #8]
 800b17e:	1b13      	subs	r3, r2, r4
 800b180:	3b15      	subs	r3, #21
 800b182:	f023 0303 	bic.w	r3, r3, #3
 800b186:	3304      	adds	r3, #4
 800b188:	f104 0715 	add.w	r7, r4, #21
 800b18c:	42ba      	cmp	r2, r7
 800b18e:	bf38      	it	cc
 800b190:	2304      	movcc	r3, #4
 800b192:	9301      	str	r3, [sp, #4]
 800b194:	9b02      	ldr	r3, [sp, #8]
 800b196:	9103      	str	r1, [sp, #12]
 800b198:	428b      	cmp	r3, r1
 800b19a:	d80c      	bhi.n	800b1b6 <__multiply+0x9e>
 800b19c:	2e00      	cmp	r6, #0
 800b19e:	dd03      	ble.n	800b1a8 <__multiply+0x90>
 800b1a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d05b      	beq.n	800b260 <__multiply+0x148>
 800b1a8:	6106      	str	r6, [r0, #16]
 800b1aa:	b005      	add	sp, #20
 800b1ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1b0:	f843 2b04 	str.w	r2, [r3], #4
 800b1b4:	e7d8      	b.n	800b168 <__multiply+0x50>
 800b1b6:	f8b1 a000 	ldrh.w	sl, [r1]
 800b1ba:	f1ba 0f00 	cmp.w	sl, #0
 800b1be:	d024      	beq.n	800b20a <__multiply+0xf2>
 800b1c0:	f104 0e14 	add.w	lr, r4, #20
 800b1c4:	46a9      	mov	r9, r5
 800b1c6:	f04f 0c00 	mov.w	ip, #0
 800b1ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b1ce:	f8d9 3000 	ldr.w	r3, [r9]
 800b1d2:	fa1f fb87 	uxth.w	fp, r7
 800b1d6:	b29b      	uxth	r3, r3
 800b1d8:	fb0a 330b 	mla	r3, sl, fp, r3
 800b1dc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b1e0:	f8d9 7000 	ldr.w	r7, [r9]
 800b1e4:	4463      	add	r3, ip
 800b1e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b1ea:	fb0a c70b 	mla	r7, sl, fp, ip
 800b1ee:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b1f2:	b29b      	uxth	r3, r3
 800b1f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b1f8:	4572      	cmp	r2, lr
 800b1fa:	f849 3b04 	str.w	r3, [r9], #4
 800b1fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b202:	d8e2      	bhi.n	800b1ca <__multiply+0xb2>
 800b204:	9b01      	ldr	r3, [sp, #4]
 800b206:	f845 c003 	str.w	ip, [r5, r3]
 800b20a:	9b03      	ldr	r3, [sp, #12]
 800b20c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b210:	3104      	adds	r1, #4
 800b212:	f1b9 0f00 	cmp.w	r9, #0
 800b216:	d021      	beq.n	800b25c <__multiply+0x144>
 800b218:	682b      	ldr	r3, [r5, #0]
 800b21a:	f104 0c14 	add.w	ip, r4, #20
 800b21e:	46ae      	mov	lr, r5
 800b220:	f04f 0a00 	mov.w	sl, #0
 800b224:	f8bc b000 	ldrh.w	fp, [ip]
 800b228:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b22c:	fb09 770b 	mla	r7, r9, fp, r7
 800b230:	4457      	add	r7, sl
 800b232:	b29b      	uxth	r3, r3
 800b234:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b238:	f84e 3b04 	str.w	r3, [lr], #4
 800b23c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b240:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b244:	f8be 3000 	ldrh.w	r3, [lr]
 800b248:	fb09 330a 	mla	r3, r9, sl, r3
 800b24c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b250:	4562      	cmp	r2, ip
 800b252:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b256:	d8e5      	bhi.n	800b224 <__multiply+0x10c>
 800b258:	9f01      	ldr	r7, [sp, #4]
 800b25a:	51eb      	str	r3, [r5, r7]
 800b25c:	3504      	adds	r5, #4
 800b25e:	e799      	b.n	800b194 <__multiply+0x7c>
 800b260:	3e01      	subs	r6, #1
 800b262:	e79b      	b.n	800b19c <__multiply+0x84>
 800b264:	0800c511 	.word	0x0800c511
 800b268:	0800c582 	.word	0x0800c582

0800b26c <__pow5mult>:
 800b26c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b270:	4615      	mov	r5, r2
 800b272:	f012 0203 	ands.w	r2, r2, #3
 800b276:	4607      	mov	r7, r0
 800b278:	460e      	mov	r6, r1
 800b27a:	d007      	beq.n	800b28c <__pow5mult+0x20>
 800b27c:	4c25      	ldr	r4, [pc, #148]	@ (800b314 <__pow5mult+0xa8>)
 800b27e:	3a01      	subs	r2, #1
 800b280:	2300      	movs	r3, #0
 800b282:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b286:	f7ff fe55 	bl	800af34 <__multadd>
 800b28a:	4606      	mov	r6, r0
 800b28c:	10ad      	asrs	r5, r5, #2
 800b28e:	d03d      	beq.n	800b30c <__pow5mult+0xa0>
 800b290:	69fc      	ldr	r4, [r7, #28]
 800b292:	b97c      	cbnz	r4, 800b2b4 <__pow5mult+0x48>
 800b294:	2010      	movs	r0, #16
 800b296:	f7ff fd23 	bl	800ace0 <malloc>
 800b29a:	4602      	mov	r2, r0
 800b29c:	61f8      	str	r0, [r7, #28]
 800b29e:	b928      	cbnz	r0, 800b2ac <__pow5mult+0x40>
 800b2a0:	4b1d      	ldr	r3, [pc, #116]	@ (800b318 <__pow5mult+0xac>)
 800b2a2:	481e      	ldr	r0, [pc, #120]	@ (800b31c <__pow5mult+0xb0>)
 800b2a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b2a8:	f000 fcce 	bl	800bc48 <__assert_func>
 800b2ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b2b0:	6004      	str	r4, [r0, #0]
 800b2b2:	60c4      	str	r4, [r0, #12]
 800b2b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b2b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b2bc:	b94c      	cbnz	r4, 800b2d2 <__pow5mult+0x66>
 800b2be:	f240 2171 	movw	r1, #625	@ 0x271
 800b2c2:	4638      	mov	r0, r7
 800b2c4:	f7ff ff12 	bl	800b0ec <__i2b>
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	f8c8 0008 	str.w	r0, [r8, #8]
 800b2ce:	4604      	mov	r4, r0
 800b2d0:	6003      	str	r3, [r0, #0]
 800b2d2:	f04f 0900 	mov.w	r9, #0
 800b2d6:	07eb      	lsls	r3, r5, #31
 800b2d8:	d50a      	bpl.n	800b2f0 <__pow5mult+0x84>
 800b2da:	4631      	mov	r1, r6
 800b2dc:	4622      	mov	r2, r4
 800b2de:	4638      	mov	r0, r7
 800b2e0:	f7ff ff1a 	bl	800b118 <__multiply>
 800b2e4:	4631      	mov	r1, r6
 800b2e6:	4680      	mov	r8, r0
 800b2e8:	4638      	mov	r0, r7
 800b2ea:	f7ff fe01 	bl	800aef0 <_Bfree>
 800b2ee:	4646      	mov	r6, r8
 800b2f0:	106d      	asrs	r5, r5, #1
 800b2f2:	d00b      	beq.n	800b30c <__pow5mult+0xa0>
 800b2f4:	6820      	ldr	r0, [r4, #0]
 800b2f6:	b938      	cbnz	r0, 800b308 <__pow5mult+0x9c>
 800b2f8:	4622      	mov	r2, r4
 800b2fa:	4621      	mov	r1, r4
 800b2fc:	4638      	mov	r0, r7
 800b2fe:	f7ff ff0b 	bl	800b118 <__multiply>
 800b302:	6020      	str	r0, [r4, #0]
 800b304:	f8c0 9000 	str.w	r9, [r0]
 800b308:	4604      	mov	r4, r0
 800b30a:	e7e4      	b.n	800b2d6 <__pow5mult+0x6a>
 800b30c:	4630      	mov	r0, r6
 800b30e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b312:	bf00      	nop
 800b314:	0800c5dc 	.word	0x0800c5dc
 800b318:	0800c4a2 	.word	0x0800c4a2
 800b31c:	0800c582 	.word	0x0800c582

0800b320 <__lshift>:
 800b320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b324:	460c      	mov	r4, r1
 800b326:	6849      	ldr	r1, [r1, #4]
 800b328:	6923      	ldr	r3, [r4, #16]
 800b32a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b32e:	68a3      	ldr	r3, [r4, #8]
 800b330:	4607      	mov	r7, r0
 800b332:	4691      	mov	r9, r2
 800b334:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b338:	f108 0601 	add.w	r6, r8, #1
 800b33c:	42b3      	cmp	r3, r6
 800b33e:	db0b      	blt.n	800b358 <__lshift+0x38>
 800b340:	4638      	mov	r0, r7
 800b342:	f7ff fd95 	bl	800ae70 <_Balloc>
 800b346:	4605      	mov	r5, r0
 800b348:	b948      	cbnz	r0, 800b35e <__lshift+0x3e>
 800b34a:	4602      	mov	r2, r0
 800b34c:	4b28      	ldr	r3, [pc, #160]	@ (800b3f0 <__lshift+0xd0>)
 800b34e:	4829      	ldr	r0, [pc, #164]	@ (800b3f4 <__lshift+0xd4>)
 800b350:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b354:	f000 fc78 	bl	800bc48 <__assert_func>
 800b358:	3101      	adds	r1, #1
 800b35a:	005b      	lsls	r3, r3, #1
 800b35c:	e7ee      	b.n	800b33c <__lshift+0x1c>
 800b35e:	2300      	movs	r3, #0
 800b360:	f100 0114 	add.w	r1, r0, #20
 800b364:	f100 0210 	add.w	r2, r0, #16
 800b368:	4618      	mov	r0, r3
 800b36a:	4553      	cmp	r3, sl
 800b36c:	db33      	blt.n	800b3d6 <__lshift+0xb6>
 800b36e:	6920      	ldr	r0, [r4, #16]
 800b370:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b374:	f104 0314 	add.w	r3, r4, #20
 800b378:	f019 091f 	ands.w	r9, r9, #31
 800b37c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b380:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b384:	d02b      	beq.n	800b3de <__lshift+0xbe>
 800b386:	f1c9 0e20 	rsb	lr, r9, #32
 800b38a:	468a      	mov	sl, r1
 800b38c:	2200      	movs	r2, #0
 800b38e:	6818      	ldr	r0, [r3, #0]
 800b390:	fa00 f009 	lsl.w	r0, r0, r9
 800b394:	4310      	orrs	r0, r2
 800b396:	f84a 0b04 	str.w	r0, [sl], #4
 800b39a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b39e:	459c      	cmp	ip, r3
 800b3a0:	fa22 f20e 	lsr.w	r2, r2, lr
 800b3a4:	d8f3      	bhi.n	800b38e <__lshift+0x6e>
 800b3a6:	ebac 0304 	sub.w	r3, ip, r4
 800b3aa:	3b15      	subs	r3, #21
 800b3ac:	f023 0303 	bic.w	r3, r3, #3
 800b3b0:	3304      	adds	r3, #4
 800b3b2:	f104 0015 	add.w	r0, r4, #21
 800b3b6:	4584      	cmp	ip, r0
 800b3b8:	bf38      	it	cc
 800b3ba:	2304      	movcc	r3, #4
 800b3bc:	50ca      	str	r2, [r1, r3]
 800b3be:	b10a      	cbz	r2, 800b3c4 <__lshift+0xa4>
 800b3c0:	f108 0602 	add.w	r6, r8, #2
 800b3c4:	3e01      	subs	r6, #1
 800b3c6:	4638      	mov	r0, r7
 800b3c8:	612e      	str	r6, [r5, #16]
 800b3ca:	4621      	mov	r1, r4
 800b3cc:	f7ff fd90 	bl	800aef0 <_Bfree>
 800b3d0:	4628      	mov	r0, r5
 800b3d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3d6:	f842 0f04 	str.w	r0, [r2, #4]!
 800b3da:	3301      	adds	r3, #1
 800b3dc:	e7c5      	b.n	800b36a <__lshift+0x4a>
 800b3de:	3904      	subs	r1, #4
 800b3e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3e4:	f841 2f04 	str.w	r2, [r1, #4]!
 800b3e8:	459c      	cmp	ip, r3
 800b3ea:	d8f9      	bhi.n	800b3e0 <__lshift+0xc0>
 800b3ec:	e7ea      	b.n	800b3c4 <__lshift+0xa4>
 800b3ee:	bf00      	nop
 800b3f0:	0800c511 	.word	0x0800c511
 800b3f4:	0800c582 	.word	0x0800c582

0800b3f8 <__mcmp>:
 800b3f8:	690a      	ldr	r2, [r1, #16]
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	6900      	ldr	r0, [r0, #16]
 800b3fe:	1a80      	subs	r0, r0, r2
 800b400:	b530      	push	{r4, r5, lr}
 800b402:	d10e      	bne.n	800b422 <__mcmp+0x2a>
 800b404:	3314      	adds	r3, #20
 800b406:	3114      	adds	r1, #20
 800b408:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b40c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b410:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b414:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b418:	4295      	cmp	r5, r2
 800b41a:	d003      	beq.n	800b424 <__mcmp+0x2c>
 800b41c:	d205      	bcs.n	800b42a <__mcmp+0x32>
 800b41e:	f04f 30ff 	mov.w	r0, #4294967295
 800b422:	bd30      	pop	{r4, r5, pc}
 800b424:	42a3      	cmp	r3, r4
 800b426:	d3f3      	bcc.n	800b410 <__mcmp+0x18>
 800b428:	e7fb      	b.n	800b422 <__mcmp+0x2a>
 800b42a:	2001      	movs	r0, #1
 800b42c:	e7f9      	b.n	800b422 <__mcmp+0x2a>
	...

0800b430 <__mdiff>:
 800b430:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b434:	4689      	mov	r9, r1
 800b436:	4606      	mov	r6, r0
 800b438:	4611      	mov	r1, r2
 800b43a:	4648      	mov	r0, r9
 800b43c:	4614      	mov	r4, r2
 800b43e:	f7ff ffdb 	bl	800b3f8 <__mcmp>
 800b442:	1e05      	subs	r5, r0, #0
 800b444:	d112      	bne.n	800b46c <__mdiff+0x3c>
 800b446:	4629      	mov	r1, r5
 800b448:	4630      	mov	r0, r6
 800b44a:	f7ff fd11 	bl	800ae70 <_Balloc>
 800b44e:	4602      	mov	r2, r0
 800b450:	b928      	cbnz	r0, 800b45e <__mdiff+0x2e>
 800b452:	4b3f      	ldr	r3, [pc, #252]	@ (800b550 <__mdiff+0x120>)
 800b454:	f240 2137 	movw	r1, #567	@ 0x237
 800b458:	483e      	ldr	r0, [pc, #248]	@ (800b554 <__mdiff+0x124>)
 800b45a:	f000 fbf5 	bl	800bc48 <__assert_func>
 800b45e:	2301      	movs	r3, #1
 800b460:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b464:	4610      	mov	r0, r2
 800b466:	b003      	add	sp, #12
 800b468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b46c:	bfbc      	itt	lt
 800b46e:	464b      	movlt	r3, r9
 800b470:	46a1      	movlt	r9, r4
 800b472:	4630      	mov	r0, r6
 800b474:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b478:	bfba      	itte	lt
 800b47a:	461c      	movlt	r4, r3
 800b47c:	2501      	movlt	r5, #1
 800b47e:	2500      	movge	r5, #0
 800b480:	f7ff fcf6 	bl	800ae70 <_Balloc>
 800b484:	4602      	mov	r2, r0
 800b486:	b918      	cbnz	r0, 800b490 <__mdiff+0x60>
 800b488:	4b31      	ldr	r3, [pc, #196]	@ (800b550 <__mdiff+0x120>)
 800b48a:	f240 2145 	movw	r1, #581	@ 0x245
 800b48e:	e7e3      	b.n	800b458 <__mdiff+0x28>
 800b490:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b494:	6926      	ldr	r6, [r4, #16]
 800b496:	60c5      	str	r5, [r0, #12]
 800b498:	f109 0310 	add.w	r3, r9, #16
 800b49c:	f109 0514 	add.w	r5, r9, #20
 800b4a0:	f104 0e14 	add.w	lr, r4, #20
 800b4a4:	f100 0b14 	add.w	fp, r0, #20
 800b4a8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b4ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b4b0:	9301      	str	r3, [sp, #4]
 800b4b2:	46d9      	mov	r9, fp
 800b4b4:	f04f 0c00 	mov.w	ip, #0
 800b4b8:	9b01      	ldr	r3, [sp, #4]
 800b4ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b4be:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b4c2:	9301      	str	r3, [sp, #4]
 800b4c4:	fa1f f38a 	uxth.w	r3, sl
 800b4c8:	4619      	mov	r1, r3
 800b4ca:	b283      	uxth	r3, r0
 800b4cc:	1acb      	subs	r3, r1, r3
 800b4ce:	0c00      	lsrs	r0, r0, #16
 800b4d0:	4463      	add	r3, ip
 800b4d2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b4d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b4da:	b29b      	uxth	r3, r3
 800b4dc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b4e0:	4576      	cmp	r6, lr
 800b4e2:	f849 3b04 	str.w	r3, [r9], #4
 800b4e6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b4ea:	d8e5      	bhi.n	800b4b8 <__mdiff+0x88>
 800b4ec:	1b33      	subs	r3, r6, r4
 800b4ee:	3b15      	subs	r3, #21
 800b4f0:	f023 0303 	bic.w	r3, r3, #3
 800b4f4:	3415      	adds	r4, #21
 800b4f6:	3304      	adds	r3, #4
 800b4f8:	42a6      	cmp	r6, r4
 800b4fa:	bf38      	it	cc
 800b4fc:	2304      	movcc	r3, #4
 800b4fe:	441d      	add	r5, r3
 800b500:	445b      	add	r3, fp
 800b502:	461e      	mov	r6, r3
 800b504:	462c      	mov	r4, r5
 800b506:	4544      	cmp	r4, r8
 800b508:	d30e      	bcc.n	800b528 <__mdiff+0xf8>
 800b50a:	f108 0103 	add.w	r1, r8, #3
 800b50e:	1b49      	subs	r1, r1, r5
 800b510:	f021 0103 	bic.w	r1, r1, #3
 800b514:	3d03      	subs	r5, #3
 800b516:	45a8      	cmp	r8, r5
 800b518:	bf38      	it	cc
 800b51a:	2100      	movcc	r1, #0
 800b51c:	440b      	add	r3, r1
 800b51e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b522:	b191      	cbz	r1, 800b54a <__mdiff+0x11a>
 800b524:	6117      	str	r7, [r2, #16]
 800b526:	e79d      	b.n	800b464 <__mdiff+0x34>
 800b528:	f854 1b04 	ldr.w	r1, [r4], #4
 800b52c:	46e6      	mov	lr, ip
 800b52e:	0c08      	lsrs	r0, r1, #16
 800b530:	fa1c fc81 	uxtah	ip, ip, r1
 800b534:	4471      	add	r1, lr
 800b536:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b53a:	b289      	uxth	r1, r1
 800b53c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b540:	f846 1b04 	str.w	r1, [r6], #4
 800b544:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b548:	e7dd      	b.n	800b506 <__mdiff+0xd6>
 800b54a:	3f01      	subs	r7, #1
 800b54c:	e7e7      	b.n	800b51e <__mdiff+0xee>
 800b54e:	bf00      	nop
 800b550:	0800c511 	.word	0x0800c511
 800b554:	0800c582 	.word	0x0800c582

0800b558 <__ulp>:
 800b558:	b082      	sub	sp, #8
 800b55a:	ed8d 0b00 	vstr	d0, [sp]
 800b55e:	9a01      	ldr	r2, [sp, #4]
 800b560:	4b0f      	ldr	r3, [pc, #60]	@ (800b5a0 <__ulp+0x48>)
 800b562:	4013      	ands	r3, r2
 800b564:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b568:	2b00      	cmp	r3, #0
 800b56a:	dc08      	bgt.n	800b57e <__ulp+0x26>
 800b56c:	425b      	negs	r3, r3
 800b56e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b572:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b576:	da04      	bge.n	800b582 <__ulp+0x2a>
 800b578:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b57c:	4113      	asrs	r3, r2
 800b57e:	2200      	movs	r2, #0
 800b580:	e008      	b.n	800b594 <__ulp+0x3c>
 800b582:	f1a2 0314 	sub.w	r3, r2, #20
 800b586:	2b1e      	cmp	r3, #30
 800b588:	bfda      	itte	le
 800b58a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b58e:	40da      	lsrle	r2, r3
 800b590:	2201      	movgt	r2, #1
 800b592:	2300      	movs	r3, #0
 800b594:	4619      	mov	r1, r3
 800b596:	4610      	mov	r0, r2
 800b598:	ec41 0b10 	vmov	d0, r0, r1
 800b59c:	b002      	add	sp, #8
 800b59e:	4770      	bx	lr
 800b5a0:	7ff00000 	.word	0x7ff00000

0800b5a4 <__b2d>:
 800b5a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5a8:	6906      	ldr	r6, [r0, #16]
 800b5aa:	f100 0814 	add.w	r8, r0, #20
 800b5ae:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b5b2:	1f37      	subs	r7, r6, #4
 800b5b4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b5b8:	4610      	mov	r0, r2
 800b5ba:	f7ff fd4b 	bl	800b054 <__hi0bits>
 800b5be:	f1c0 0320 	rsb	r3, r0, #32
 800b5c2:	280a      	cmp	r0, #10
 800b5c4:	600b      	str	r3, [r1, #0]
 800b5c6:	491b      	ldr	r1, [pc, #108]	@ (800b634 <__b2d+0x90>)
 800b5c8:	dc15      	bgt.n	800b5f6 <__b2d+0x52>
 800b5ca:	f1c0 0c0b 	rsb	ip, r0, #11
 800b5ce:	fa22 f30c 	lsr.w	r3, r2, ip
 800b5d2:	45b8      	cmp	r8, r7
 800b5d4:	ea43 0501 	orr.w	r5, r3, r1
 800b5d8:	bf34      	ite	cc
 800b5da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b5de:	2300      	movcs	r3, #0
 800b5e0:	3015      	adds	r0, #21
 800b5e2:	fa02 f000 	lsl.w	r0, r2, r0
 800b5e6:	fa23 f30c 	lsr.w	r3, r3, ip
 800b5ea:	4303      	orrs	r3, r0
 800b5ec:	461c      	mov	r4, r3
 800b5ee:	ec45 4b10 	vmov	d0, r4, r5
 800b5f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5f6:	45b8      	cmp	r8, r7
 800b5f8:	bf3a      	itte	cc
 800b5fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b5fe:	f1a6 0708 	subcc.w	r7, r6, #8
 800b602:	2300      	movcs	r3, #0
 800b604:	380b      	subs	r0, #11
 800b606:	d012      	beq.n	800b62e <__b2d+0x8a>
 800b608:	f1c0 0120 	rsb	r1, r0, #32
 800b60c:	fa23 f401 	lsr.w	r4, r3, r1
 800b610:	4082      	lsls	r2, r0
 800b612:	4322      	orrs	r2, r4
 800b614:	4547      	cmp	r7, r8
 800b616:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b61a:	bf8c      	ite	hi
 800b61c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b620:	2200      	movls	r2, #0
 800b622:	4083      	lsls	r3, r0
 800b624:	40ca      	lsrs	r2, r1
 800b626:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b62a:	4313      	orrs	r3, r2
 800b62c:	e7de      	b.n	800b5ec <__b2d+0x48>
 800b62e:	ea42 0501 	orr.w	r5, r2, r1
 800b632:	e7db      	b.n	800b5ec <__b2d+0x48>
 800b634:	3ff00000 	.word	0x3ff00000

0800b638 <__d2b>:
 800b638:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b63c:	460f      	mov	r7, r1
 800b63e:	2101      	movs	r1, #1
 800b640:	ec59 8b10 	vmov	r8, r9, d0
 800b644:	4616      	mov	r6, r2
 800b646:	f7ff fc13 	bl	800ae70 <_Balloc>
 800b64a:	4604      	mov	r4, r0
 800b64c:	b930      	cbnz	r0, 800b65c <__d2b+0x24>
 800b64e:	4602      	mov	r2, r0
 800b650:	4b23      	ldr	r3, [pc, #140]	@ (800b6e0 <__d2b+0xa8>)
 800b652:	4824      	ldr	r0, [pc, #144]	@ (800b6e4 <__d2b+0xac>)
 800b654:	f240 310f 	movw	r1, #783	@ 0x30f
 800b658:	f000 faf6 	bl	800bc48 <__assert_func>
 800b65c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b660:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b664:	b10d      	cbz	r5, 800b66a <__d2b+0x32>
 800b666:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b66a:	9301      	str	r3, [sp, #4]
 800b66c:	f1b8 0300 	subs.w	r3, r8, #0
 800b670:	d023      	beq.n	800b6ba <__d2b+0x82>
 800b672:	4668      	mov	r0, sp
 800b674:	9300      	str	r3, [sp, #0]
 800b676:	f7ff fd0c 	bl	800b092 <__lo0bits>
 800b67a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b67e:	b1d0      	cbz	r0, 800b6b6 <__d2b+0x7e>
 800b680:	f1c0 0320 	rsb	r3, r0, #32
 800b684:	fa02 f303 	lsl.w	r3, r2, r3
 800b688:	430b      	orrs	r3, r1
 800b68a:	40c2      	lsrs	r2, r0
 800b68c:	6163      	str	r3, [r4, #20]
 800b68e:	9201      	str	r2, [sp, #4]
 800b690:	9b01      	ldr	r3, [sp, #4]
 800b692:	61a3      	str	r3, [r4, #24]
 800b694:	2b00      	cmp	r3, #0
 800b696:	bf0c      	ite	eq
 800b698:	2201      	moveq	r2, #1
 800b69a:	2202      	movne	r2, #2
 800b69c:	6122      	str	r2, [r4, #16]
 800b69e:	b1a5      	cbz	r5, 800b6ca <__d2b+0x92>
 800b6a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b6a4:	4405      	add	r5, r0
 800b6a6:	603d      	str	r5, [r7, #0]
 800b6a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b6ac:	6030      	str	r0, [r6, #0]
 800b6ae:	4620      	mov	r0, r4
 800b6b0:	b003      	add	sp, #12
 800b6b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b6b6:	6161      	str	r1, [r4, #20]
 800b6b8:	e7ea      	b.n	800b690 <__d2b+0x58>
 800b6ba:	a801      	add	r0, sp, #4
 800b6bc:	f7ff fce9 	bl	800b092 <__lo0bits>
 800b6c0:	9b01      	ldr	r3, [sp, #4]
 800b6c2:	6163      	str	r3, [r4, #20]
 800b6c4:	3020      	adds	r0, #32
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	e7e8      	b.n	800b69c <__d2b+0x64>
 800b6ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b6ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b6d2:	6038      	str	r0, [r7, #0]
 800b6d4:	6918      	ldr	r0, [r3, #16]
 800b6d6:	f7ff fcbd 	bl	800b054 <__hi0bits>
 800b6da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b6de:	e7e5      	b.n	800b6ac <__d2b+0x74>
 800b6e0:	0800c511 	.word	0x0800c511
 800b6e4:	0800c582 	.word	0x0800c582

0800b6e8 <__ratio>:
 800b6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6ec:	b085      	sub	sp, #20
 800b6ee:	e9cd 1000 	strd	r1, r0, [sp]
 800b6f2:	a902      	add	r1, sp, #8
 800b6f4:	f7ff ff56 	bl	800b5a4 <__b2d>
 800b6f8:	9800      	ldr	r0, [sp, #0]
 800b6fa:	a903      	add	r1, sp, #12
 800b6fc:	ec55 4b10 	vmov	r4, r5, d0
 800b700:	f7ff ff50 	bl	800b5a4 <__b2d>
 800b704:	9b01      	ldr	r3, [sp, #4]
 800b706:	6919      	ldr	r1, [r3, #16]
 800b708:	9b00      	ldr	r3, [sp, #0]
 800b70a:	691b      	ldr	r3, [r3, #16]
 800b70c:	1ac9      	subs	r1, r1, r3
 800b70e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b712:	1a9b      	subs	r3, r3, r2
 800b714:	ec5b ab10 	vmov	sl, fp, d0
 800b718:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	bfce      	itee	gt
 800b720:	462a      	movgt	r2, r5
 800b722:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b726:	465a      	movle	r2, fp
 800b728:	462f      	mov	r7, r5
 800b72a:	46d9      	mov	r9, fp
 800b72c:	bfcc      	ite	gt
 800b72e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b732:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b736:	464b      	mov	r3, r9
 800b738:	4652      	mov	r2, sl
 800b73a:	4620      	mov	r0, r4
 800b73c:	4639      	mov	r1, r7
 800b73e:	f7f5 f885 	bl	800084c <__aeabi_ddiv>
 800b742:	ec41 0b10 	vmov	d0, r0, r1
 800b746:	b005      	add	sp, #20
 800b748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b74c <__copybits>:
 800b74c:	3901      	subs	r1, #1
 800b74e:	b570      	push	{r4, r5, r6, lr}
 800b750:	1149      	asrs	r1, r1, #5
 800b752:	6914      	ldr	r4, [r2, #16]
 800b754:	3101      	adds	r1, #1
 800b756:	f102 0314 	add.w	r3, r2, #20
 800b75a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b75e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b762:	1f05      	subs	r5, r0, #4
 800b764:	42a3      	cmp	r3, r4
 800b766:	d30c      	bcc.n	800b782 <__copybits+0x36>
 800b768:	1aa3      	subs	r3, r4, r2
 800b76a:	3b11      	subs	r3, #17
 800b76c:	f023 0303 	bic.w	r3, r3, #3
 800b770:	3211      	adds	r2, #17
 800b772:	42a2      	cmp	r2, r4
 800b774:	bf88      	it	hi
 800b776:	2300      	movhi	r3, #0
 800b778:	4418      	add	r0, r3
 800b77a:	2300      	movs	r3, #0
 800b77c:	4288      	cmp	r0, r1
 800b77e:	d305      	bcc.n	800b78c <__copybits+0x40>
 800b780:	bd70      	pop	{r4, r5, r6, pc}
 800b782:	f853 6b04 	ldr.w	r6, [r3], #4
 800b786:	f845 6f04 	str.w	r6, [r5, #4]!
 800b78a:	e7eb      	b.n	800b764 <__copybits+0x18>
 800b78c:	f840 3b04 	str.w	r3, [r0], #4
 800b790:	e7f4      	b.n	800b77c <__copybits+0x30>

0800b792 <__any_on>:
 800b792:	f100 0214 	add.w	r2, r0, #20
 800b796:	6900      	ldr	r0, [r0, #16]
 800b798:	114b      	asrs	r3, r1, #5
 800b79a:	4298      	cmp	r0, r3
 800b79c:	b510      	push	{r4, lr}
 800b79e:	db11      	blt.n	800b7c4 <__any_on+0x32>
 800b7a0:	dd0a      	ble.n	800b7b8 <__any_on+0x26>
 800b7a2:	f011 011f 	ands.w	r1, r1, #31
 800b7a6:	d007      	beq.n	800b7b8 <__any_on+0x26>
 800b7a8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b7ac:	fa24 f001 	lsr.w	r0, r4, r1
 800b7b0:	fa00 f101 	lsl.w	r1, r0, r1
 800b7b4:	428c      	cmp	r4, r1
 800b7b6:	d10b      	bne.n	800b7d0 <__any_on+0x3e>
 800b7b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d803      	bhi.n	800b7c8 <__any_on+0x36>
 800b7c0:	2000      	movs	r0, #0
 800b7c2:	bd10      	pop	{r4, pc}
 800b7c4:	4603      	mov	r3, r0
 800b7c6:	e7f7      	b.n	800b7b8 <__any_on+0x26>
 800b7c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b7cc:	2900      	cmp	r1, #0
 800b7ce:	d0f5      	beq.n	800b7bc <__any_on+0x2a>
 800b7d0:	2001      	movs	r0, #1
 800b7d2:	e7f6      	b.n	800b7c2 <__any_on+0x30>

0800b7d4 <__ascii_wctomb>:
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	4608      	mov	r0, r1
 800b7d8:	b141      	cbz	r1, 800b7ec <__ascii_wctomb+0x18>
 800b7da:	2aff      	cmp	r2, #255	@ 0xff
 800b7dc:	d904      	bls.n	800b7e8 <__ascii_wctomb+0x14>
 800b7de:	228a      	movs	r2, #138	@ 0x8a
 800b7e0:	601a      	str	r2, [r3, #0]
 800b7e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b7e6:	4770      	bx	lr
 800b7e8:	700a      	strb	r2, [r1, #0]
 800b7ea:	2001      	movs	r0, #1
 800b7ec:	4770      	bx	lr

0800b7ee <__ssputs_r>:
 800b7ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7f2:	688e      	ldr	r6, [r1, #8]
 800b7f4:	461f      	mov	r7, r3
 800b7f6:	42be      	cmp	r6, r7
 800b7f8:	680b      	ldr	r3, [r1, #0]
 800b7fa:	4682      	mov	sl, r0
 800b7fc:	460c      	mov	r4, r1
 800b7fe:	4690      	mov	r8, r2
 800b800:	d82d      	bhi.n	800b85e <__ssputs_r+0x70>
 800b802:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b806:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b80a:	d026      	beq.n	800b85a <__ssputs_r+0x6c>
 800b80c:	6965      	ldr	r5, [r4, #20]
 800b80e:	6909      	ldr	r1, [r1, #16]
 800b810:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b814:	eba3 0901 	sub.w	r9, r3, r1
 800b818:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b81c:	1c7b      	adds	r3, r7, #1
 800b81e:	444b      	add	r3, r9
 800b820:	106d      	asrs	r5, r5, #1
 800b822:	429d      	cmp	r5, r3
 800b824:	bf38      	it	cc
 800b826:	461d      	movcc	r5, r3
 800b828:	0553      	lsls	r3, r2, #21
 800b82a:	d527      	bpl.n	800b87c <__ssputs_r+0x8e>
 800b82c:	4629      	mov	r1, r5
 800b82e:	f7ff fa81 	bl	800ad34 <_malloc_r>
 800b832:	4606      	mov	r6, r0
 800b834:	b360      	cbz	r0, 800b890 <__ssputs_r+0xa2>
 800b836:	6921      	ldr	r1, [r4, #16]
 800b838:	464a      	mov	r2, r9
 800b83a:	f7fe f860 	bl	80098fe <memcpy>
 800b83e:	89a3      	ldrh	r3, [r4, #12]
 800b840:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b844:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b848:	81a3      	strh	r3, [r4, #12]
 800b84a:	6126      	str	r6, [r4, #16]
 800b84c:	6165      	str	r5, [r4, #20]
 800b84e:	444e      	add	r6, r9
 800b850:	eba5 0509 	sub.w	r5, r5, r9
 800b854:	6026      	str	r6, [r4, #0]
 800b856:	60a5      	str	r5, [r4, #8]
 800b858:	463e      	mov	r6, r7
 800b85a:	42be      	cmp	r6, r7
 800b85c:	d900      	bls.n	800b860 <__ssputs_r+0x72>
 800b85e:	463e      	mov	r6, r7
 800b860:	6820      	ldr	r0, [r4, #0]
 800b862:	4632      	mov	r2, r6
 800b864:	4641      	mov	r1, r8
 800b866:	f000 f9c5 	bl	800bbf4 <memmove>
 800b86a:	68a3      	ldr	r3, [r4, #8]
 800b86c:	1b9b      	subs	r3, r3, r6
 800b86e:	60a3      	str	r3, [r4, #8]
 800b870:	6823      	ldr	r3, [r4, #0]
 800b872:	4433      	add	r3, r6
 800b874:	6023      	str	r3, [r4, #0]
 800b876:	2000      	movs	r0, #0
 800b878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b87c:	462a      	mov	r2, r5
 800b87e:	f000 fa15 	bl	800bcac <_realloc_r>
 800b882:	4606      	mov	r6, r0
 800b884:	2800      	cmp	r0, #0
 800b886:	d1e0      	bne.n	800b84a <__ssputs_r+0x5c>
 800b888:	6921      	ldr	r1, [r4, #16]
 800b88a:	4650      	mov	r0, sl
 800b88c:	f7fe fea4 	bl	800a5d8 <_free_r>
 800b890:	230c      	movs	r3, #12
 800b892:	f8ca 3000 	str.w	r3, [sl]
 800b896:	89a3      	ldrh	r3, [r4, #12]
 800b898:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b89c:	81a3      	strh	r3, [r4, #12]
 800b89e:	f04f 30ff 	mov.w	r0, #4294967295
 800b8a2:	e7e9      	b.n	800b878 <__ssputs_r+0x8a>

0800b8a4 <_svfiprintf_r>:
 800b8a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8a8:	4698      	mov	r8, r3
 800b8aa:	898b      	ldrh	r3, [r1, #12]
 800b8ac:	061b      	lsls	r3, r3, #24
 800b8ae:	b09d      	sub	sp, #116	@ 0x74
 800b8b0:	4607      	mov	r7, r0
 800b8b2:	460d      	mov	r5, r1
 800b8b4:	4614      	mov	r4, r2
 800b8b6:	d510      	bpl.n	800b8da <_svfiprintf_r+0x36>
 800b8b8:	690b      	ldr	r3, [r1, #16]
 800b8ba:	b973      	cbnz	r3, 800b8da <_svfiprintf_r+0x36>
 800b8bc:	2140      	movs	r1, #64	@ 0x40
 800b8be:	f7ff fa39 	bl	800ad34 <_malloc_r>
 800b8c2:	6028      	str	r0, [r5, #0]
 800b8c4:	6128      	str	r0, [r5, #16]
 800b8c6:	b930      	cbnz	r0, 800b8d6 <_svfiprintf_r+0x32>
 800b8c8:	230c      	movs	r3, #12
 800b8ca:	603b      	str	r3, [r7, #0]
 800b8cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b8d0:	b01d      	add	sp, #116	@ 0x74
 800b8d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8d6:	2340      	movs	r3, #64	@ 0x40
 800b8d8:	616b      	str	r3, [r5, #20]
 800b8da:	2300      	movs	r3, #0
 800b8dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8de:	2320      	movs	r3, #32
 800b8e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b8e4:	f8cd 800c 	str.w	r8, [sp, #12]
 800b8e8:	2330      	movs	r3, #48	@ 0x30
 800b8ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ba88 <_svfiprintf_r+0x1e4>
 800b8ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b8f2:	f04f 0901 	mov.w	r9, #1
 800b8f6:	4623      	mov	r3, r4
 800b8f8:	469a      	mov	sl, r3
 800b8fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b8fe:	b10a      	cbz	r2, 800b904 <_svfiprintf_r+0x60>
 800b900:	2a25      	cmp	r2, #37	@ 0x25
 800b902:	d1f9      	bne.n	800b8f8 <_svfiprintf_r+0x54>
 800b904:	ebba 0b04 	subs.w	fp, sl, r4
 800b908:	d00b      	beq.n	800b922 <_svfiprintf_r+0x7e>
 800b90a:	465b      	mov	r3, fp
 800b90c:	4622      	mov	r2, r4
 800b90e:	4629      	mov	r1, r5
 800b910:	4638      	mov	r0, r7
 800b912:	f7ff ff6c 	bl	800b7ee <__ssputs_r>
 800b916:	3001      	adds	r0, #1
 800b918:	f000 80a7 	beq.w	800ba6a <_svfiprintf_r+0x1c6>
 800b91c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b91e:	445a      	add	r2, fp
 800b920:	9209      	str	r2, [sp, #36]	@ 0x24
 800b922:	f89a 3000 	ldrb.w	r3, [sl]
 800b926:	2b00      	cmp	r3, #0
 800b928:	f000 809f 	beq.w	800ba6a <_svfiprintf_r+0x1c6>
 800b92c:	2300      	movs	r3, #0
 800b92e:	f04f 32ff 	mov.w	r2, #4294967295
 800b932:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b936:	f10a 0a01 	add.w	sl, sl, #1
 800b93a:	9304      	str	r3, [sp, #16]
 800b93c:	9307      	str	r3, [sp, #28]
 800b93e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b942:	931a      	str	r3, [sp, #104]	@ 0x68
 800b944:	4654      	mov	r4, sl
 800b946:	2205      	movs	r2, #5
 800b948:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b94c:	484e      	ldr	r0, [pc, #312]	@ (800ba88 <_svfiprintf_r+0x1e4>)
 800b94e:	f7f4 fc3f 	bl	80001d0 <memchr>
 800b952:	9a04      	ldr	r2, [sp, #16]
 800b954:	b9d8      	cbnz	r0, 800b98e <_svfiprintf_r+0xea>
 800b956:	06d0      	lsls	r0, r2, #27
 800b958:	bf44      	itt	mi
 800b95a:	2320      	movmi	r3, #32
 800b95c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b960:	0711      	lsls	r1, r2, #28
 800b962:	bf44      	itt	mi
 800b964:	232b      	movmi	r3, #43	@ 0x2b
 800b966:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b96a:	f89a 3000 	ldrb.w	r3, [sl]
 800b96e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b970:	d015      	beq.n	800b99e <_svfiprintf_r+0xfa>
 800b972:	9a07      	ldr	r2, [sp, #28]
 800b974:	4654      	mov	r4, sl
 800b976:	2000      	movs	r0, #0
 800b978:	f04f 0c0a 	mov.w	ip, #10
 800b97c:	4621      	mov	r1, r4
 800b97e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b982:	3b30      	subs	r3, #48	@ 0x30
 800b984:	2b09      	cmp	r3, #9
 800b986:	d94b      	bls.n	800ba20 <_svfiprintf_r+0x17c>
 800b988:	b1b0      	cbz	r0, 800b9b8 <_svfiprintf_r+0x114>
 800b98a:	9207      	str	r2, [sp, #28]
 800b98c:	e014      	b.n	800b9b8 <_svfiprintf_r+0x114>
 800b98e:	eba0 0308 	sub.w	r3, r0, r8
 800b992:	fa09 f303 	lsl.w	r3, r9, r3
 800b996:	4313      	orrs	r3, r2
 800b998:	9304      	str	r3, [sp, #16]
 800b99a:	46a2      	mov	sl, r4
 800b99c:	e7d2      	b.n	800b944 <_svfiprintf_r+0xa0>
 800b99e:	9b03      	ldr	r3, [sp, #12]
 800b9a0:	1d19      	adds	r1, r3, #4
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	9103      	str	r1, [sp, #12]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	bfbb      	ittet	lt
 800b9aa:	425b      	neglt	r3, r3
 800b9ac:	f042 0202 	orrlt.w	r2, r2, #2
 800b9b0:	9307      	strge	r3, [sp, #28]
 800b9b2:	9307      	strlt	r3, [sp, #28]
 800b9b4:	bfb8      	it	lt
 800b9b6:	9204      	strlt	r2, [sp, #16]
 800b9b8:	7823      	ldrb	r3, [r4, #0]
 800b9ba:	2b2e      	cmp	r3, #46	@ 0x2e
 800b9bc:	d10a      	bne.n	800b9d4 <_svfiprintf_r+0x130>
 800b9be:	7863      	ldrb	r3, [r4, #1]
 800b9c0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9c2:	d132      	bne.n	800ba2a <_svfiprintf_r+0x186>
 800b9c4:	9b03      	ldr	r3, [sp, #12]
 800b9c6:	1d1a      	adds	r2, r3, #4
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	9203      	str	r2, [sp, #12]
 800b9cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b9d0:	3402      	adds	r4, #2
 800b9d2:	9305      	str	r3, [sp, #20]
 800b9d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ba98 <_svfiprintf_r+0x1f4>
 800b9d8:	7821      	ldrb	r1, [r4, #0]
 800b9da:	2203      	movs	r2, #3
 800b9dc:	4650      	mov	r0, sl
 800b9de:	f7f4 fbf7 	bl	80001d0 <memchr>
 800b9e2:	b138      	cbz	r0, 800b9f4 <_svfiprintf_r+0x150>
 800b9e4:	9b04      	ldr	r3, [sp, #16]
 800b9e6:	eba0 000a 	sub.w	r0, r0, sl
 800b9ea:	2240      	movs	r2, #64	@ 0x40
 800b9ec:	4082      	lsls	r2, r0
 800b9ee:	4313      	orrs	r3, r2
 800b9f0:	3401      	adds	r4, #1
 800b9f2:	9304      	str	r3, [sp, #16]
 800b9f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9f8:	4824      	ldr	r0, [pc, #144]	@ (800ba8c <_svfiprintf_r+0x1e8>)
 800b9fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b9fe:	2206      	movs	r2, #6
 800ba00:	f7f4 fbe6 	bl	80001d0 <memchr>
 800ba04:	2800      	cmp	r0, #0
 800ba06:	d036      	beq.n	800ba76 <_svfiprintf_r+0x1d2>
 800ba08:	4b21      	ldr	r3, [pc, #132]	@ (800ba90 <_svfiprintf_r+0x1ec>)
 800ba0a:	bb1b      	cbnz	r3, 800ba54 <_svfiprintf_r+0x1b0>
 800ba0c:	9b03      	ldr	r3, [sp, #12]
 800ba0e:	3307      	adds	r3, #7
 800ba10:	f023 0307 	bic.w	r3, r3, #7
 800ba14:	3308      	adds	r3, #8
 800ba16:	9303      	str	r3, [sp, #12]
 800ba18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba1a:	4433      	add	r3, r6
 800ba1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba1e:	e76a      	b.n	800b8f6 <_svfiprintf_r+0x52>
 800ba20:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba24:	460c      	mov	r4, r1
 800ba26:	2001      	movs	r0, #1
 800ba28:	e7a8      	b.n	800b97c <_svfiprintf_r+0xd8>
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	3401      	adds	r4, #1
 800ba2e:	9305      	str	r3, [sp, #20]
 800ba30:	4619      	mov	r1, r3
 800ba32:	f04f 0c0a 	mov.w	ip, #10
 800ba36:	4620      	mov	r0, r4
 800ba38:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba3c:	3a30      	subs	r2, #48	@ 0x30
 800ba3e:	2a09      	cmp	r2, #9
 800ba40:	d903      	bls.n	800ba4a <_svfiprintf_r+0x1a6>
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d0c6      	beq.n	800b9d4 <_svfiprintf_r+0x130>
 800ba46:	9105      	str	r1, [sp, #20]
 800ba48:	e7c4      	b.n	800b9d4 <_svfiprintf_r+0x130>
 800ba4a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba4e:	4604      	mov	r4, r0
 800ba50:	2301      	movs	r3, #1
 800ba52:	e7f0      	b.n	800ba36 <_svfiprintf_r+0x192>
 800ba54:	ab03      	add	r3, sp, #12
 800ba56:	9300      	str	r3, [sp, #0]
 800ba58:	462a      	mov	r2, r5
 800ba5a:	4b0e      	ldr	r3, [pc, #56]	@ (800ba94 <_svfiprintf_r+0x1f0>)
 800ba5c:	a904      	add	r1, sp, #16
 800ba5e:	4638      	mov	r0, r7
 800ba60:	f7fd f9de 	bl	8008e20 <_printf_float>
 800ba64:	1c42      	adds	r2, r0, #1
 800ba66:	4606      	mov	r6, r0
 800ba68:	d1d6      	bne.n	800ba18 <_svfiprintf_r+0x174>
 800ba6a:	89ab      	ldrh	r3, [r5, #12]
 800ba6c:	065b      	lsls	r3, r3, #25
 800ba6e:	f53f af2d 	bmi.w	800b8cc <_svfiprintf_r+0x28>
 800ba72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba74:	e72c      	b.n	800b8d0 <_svfiprintf_r+0x2c>
 800ba76:	ab03      	add	r3, sp, #12
 800ba78:	9300      	str	r3, [sp, #0]
 800ba7a:	462a      	mov	r2, r5
 800ba7c:	4b05      	ldr	r3, [pc, #20]	@ (800ba94 <_svfiprintf_r+0x1f0>)
 800ba7e:	a904      	add	r1, sp, #16
 800ba80:	4638      	mov	r0, r7
 800ba82:	f7fd fc65 	bl	8009350 <_printf_i>
 800ba86:	e7ed      	b.n	800ba64 <_svfiprintf_r+0x1c0>
 800ba88:	0800c6d8 	.word	0x0800c6d8
 800ba8c:	0800c6e2 	.word	0x0800c6e2
 800ba90:	08008e21 	.word	0x08008e21
 800ba94:	0800b7ef 	.word	0x0800b7ef
 800ba98:	0800c6de 	.word	0x0800c6de

0800ba9c <__sflush_r>:
 800ba9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800baa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baa4:	0716      	lsls	r6, r2, #28
 800baa6:	4605      	mov	r5, r0
 800baa8:	460c      	mov	r4, r1
 800baaa:	d454      	bmi.n	800bb56 <__sflush_r+0xba>
 800baac:	684b      	ldr	r3, [r1, #4]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	dc02      	bgt.n	800bab8 <__sflush_r+0x1c>
 800bab2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	dd48      	ble.n	800bb4a <__sflush_r+0xae>
 800bab8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800baba:	2e00      	cmp	r6, #0
 800babc:	d045      	beq.n	800bb4a <__sflush_r+0xae>
 800babe:	2300      	movs	r3, #0
 800bac0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bac4:	682f      	ldr	r7, [r5, #0]
 800bac6:	6a21      	ldr	r1, [r4, #32]
 800bac8:	602b      	str	r3, [r5, #0]
 800baca:	d030      	beq.n	800bb2e <__sflush_r+0x92>
 800bacc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bace:	89a3      	ldrh	r3, [r4, #12]
 800bad0:	0759      	lsls	r1, r3, #29
 800bad2:	d505      	bpl.n	800bae0 <__sflush_r+0x44>
 800bad4:	6863      	ldr	r3, [r4, #4]
 800bad6:	1ad2      	subs	r2, r2, r3
 800bad8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bada:	b10b      	cbz	r3, 800bae0 <__sflush_r+0x44>
 800badc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bade:	1ad2      	subs	r2, r2, r3
 800bae0:	2300      	movs	r3, #0
 800bae2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bae4:	6a21      	ldr	r1, [r4, #32]
 800bae6:	4628      	mov	r0, r5
 800bae8:	47b0      	blx	r6
 800baea:	1c43      	adds	r3, r0, #1
 800baec:	89a3      	ldrh	r3, [r4, #12]
 800baee:	d106      	bne.n	800bafe <__sflush_r+0x62>
 800baf0:	6829      	ldr	r1, [r5, #0]
 800baf2:	291d      	cmp	r1, #29
 800baf4:	d82b      	bhi.n	800bb4e <__sflush_r+0xb2>
 800baf6:	4a2a      	ldr	r2, [pc, #168]	@ (800bba0 <__sflush_r+0x104>)
 800baf8:	410a      	asrs	r2, r1
 800bafa:	07d6      	lsls	r6, r2, #31
 800bafc:	d427      	bmi.n	800bb4e <__sflush_r+0xb2>
 800bafe:	2200      	movs	r2, #0
 800bb00:	6062      	str	r2, [r4, #4]
 800bb02:	04d9      	lsls	r1, r3, #19
 800bb04:	6922      	ldr	r2, [r4, #16]
 800bb06:	6022      	str	r2, [r4, #0]
 800bb08:	d504      	bpl.n	800bb14 <__sflush_r+0x78>
 800bb0a:	1c42      	adds	r2, r0, #1
 800bb0c:	d101      	bne.n	800bb12 <__sflush_r+0x76>
 800bb0e:	682b      	ldr	r3, [r5, #0]
 800bb10:	b903      	cbnz	r3, 800bb14 <__sflush_r+0x78>
 800bb12:	6560      	str	r0, [r4, #84]	@ 0x54
 800bb14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bb16:	602f      	str	r7, [r5, #0]
 800bb18:	b1b9      	cbz	r1, 800bb4a <__sflush_r+0xae>
 800bb1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bb1e:	4299      	cmp	r1, r3
 800bb20:	d002      	beq.n	800bb28 <__sflush_r+0x8c>
 800bb22:	4628      	mov	r0, r5
 800bb24:	f7fe fd58 	bl	800a5d8 <_free_r>
 800bb28:	2300      	movs	r3, #0
 800bb2a:	6363      	str	r3, [r4, #52]	@ 0x34
 800bb2c:	e00d      	b.n	800bb4a <__sflush_r+0xae>
 800bb2e:	2301      	movs	r3, #1
 800bb30:	4628      	mov	r0, r5
 800bb32:	47b0      	blx	r6
 800bb34:	4602      	mov	r2, r0
 800bb36:	1c50      	adds	r0, r2, #1
 800bb38:	d1c9      	bne.n	800bace <__sflush_r+0x32>
 800bb3a:	682b      	ldr	r3, [r5, #0]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d0c6      	beq.n	800bace <__sflush_r+0x32>
 800bb40:	2b1d      	cmp	r3, #29
 800bb42:	d001      	beq.n	800bb48 <__sflush_r+0xac>
 800bb44:	2b16      	cmp	r3, #22
 800bb46:	d11e      	bne.n	800bb86 <__sflush_r+0xea>
 800bb48:	602f      	str	r7, [r5, #0]
 800bb4a:	2000      	movs	r0, #0
 800bb4c:	e022      	b.n	800bb94 <__sflush_r+0xf8>
 800bb4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb52:	b21b      	sxth	r3, r3
 800bb54:	e01b      	b.n	800bb8e <__sflush_r+0xf2>
 800bb56:	690f      	ldr	r7, [r1, #16]
 800bb58:	2f00      	cmp	r7, #0
 800bb5a:	d0f6      	beq.n	800bb4a <__sflush_r+0xae>
 800bb5c:	0793      	lsls	r3, r2, #30
 800bb5e:	680e      	ldr	r6, [r1, #0]
 800bb60:	bf08      	it	eq
 800bb62:	694b      	ldreq	r3, [r1, #20]
 800bb64:	600f      	str	r7, [r1, #0]
 800bb66:	bf18      	it	ne
 800bb68:	2300      	movne	r3, #0
 800bb6a:	eba6 0807 	sub.w	r8, r6, r7
 800bb6e:	608b      	str	r3, [r1, #8]
 800bb70:	f1b8 0f00 	cmp.w	r8, #0
 800bb74:	dde9      	ble.n	800bb4a <__sflush_r+0xae>
 800bb76:	6a21      	ldr	r1, [r4, #32]
 800bb78:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bb7a:	4643      	mov	r3, r8
 800bb7c:	463a      	mov	r2, r7
 800bb7e:	4628      	mov	r0, r5
 800bb80:	47b0      	blx	r6
 800bb82:	2800      	cmp	r0, #0
 800bb84:	dc08      	bgt.n	800bb98 <__sflush_r+0xfc>
 800bb86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb8e:	81a3      	strh	r3, [r4, #12]
 800bb90:	f04f 30ff 	mov.w	r0, #4294967295
 800bb94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb98:	4407      	add	r7, r0
 800bb9a:	eba8 0800 	sub.w	r8, r8, r0
 800bb9e:	e7e7      	b.n	800bb70 <__sflush_r+0xd4>
 800bba0:	dfbffffe 	.word	0xdfbffffe

0800bba4 <_fflush_r>:
 800bba4:	b538      	push	{r3, r4, r5, lr}
 800bba6:	690b      	ldr	r3, [r1, #16]
 800bba8:	4605      	mov	r5, r0
 800bbaa:	460c      	mov	r4, r1
 800bbac:	b913      	cbnz	r3, 800bbb4 <_fflush_r+0x10>
 800bbae:	2500      	movs	r5, #0
 800bbb0:	4628      	mov	r0, r5
 800bbb2:	bd38      	pop	{r3, r4, r5, pc}
 800bbb4:	b118      	cbz	r0, 800bbbe <_fflush_r+0x1a>
 800bbb6:	6a03      	ldr	r3, [r0, #32]
 800bbb8:	b90b      	cbnz	r3, 800bbbe <_fflush_r+0x1a>
 800bbba:	f7fd fd75 	bl	80096a8 <__sinit>
 800bbbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d0f3      	beq.n	800bbae <_fflush_r+0xa>
 800bbc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bbc8:	07d0      	lsls	r0, r2, #31
 800bbca:	d404      	bmi.n	800bbd6 <_fflush_r+0x32>
 800bbcc:	0599      	lsls	r1, r3, #22
 800bbce:	d402      	bmi.n	800bbd6 <_fflush_r+0x32>
 800bbd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bbd2:	f7fd fe92 	bl	80098fa <__retarget_lock_acquire_recursive>
 800bbd6:	4628      	mov	r0, r5
 800bbd8:	4621      	mov	r1, r4
 800bbda:	f7ff ff5f 	bl	800ba9c <__sflush_r>
 800bbde:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bbe0:	07da      	lsls	r2, r3, #31
 800bbe2:	4605      	mov	r5, r0
 800bbe4:	d4e4      	bmi.n	800bbb0 <_fflush_r+0xc>
 800bbe6:	89a3      	ldrh	r3, [r4, #12]
 800bbe8:	059b      	lsls	r3, r3, #22
 800bbea:	d4e1      	bmi.n	800bbb0 <_fflush_r+0xc>
 800bbec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bbee:	f7fd fe85 	bl	80098fc <__retarget_lock_release_recursive>
 800bbf2:	e7dd      	b.n	800bbb0 <_fflush_r+0xc>

0800bbf4 <memmove>:
 800bbf4:	4288      	cmp	r0, r1
 800bbf6:	b510      	push	{r4, lr}
 800bbf8:	eb01 0402 	add.w	r4, r1, r2
 800bbfc:	d902      	bls.n	800bc04 <memmove+0x10>
 800bbfe:	4284      	cmp	r4, r0
 800bc00:	4623      	mov	r3, r4
 800bc02:	d807      	bhi.n	800bc14 <memmove+0x20>
 800bc04:	1e43      	subs	r3, r0, #1
 800bc06:	42a1      	cmp	r1, r4
 800bc08:	d008      	beq.n	800bc1c <memmove+0x28>
 800bc0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc12:	e7f8      	b.n	800bc06 <memmove+0x12>
 800bc14:	4402      	add	r2, r0
 800bc16:	4601      	mov	r1, r0
 800bc18:	428a      	cmp	r2, r1
 800bc1a:	d100      	bne.n	800bc1e <memmove+0x2a>
 800bc1c:	bd10      	pop	{r4, pc}
 800bc1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc26:	e7f7      	b.n	800bc18 <memmove+0x24>

0800bc28 <_sbrk_r>:
 800bc28:	b538      	push	{r3, r4, r5, lr}
 800bc2a:	4d06      	ldr	r5, [pc, #24]	@ (800bc44 <_sbrk_r+0x1c>)
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	4604      	mov	r4, r0
 800bc30:	4608      	mov	r0, r1
 800bc32:	602b      	str	r3, [r5, #0]
 800bc34:	f7f6 fa94 	bl	8002160 <_sbrk>
 800bc38:	1c43      	adds	r3, r0, #1
 800bc3a:	d102      	bne.n	800bc42 <_sbrk_r+0x1a>
 800bc3c:	682b      	ldr	r3, [r5, #0]
 800bc3e:	b103      	cbz	r3, 800bc42 <_sbrk_r+0x1a>
 800bc40:	6023      	str	r3, [r4, #0]
 800bc42:	bd38      	pop	{r3, r4, r5, pc}
 800bc44:	200053d4 	.word	0x200053d4

0800bc48 <__assert_func>:
 800bc48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bc4a:	4614      	mov	r4, r2
 800bc4c:	461a      	mov	r2, r3
 800bc4e:	4b09      	ldr	r3, [pc, #36]	@ (800bc74 <__assert_func+0x2c>)
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	4605      	mov	r5, r0
 800bc54:	68d8      	ldr	r0, [r3, #12]
 800bc56:	b954      	cbnz	r4, 800bc6e <__assert_func+0x26>
 800bc58:	4b07      	ldr	r3, [pc, #28]	@ (800bc78 <__assert_func+0x30>)
 800bc5a:	461c      	mov	r4, r3
 800bc5c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bc60:	9100      	str	r1, [sp, #0]
 800bc62:	462b      	mov	r3, r5
 800bc64:	4905      	ldr	r1, [pc, #20]	@ (800bc7c <__assert_func+0x34>)
 800bc66:	f000 f84f 	bl	800bd08 <fiprintf>
 800bc6a:	f000 f85f 	bl	800bd2c <abort>
 800bc6e:	4b04      	ldr	r3, [pc, #16]	@ (800bc80 <__assert_func+0x38>)
 800bc70:	e7f4      	b.n	800bc5c <__assert_func+0x14>
 800bc72:	bf00      	nop
 800bc74:	20000194 	.word	0x20000194
 800bc78:	0800c724 	.word	0x0800c724
 800bc7c:	0800c6f6 	.word	0x0800c6f6
 800bc80:	0800c6e9 	.word	0x0800c6e9

0800bc84 <_calloc_r>:
 800bc84:	b570      	push	{r4, r5, r6, lr}
 800bc86:	fba1 5402 	umull	r5, r4, r1, r2
 800bc8a:	b93c      	cbnz	r4, 800bc9c <_calloc_r+0x18>
 800bc8c:	4629      	mov	r1, r5
 800bc8e:	f7ff f851 	bl	800ad34 <_malloc_r>
 800bc92:	4606      	mov	r6, r0
 800bc94:	b928      	cbnz	r0, 800bca2 <_calloc_r+0x1e>
 800bc96:	2600      	movs	r6, #0
 800bc98:	4630      	mov	r0, r6
 800bc9a:	bd70      	pop	{r4, r5, r6, pc}
 800bc9c:	220c      	movs	r2, #12
 800bc9e:	6002      	str	r2, [r0, #0]
 800bca0:	e7f9      	b.n	800bc96 <_calloc_r+0x12>
 800bca2:	462a      	mov	r2, r5
 800bca4:	4621      	mov	r1, r4
 800bca6:	f7fd fd98 	bl	80097da <memset>
 800bcaa:	e7f5      	b.n	800bc98 <_calloc_r+0x14>

0800bcac <_realloc_r>:
 800bcac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcb0:	4680      	mov	r8, r0
 800bcb2:	4615      	mov	r5, r2
 800bcb4:	460c      	mov	r4, r1
 800bcb6:	b921      	cbnz	r1, 800bcc2 <_realloc_r+0x16>
 800bcb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bcbc:	4611      	mov	r1, r2
 800bcbe:	f7ff b839 	b.w	800ad34 <_malloc_r>
 800bcc2:	b92a      	cbnz	r2, 800bcd0 <_realloc_r+0x24>
 800bcc4:	f7fe fc88 	bl	800a5d8 <_free_r>
 800bcc8:	2400      	movs	r4, #0
 800bcca:	4620      	mov	r0, r4
 800bccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcd0:	f000 f833 	bl	800bd3a <_malloc_usable_size_r>
 800bcd4:	4285      	cmp	r5, r0
 800bcd6:	4606      	mov	r6, r0
 800bcd8:	d802      	bhi.n	800bce0 <_realloc_r+0x34>
 800bcda:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800bcde:	d8f4      	bhi.n	800bcca <_realloc_r+0x1e>
 800bce0:	4629      	mov	r1, r5
 800bce2:	4640      	mov	r0, r8
 800bce4:	f7ff f826 	bl	800ad34 <_malloc_r>
 800bce8:	4607      	mov	r7, r0
 800bcea:	2800      	cmp	r0, #0
 800bcec:	d0ec      	beq.n	800bcc8 <_realloc_r+0x1c>
 800bcee:	42b5      	cmp	r5, r6
 800bcf0:	462a      	mov	r2, r5
 800bcf2:	4621      	mov	r1, r4
 800bcf4:	bf28      	it	cs
 800bcf6:	4632      	movcs	r2, r6
 800bcf8:	f7fd fe01 	bl	80098fe <memcpy>
 800bcfc:	4621      	mov	r1, r4
 800bcfe:	4640      	mov	r0, r8
 800bd00:	f7fe fc6a 	bl	800a5d8 <_free_r>
 800bd04:	463c      	mov	r4, r7
 800bd06:	e7e0      	b.n	800bcca <_realloc_r+0x1e>

0800bd08 <fiprintf>:
 800bd08:	b40e      	push	{r1, r2, r3}
 800bd0a:	b503      	push	{r0, r1, lr}
 800bd0c:	4601      	mov	r1, r0
 800bd0e:	ab03      	add	r3, sp, #12
 800bd10:	4805      	ldr	r0, [pc, #20]	@ (800bd28 <fiprintf+0x20>)
 800bd12:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd16:	6800      	ldr	r0, [r0, #0]
 800bd18:	9301      	str	r3, [sp, #4]
 800bd1a:	f000 f83f 	bl	800bd9c <_vfiprintf_r>
 800bd1e:	b002      	add	sp, #8
 800bd20:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd24:	b003      	add	sp, #12
 800bd26:	4770      	bx	lr
 800bd28:	20000194 	.word	0x20000194

0800bd2c <abort>:
 800bd2c:	b508      	push	{r3, lr}
 800bd2e:	2006      	movs	r0, #6
 800bd30:	f000 fa08 	bl	800c144 <raise>
 800bd34:	2001      	movs	r0, #1
 800bd36:	f7f6 f99b 	bl	8002070 <_exit>

0800bd3a <_malloc_usable_size_r>:
 800bd3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd3e:	1f18      	subs	r0, r3, #4
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	bfbc      	itt	lt
 800bd44:	580b      	ldrlt	r3, [r1, r0]
 800bd46:	18c0      	addlt	r0, r0, r3
 800bd48:	4770      	bx	lr

0800bd4a <__sfputc_r>:
 800bd4a:	6893      	ldr	r3, [r2, #8]
 800bd4c:	3b01      	subs	r3, #1
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	b410      	push	{r4}
 800bd52:	6093      	str	r3, [r2, #8]
 800bd54:	da08      	bge.n	800bd68 <__sfputc_r+0x1e>
 800bd56:	6994      	ldr	r4, [r2, #24]
 800bd58:	42a3      	cmp	r3, r4
 800bd5a:	db01      	blt.n	800bd60 <__sfputc_r+0x16>
 800bd5c:	290a      	cmp	r1, #10
 800bd5e:	d103      	bne.n	800bd68 <__sfputc_r+0x1e>
 800bd60:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd64:	f000 b932 	b.w	800bfcc <__swbuf_r>
 800bd68:	6813      	ldr	r3, [r2, #0]
 800bd6a:	1c58      	adds	r0, r3, #1
 800bd6c:	6010      	str	r0, [r2, #0]
 800bd6e:	7019      	strb	r1, [r3, #0]
 800bd70:	4608      	mov	r0, r1
 800bd72:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd76:	4770      	bx	lr

0800bd78 <__sfputs_r>:
 800bd78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd7a:	4606      	mov	r6, r0
 800bd7c:	460f      	mov	r7, r1
 800bd7e:	4614      	mov	r4, r2
 800bd80:	18d5      	adds	r5, r2, r3
 800bd82:	42ac      	cmp	r4, r5
 800bd84:	d101      	bne.n	800bd8a <__sfputs_r+0x12>
 800bd86:	2000      	movs	r0, #0
 800bd88:	e007      	b.n	800bd9a <__sfputs_r+0x22>
 800bd8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd8e:	463a      	mov	r2, r7
 800bd90:	4630      	mov	r0, r6
 800bd92:	f7ff ffda 	bl	800bd4a <__sfputc_r>
 800bd96:	1c43      	adds	r3, r0, #1
 800bd98:	d1f3      	bne.n	800bd82 <__sfputs_r+0xa>
 800bd9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bd9c <_vfiprintf_r>:
 800bd9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bda0:	460d      	mov	r5, r1
 800bda2:	b09d      	sub	sp, #116	@ 0x74
 800bda4:	4614      	mov	r4, r2
 800bda6:	4698      	mov	r8, r3
 800bda8:	4606      	mov	r6, r0
 800bdaa:	b118      	cbz	r0, 800bdb4 <_vfiprintf_r+0x18>
 800bdac:	6a03      	ldr	r3, [r0, #32]
 800bdae:	b90b      	cbnz	r3, 800bdb4 <_vfiprintf_r+0x18>
 800bdb0:	f7fd fc7a 	bl	80096a8 <__sinit>
 800bdb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bdb6:	07d9      	lsls	r1, r3, #31
 800bdb8:	d405      	bmi.n	800bdc6 <_vfiprintf_r+0x2a>
 800bdba:	89ab      	ldrh	r3, [r5, #12]
 800bdbc:	059a      	lsls	r2, r3, #22
 800bdbe:	d402      	bmi.n	800bdc6 <_vfiprintf_r+0x2a>
 800bdc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bdc2:	f7fd fd9a 	bl	80098fa <__retarget_lock_acquire_recursive>
 800bdc6:	89ab      	ldrh	r3, [r5, #12]
 800bdc8:	071b      	lsls	r3, r3, #28
 800bdca:	d501      	bpl.n	800bdd0 <_vfiprintf_r+0x34>
 800bdcc:	692b      	ldr	r3, [r5, #16]
 800bdce:	b99b      	cbnz	r3, 800bdf8 <_vfiprintf_r+0x5c>
 800bdd0:	4629      	mov	r1, r5
 800bdd2:	4630      	mov	r0, r6
 800bdd4:	f000 f938 	bl	800c048 <__swsetup_r>
 800bdd8:	b170      	cbz	r0, 800bdf8 <_vfiprintf_r+0x5c>
 800bdda:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bddc:	07dc      	lsls	r4, r3, #31
 800bdde:	d504      	bpl.n	800bdea <_vfiprintf_r+0x4e>
 800bde0:	f04f 30ff 	mov.w	r0, #4294967295
 800bde4:	b01d      	add	sp, #116	@ 0x74
 800bde6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdea:	89ab      	ldrh	r3, [r5, #12]
 800bdec:	0598      	lsls	r0, r3, #22
 800bdee:	d4f7      	bmi.n	800bde0 <_vfiprintf_r+0x44>
 800bdf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bdf2:	f7fd fd83 	bl	80098fc <__retarget_lock_release_recursive>
 800bdf6:	e7f3      	b.n	800bde0 <_vfiprintf_r+0x44>
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdfc:	2320      	movs	r3, #32
 800bdfe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800be02:	f8cd 800c 	str.w	r8, [sp, #12]
 800be06:	2330      	movs	r3, #48	@ 0x30
 800be08:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bfb8 <_vfiprintf_r+0x21c>
 800be0c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800be10:	f04f 0901 	mov.w	r9, #1
 800be14:	4623      	mov	r3, r4
 800be16:	469a      	mov	sl, r3
 800be18:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be1c:	b10a      	cbz	r2, 800be22 <_vfiprintf_r+0x86>
 800be1e:	2a25      	cmp	r2, #37	@ 0x25
 800be20:	d1f9      	bne.n	800be16 <_vfiprintf_r+0x7a>
 800be22:	ebba 0b04 	subs.w	fp, sl, r4
 800be26:	d00b      	beq.n	800be40 <_vfiprintf_r+0xa4>
 800be28:	465b      	mov	r3, fp
 800be2a:	4622      	mov	r2, r4
 800be2c:	4629      	mov	r1, r5
 800be2e:	4630      	mov	r0, r6
 800be30:	f7ff ffa2 	bl	800bd78 <__sfputs_r>
 800be34:	3001      	adds	r0, #1
 800be36:	f000 80a7 	beq.w	800bf88 <_vfiprintf_r+0x1ec>
 800be3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be3c:	445a      	add	r2, fp
 800be3e:	9209      	str	r2, [sp, #36]	@ 0x24
 800be40:	f89a 3000 	ldrb.w	r3, [sl]
 800be44:	2b00      	cmp	r3, #0
 800be46:	f000 809f 	beq.w	800bf88 <_vfiprintf_r+0x1ec>
 800be4a:	2300      	movs	r3, #0
 800be4c:	f04f 32ff 	mov.w	r2, #4294967295
 800be50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be54:	f10a 0a01 	add.w	sl, sl, #1
 800be58:	9304      	str	r3, [sp, #16]
 800be5a:	9307      	str	r3, [sp, #28]
 800be5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800be60:	931a      	str	r3, [sp, #104]	@ 0x68
 800be62:	4654      	mov	r4, sl
 800be64:	2205      	movs	r2, #5
 800be66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be6a:	4853      	ldr	r0, [pc, #332]	@ (800bfb8 <_vfiprintf_r+0x21c>)
 800be6c:	f7f4 f9b0 	bl	80001d0 <memchr>
 800be70:	9a04      	ldr	r2, [sp, #16]
 800be72:	b9d8      	cbnz	r0, 800beac <_vfiprintf_r+0x110>
 800be74:	06d1      	lsls	r1, r2, #27
 800be76:	bf44      	itt	mi
 800be78:	2320      	movmi	r3, #32
 800be7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be7e:	0713      	lsls	r3, r2, #28
 800be80:	bf44      	itt	mi
 800be82:	232b      	movmi	r3, #43	@ 0x2b
 800be84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be88:	f89a 3000 	ldrb.w	r3, [sl]
 800be8c:	2b2a      	cmp	r3, #42	@ 0x2a
 800be8e:	d015      	beq.n	800bebc <_vfiprintf_r+0x120>
 800be90:	9a07      	ldr	r2, [sp, #28]
 800be92:	4654      	mov	r4, sl
 800be94:	2000      	movs	r0, #0
 800be96:	f04f 0c0a 	mov.w	ip, #10
 800be9a:	4621      	mov	r1, r4
 800be9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bea0:	3b30      	subs	r3, #48	@ 0x30
 800bea2:	2b09      	cmp	r3, #9
 800bea4:	d94b      	bls.n	800bf3e <_vfiprintf_r+0x1a2>
 800bea6:	b1b0      	cbz	r0, 800bed6 <_vfiprintf_r+0x13a>
 800bea8:	9207      	str	r2, [sp, #28]
 800beaa:	e014      	b.n	800bed6 <_vfiprintf_r+0x13a>
 800beac:	eba0 0308 	sub.w	r3, r0, r8
 800beb0:	fa09 f303 	lsl.w	r3, r9, r3
 800beb4:	4313      	orrs	r3, r2
 800beb6:	9304      	str	r3, [sp, #16]
 800beb8:	46a2      	mov	sl, r4
 800beba:	e7d2      	b.n	800be62 <_vfiprintf_r+0xc6>
 800bebc:	9b03      	ldr	r3, [sp, #12]
 800bebe:	1d19      	adds	r1, r3, #4
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	9103      	str	r1, [sp, #12]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	bfbb      	ittet	lt
 800bec8:	425b      	neglt	r3, r3
 800beca:	f042 0202 	orrlt.w	r2, r2, #2
 800bece:	9307      	strge	r3, [sp, #28]
 800bed0:	9307      	strlt	r3, [sp, #28]
 800bed2:	bfb8      	it	lt
 800bed4:	9204      	strlt	r2, [sp, #16]
 800bed6:	7823      	ldrb	r3, [r4, #0]
 800bed8:	2b2e      	cmp	r3, #46	@ 0x2e
 800beda:	d10a      	bne.n	800bef2 <_vfiprintf_r+0x156>
 800bedc:	7863      	ldrb	r3, [r4, #1]
 800bede:	2b2a      	cmp	r3, #42	@ 0x2a
 800bee0:	d132      	bne.n	800bf48 <_vfiprintf_r+0x1ac>
 800bee2:	9b03      	ldr	r3, [sp, #12]
 800bee4:	1d1a      	adds	r2, r3, #4
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	9203      	str	r2, [sp, #12]
 800beea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800beee:	3402      	adds	r4, #2
 800bef0:	9305      	str	r3, [sp, #20]
 800bef2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bfc8 <_vfiprintf_r+0x22c>
 800bef6:	7821      	ldrb	r1, [r4, #0]
 800bef8:	2203      	movs	r2, #3
 800befa:	4650      	mov	r0, sl
 800befc:	f7f4 f968 	bl	80001d0 <memchr>
 800bf00:	b138      	cbz	r0, 800bf12 <_vfiprintf_r+0x176>
 800bf02:	9b04      	ldr	r3, [sp, #16]
 800bf04:	eba0 000a 	sub.w	r0, r0, sl
 800bf08:	2240      	movs	r2, #64	@ 0x40
 800bf0a:	4082      	lsls	r2, r0
 800bf0c:	4313      	orrs	r3, r2
 800bf0e:	3401      	adds	r4, #1
 800bf10:	9304      	str	r3, [sp, #16]
 800bf12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf16:	4829      	ldr	r0, [pc, #164]	@ (800bfbc <_vfiprintf_r+0x220>)
 800bf18:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bf1c:	2206      	movs	r2, #6
 800bf1e:	f7f4 f957 	bl	80001d0 <memchr>
 800bf22:	2800      	cmp	r0, #0
 800bf24:	d03f      	beq.n	800bfa6 <_vfiprintf_r+0x20a>
 800bf26:	4b26      	ldr	r3, [pc, #152]	@ (800bfc0 <_vfiprintf_r+0x224>)
 800bf28:	bb1b      	cbnz	r3, 800bf72 <_vfiprintf_r+0x1d6>
 800bf2a:	9b03      	ldr	r3, [sp, #12]
 800bf2c:	3307      	adds	r3, #7
 800bf2e:	f023 0307 	bic.w	r3, r3, #7
 800bf32:	3308      	adds	r3, #8
 800bf34:	9303      	str	r3, [sp, #12]
 800bf36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf38:	443b      	add	r3, r7
 800bf3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf3c:	e76a      	b.n	800be14 <_vfiprintf_r+0x78>
 800bf3e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf42:	460c      	mov	r4, r1
 800bf44:	2001      	movs	r0, #1
 800bf46:	e7a8      	b.n	800be9a <_vfiprintf_r+0xfe>
 800bf48:	2300      	movs	r3, #0
 800bf4a:	3401      	adds	r4, #1
 800bf4c:	9305      	str	r3, [sp, #20]
 800bf4e:	4619      	mov	r1, r3
 800bf50:	f04f 0c0a 	mov.w	ip, #10
 800bf54:	4620      	mov	r0, r4
 800bf56:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf5a:	3a30      	subs	r2, #48	@ 0x30
 800bf5c:	2a09      	cmp	r2, #9
 800bf5e:	d903      	bls.n	800bf68 <_vfiprintf_r+0x1cc>
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d0c6      	beq.n	800bef2 <_vfiprintf_r+0x156>
 800bf64:	9105      	str	r1, [sp, #20]
 800bf66:	e7c4      	b.n	800bef2 <_vfiprintf_r+0x156>
 800bf68:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf6c:	4604      	mov	r4, r0
 800bf6e:	2301      	movs	r3, #1
 800bf70:	e7f0      	b.n	800bf54 <_vfiprintf_r+0x1b8>
 800bf72:	ab03      	add	r3, sp, #12
 800bf74:	9300      	str	r3, [sp, #0]
 800bf76:	462a      	mov	r2, r5
 800bf78:	4b12      	ldr	r3, [pc, #72]	@ (800bfc4 <_vfiprintf_r+0x228>)
 800bf7a:	a904      	add	r1, sp, #16
 800bf7c:	4630      	mov	r0, r6
 800bf7e:	f7fc ff4f 	bl	8008e20 <_printf_float>
 800bf82:	4607      	mov	r7, r0
 800bf84:	1c78      	adds	r0, r7, #1
 800bf86:	d1d6      	bne.n	800bf36 <_vfiprintf_r+0x19a>
 800bf88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf8a:	07d9      	lsls	r1, r3, #31
 800bf8c:	d405      	bmi.n	800bf9a <_vfiprintf_r+0x1fe>
 800bf8e:	89ab      	ldrh	r3, [r5, #12]
 800bf90:	059a      	lsls	r2, r3, #22
 800bf92:	d402      	bmi.n	800bf9a <_vfiprintf_r+0x1fe>
 800bf94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf96:	f7fd fcb1 	bl	80098fc <__retarget_lock_release_recursive>
 800bf9a:	89ab      	ldrh	r3, [r5, #12]
 800bf9c:	065b      	lsls	r3, r3, #25
 800bf9e:	f53f af1f 	bmi.w	800bde0 <_vfiprintf_r+0x44>
 800bfa2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bfa4:	e71e      	b.n	800bde4 <_vfiprintf_r+0x48>
 800bfa6:	ab03      	add	r3, sp, #12
 800bfa8:	9300      	str	r3, [sp, #0]
 800bfaa:	462a      	mov	r2, r5
 800bfac:	4b05      	ldr	r3, [pc, #20]	@ (800bfc4 <_vfiprintf_r+0x228>)
 800bfae:	a904      	add	r1, sp, #16
 800bfb0:	4630      	mov	r0, r6
 800bfb2:	f7fd f9cd 	bl	8009350 <_printf_i>
 800bfb6:	e7e4      	b.n	800bf82 <_vfiprintf_r+0x1e6>
 800bfb8:	0800c6d8 	.word	0x0800c6d8
 800bfbc:	0800c6e2 	.word	0x0800c6e2
 800bfc0:	08008e21 	.word	0x08008e21
 800bfc4:	0800bd79 	.word	0x0800bd79
 800bfc8:	0800c6de 	.word	0x0800c6de

0800bfcc <__swbuf_r>:
 800bfcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfce:	460e      	mov	r6, r1
 800bfd0:	4614      	mov	r4, r2
 800bfd2:	4605      	mov	r5, r0
 800bfd4:	b118      	cbz	r0, 800bfde <__swbuf_r+0x12>
 800bfd6:	6a03      	ldr	r3, [r0, #32]
 800bfd8:	b90b      	cbnz	r3, 800bfde <__swbuf_r+0x12>
 800bfda:	f7fd fb65 	bl	80096a8 <__sinit>
 800bfde:	69a3      	ldr	r3, [r4, #24]
 800bfe0:	60a3      	str	r3, [r4, #8]
 800bfe2:	89a3      	ldrh	r3, [r4, #12]
 800bfe4:	071a      	lsls	r2, r3, #28
 800bfe6:	d501      	bpl.n	800bfec <__swbuf_r+0x20>
 800bfe8:	6923      	ldr	r3, [r4, #16]
 800bfea:	b943      	cbnz	r3, 800bffe <__swbuf_r+0x32>
 800bfec:	4621      	mov	r1, r4
 800bfee:	4628      	mov	r0, r5
 800bff0:	f000 f82a 	bl	800c048 <__swsetup_r>
 800bff4:	b118      	cbz	r0, 800bffe <__swbuf_r+0x32>
 800bff6:	f04f 37ff 	mov.w	r7, #4294967295
 800bffa:	4638      	mov	r0, r7
 800bffc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bffe:	6823      	ldr	r3, [r4, #0]
 800c000:	6922      	ldr	r2, [r4, #16]
 800c002:	1a98      	subs	r0, r3, r2
 800c004:	6963      	ldr	r3, [r4, #20]
 800c006:	b2f6      	uxtb	r6, r6
 800c008:	4283      	cmp	r3, r0
 800c00a:	4637      	mov	r7, r6
 800c00c:	dc05      	bgt.n	800c01a <__swbuf_r+0x4e>
 800c00e:	4621      	mov	r1, r4
 800c010:	4628      	mov	r0, r5
 800c012:	f7ff fdc7 	bl	800bba4 <_fflush_r>
 800c016:	2800      	cmp	r0, #0
 800c018:	d1ed      	bne.n	800bff6 <__swbuf_r+0x2a>
 800c01a:	68a3      	ldr	r3, [r4, #8]
 800c01c:	3b01      	subs	r3, #1
 800c01e:	60a3      	str	r3, [r4, #8]
 800c020:	6823      	ldr	r3, [r4, #0]
 800c022:	1c5a      	adds	r2, r3, #1
 800c024:	6022      	str	r2, [r4, #0]
 800c026:	701e      	strb	r6, [r3, #0]
 800c028:	6962      	ldr	r2, [r4, #20]
 800c02a:	1c43      	adds	r3, r0, #1
 800c02c:	429a      	cmp	r2, r3
 800c02e:	d004      	beq.n	800c03a <__swbuf_r+0x6e>
 800c030:	89a3      	ldrh	r3, [r4, #12]
 800c032:	07db      	lsls	r3, r3, #31
 800c034:	d5e1      	bpl.n	800bffa <__swbuf_r+0x2e>
 800c036:	2e0a      	cmp	r6, #10
 800c038:	d1df      	bne.n	800bffa <__swbuf_r+0x2e>
 800c03a:	4621      	mov	r1, r4
 800c03c:	4628      	mov	r0, r5
 800c03e:	f7ff fdb1 	bl	800bba4 <_fflush_r>
 800c042:	2800      	cmp	r0, #0
 800c044:	d0d9      	beq.n	800bffa <__swbuf_r+0x2e>
 800c046:	e7d6      	b.n	800bff6 <__swbuf_r+0x2a>

0800c048 <__swsetup_r>:
 800c048:	b538      	push	{r3, r4, r5, lr}
 800c04a:	4b29      	ldr	r3, [pc, #164]	@ (800c0f0 <__swsetup_r+0xa8>)
 800c04c:	4605      	mov	r5, r0
 800c04e:	6818      	ldr	r0, [r3, #0]
 800c050:	460c      	mov	r4, r1
 800c052:	b118      	cbz	r0, 800c05c <__swsetup_r+0x14>
 800c054:	6a03      	ldr	r3, [r0, #32]
 800c056:	b90b      	cbnz	r3, 800c05c <__swsetup_r+0x14>
 800c058:	f7fd fb26 	bl	80096a8 <__sinit>
 800c05c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c060:	0719      	lsls	r1, r3, #28
 800c062:	d422      	bmi.n	800c0aa <__swsetup_r+0x62>
 800c064:	06da      	lsls	r2, r3, #27
 800c066:	d407      	bmi.n	800c078 <__swsetup_r+0x30>
 800c068:	2209      	movs	r2, #9
 800c06a:	602a      	str	r2, [r5, #0]
 800c06c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c070:	81a3      	strh	r3, [r4, #12]
 800c072:	f04f 30ff 	mov.w	r0, #4294967295
 800c076:	e033      	b.n	800c0e0 <__swsetup_r+0x98>
 800c078:	0758      	lsls	r0, r3, #29
 800c07a:	d512      	bpl.n	800c0a2 <__swsetup_r+0x5a>
 800c07c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c07e:	b141      	cbz	r1, 800c092 <__swsetup_r+0x4a>
 800c080:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c084:	4299      	cmp	r1, r3
 800c086:	d002      	beq.n	800c08e <__swsetup_r+0x46>
 800c088:	4628      	mov	r0, r5
 800c08a:	f7fe faa5 	bl	800a5d8 <_free_r>
 800c08e:	2300      	movs	r3, #0
 800c090:	6363      	str	r3, [r4, #52]	@ 0x34
 800c092:	89a3      	ldrh	r3, [r4, #12]
 800c094:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c098:	81a3      	strh	r3, [r4, #12]
 800c09a:	2300      	movs	r3, #0
 800c09c:	6063      	str	r3, [r4, #4]
 800c09e:	6923      	ldr	r3, [r4, #16]
 800c0a0:	6023      	str	r3, [r4, #0]
 800c0a2:	89a3      	ldrh	r3, [r4, #12]
 800c0a4:	f043 0308 	orr.w	r3, r3, #8
 800c0a8:	81a3      	strh	r3, [r4, #12]
 800c0aa:	6923      	ldr	r3, [r4, #16]
 800c0ac:	b94b      	cbnz	r3, 800c0c2 <__swsetup_r+0x7a>
 800c0ae:	89a3      	ldrh	r3, [r4, #12]
 800c0b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c0b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c0b8:	d003      	beq.n	800c0c2 <__swsetup_r+0x7a>
 800c0ba:	4621      	mov	r1, r4
 800c0bc:	4628      	mov	r0, r5
 800c0be:	f000 f883 	bl	800c1c8 <__smakebuf_r>
 800c0c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0c6:	f013 0201 	ands.w	r2, r3, #1
 800c0ca:	d00a      	beq.n	800c0e2 <__swsetup_r+0x9a>
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	60a2      	str	r2, [r4, #8]
 800c0d0:	6962      	ldr	r2, [r4, #20]
 800c0d2:	4252      	negs	r2, r2
 800c0d4:	61a2      	str	r2, [r4, #24]
 800c0d6:	6922      	ldr	r2, [r4, #16]
 800c0d8:	b942      	cbnz	r2, 800c0ec <__swsetup_r+0xa4>
 800c0da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c0de:	d1c5      	bne.n	800c06c <__swsetup_r+0x24>
 800c0e0:	bd38      	pop	{r3, r4, r5, pc}
 800c0e2:	0799      	lsls	r1, r3, #30
 800c0e4:	bf58      	it	pl
 800c0e6:	6962      	ldrpl	r2, [r4, #20]
 800c0e8:	60a2      	str	r2, [r4, #8]
 800c0ea:	e7f4      	b.n	800c0d6 <__swsetup_r+0x8e>
 800c0ec:	2000      	movs	r0, #0
 800c0ee:	e7f7      	b.n	800c0e0 <__swsetup_r+0x98>
 800c0f0:	20000194 	.word	0x20000194

0800c0f4 <_raise_r>:
 800c0f4:	291f      	cmp	r1, #31
 800c0f6:	b538      	push	{r3, r4, r5, lr}
 800c0f8:	4605      	mov	r5, r0
 800c0fa:	460c      	mov	r4, r1
 800c0fc:	d904      	bls.n	800c108 <_raise_r+0x14>
 800c0fe:	2316      	movs	r3, #22
 800c100:	6003      	str	r3, [r0, #0]
 800c102:	f04f 30ff 	mov.w	r0, #4294967295
 800c106:	bd38      	pop	{r3, r4, r5, pc}
 800c108:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c10a:	b112      	cbz	r2, 800c112 <_raise_r+0x1e>
 800c10c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c110:	b94b      	cbnz	r3, 800c126 <_raise_r+0x32>
 800c112:	4628      	mov	r0, r5
 800c114:	f000 f830 	bl	800c178 <_getpid_r>
 800c118:	4622      	mov	r2, r4
 800c11a:	4601      	mov	r1, r0
 800c11c:	4628      	mov	r0, r5
 800c11e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c122:	f000 b817 	b.w	800c154 <_kill_r>
 800c126:	2b01      	cmp	r3, #1
 800c128:	d00a      	beq.n	800c140 <_raise_r+0x4c>
 800c12a:	1c59      	adds	r1, r3, #1
 800c12c:	d103      	bne.n	800c136 <_raise_r+0x42>
 800c12e:	2316      	movs	r3, #22
 800c130:	6003      	str	r3, [r0, #0]
 800c132:	2001      	movs	r0, #1
 800c134:	e7e7      	b.n	800c106 <_raise_r+0x12>
 800c136:	2100      	movs	r1, #0
 800c138:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c13c:	4620      	mov	r0, r4
 800c13e:	4798      	blx	r3
 800c140:	2000      	movs	r0, #0
 800c142:	e7e0      	b.n	800c106 <_raise_r+0x12>

0800c144 <raise>:
 800c144:	4b02      	ldr	r3, [pc, #8]	@ (800c150 <raise+0xc>)
 800c146:	4601      	mov	r1, r0
 800c148:	6818      	ldr	r0, [r3, #0]
 800c14a:	f7ff bfd3 	b.w	800c0f4 <_raise_r>
 800c14e:	bf00      	nop
 800c150:	20000194 	.word	0x20000194

0800c154 <_kill_r>:
 800c154:	b538      	push	{r3, r4, r5, lr}
 800c156:	4d07      	ldr	r5, [pc, #28]	@ (800c174 <_kill_r+0x20>)
 800c158:	2300      	movs	r3, #0
 800c15a:	4604      	mov	r4, r0
 800c15c:	4608      	mov	r0, r1
 800c15e:	4611      	mov	r1, r2
 800c160:	602b      	str	r3, [r5, #0]
 800c162:	f7f5 ff75 	bl	8002050 <_kill>
 800c166:	1c43      	adds	r3, r0, #1
 800c168:	d102      	bne.n	800c170 <_kill_r+0x1c>
 800c16a:	682b      	ldr	r3, [r5, #0]
 800c16c:	b103      	cbz	r3, 800c170 <_kill_r+0x1c>
 800c16e:	6023      	str	r3, [r4, #0]
 800c170:	bd38      	pop	{r3, r4, r5, pc}
 800c172:	bf00      	nop
 800c174:	200053d4 	.word	0x200053d4

0800c178 <_getpid_r>:
 800c178:	f7f5 bf62 	b.w	8002040 <_getpid>

0800c17c <__swhatbuf_r>:
 800c17c:	b570      	push	{r4, r5, r6, lr}
 800c17e:	460c      	mov	r4, r1
 800c180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c184:	2900      	cmp	r1, #0
 800c186:	b096      	sub	sp, #88	@ 0x58
 800c188:	4615      	mov	r5, r2
 800c18a:	461e      	mov	r6, r3
 800c18c:	da0d      	bge.n	800c1aa <__swhatbuf_r+0x2e>
 800c18e:	89a3      	ldrh	r3, [r4, #12]
 800c190:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c194:	f04f 0100 	mov.w	r1, #0
 800c198:	bf14      	ite	ne
 800c19a:	2340      	movne	r3, #64	@ 0x40
 800c19c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c1a0:	2000      	movs	r0, #0
 800c1a2:	6031      	str	r1, [r6, #0]
 800c1a4:	602b      	str	r3, [r5, #0]
 800c1a6:	b016      	add	sp, #88	@ 0x58
 800c1a8:	bd70      	pop	{r4, r5, r6, pc}
 800c1aa:	466a      	mov	r2, sp
 800c1ac:	f000 f848 	bl	800c240 <_fstat_r>
 800c1b0:	2800      	cmp	r0, #0
 800c1b2:	dbec      	blt.n	800c18e <__swhatbuf_r+0x12>
 800c1b4:	9901      	ldr	r1, [sp, #4]
 800c1b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c1ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c1be:	4259      	negs	r1, r3
 800c1c0:	4159      	adcs	r1, r3
 800c1c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c1c6:	e7eb      	b.n	800c1a0 <__swhatbuf_r+0x24>

0800c1c8 <__smakebuf_r>:
 800c1c8:	898b      	ldrh	r3, [r1, #12]
 800c1ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c1cc:	079d      	lsls	r5, r3, #30
 800c1ce:	4606      	mov	r6, r0
 800c1d0:	460c      	mov	r4, r1
 800c1d2:	d507      	bpl.n	800c1e4 <__smakebuf_r+0x1c>
 800c1d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c1d8:	6023      	str	r3, [r4, #0]
 800c1da:	6123      	str	r3, [r4, #16]
 800c1dc:	2301      	movs	r3, #1
 800c1de:	6163      	str	r3, [r4, #20]
 800c1e0:	b003      	add	sp, #12
 800c1e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1e4:	ab01      	add	r3, sp, #4
 800c1e6:	466a      	mov	r2, sp
 800c1e8:	f7ff ffc8 	bl	800c17c <__swhatbuf_r>
 800c1ec:	9f00      	ldr	r7, [sp, #0]
 800c1ee:	4605      	mov	r5, r0
 800c1f0:	4639      	mov	r1, r7
 800c1f2:	4630      	mov	r0, r6
 800c1f4:	f7fe fd9e 	bl	800ad34 <_malloc_r>
 800c1f8:	b948      	cbnz	r0, 800c20e <__smakebuf_r+0x46>
 800c1fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1fe:	059a      	lsls	r2, r3, #22
 800c200:	d4ee      	bmi.n	800c1e0 <__smakebuf_r+0x18>
 800c202:	f023 0303 	bic.w	r3, r3, #3
 800c206:	f043 0302 	orr.w	r3, r3, #2
 800c20a:	81a3      	strh	r3, [r4, #12]
 800c20c:	e7e2      	b.n	800c1d4 <__smakebuf_r+0xc>
 800c20e:	89a3      	ldrh	r3, [r4, #12]
 800c210:	6020      	str	r0, [r4, #0]
 800c212:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c216:	81a3      	strh	r3, [r4, #12]
 800c218:	9b01      	ldr	r3, [sp, #4]
 800c21a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c21e:	b15b      	cbz	r3, 800c238 <__smakebuf_r+0x70>
 800c220:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c224:	4630      	mov	r0, r6
 800c226:	f000 f81d 	bl	800c264 <_isatty_r>
 800c22a:	b128      	cbz	r0, 800c238 <__smakebuf_r+0x70>
 800c22c:	89a3      	ldrh	r3, [r4, #12]
 800c22e:	f023 0303 	bic.w	r3, r3, #3
 800c232:	f043 0301 	orr.w	r3, r3, #1
 800c236:	81a3      	strh	r3, [r4, #12]
 800c238:	89a3      	ldrh	r3, [r4, #12]
 800c23a:	431d      	orrs	r5, r3
 800c23c:	81a5      	strh	r5, [r4, #12]
 800c23e:	e7cf      	b.n	800c1e0 <__smakebuf_r+0x18>

0800c240 <_fstat_r>:
 800c240:	b538      	push	{r3, r4, r5, lr}
 800c242:	4d07      	ldr	r5, [pc, #28]	@ (800c260 <_fstat_r+0x20>)
 800c244:	2300      	movs	r3, #0
 800c246:	4604      	mov	r4, r0
 800c248:	4608      	mov	r0, r1
 800c24a:	4611      	mov	r1, r2
 800c24c:	602b      	str	r3, [r5, #0]
 800c24e:	f7f5 ff5f 	bl	8002110 <_fstat>
 800c252:	1c43      	adds	r3, r0, #1
 800c254:	d102      	bne.n	800c25c <_fstat_r+0x1c>
 800c256:	682b      	ldr	r3, [r5, #0]
 800c258:	b103      	cbz	r3, 800c25c <_fstat_r+0x1c>
 800c25a:	6023      	str	r3, [r4, #0]
 800c25c:	bd38      	pop	{r3, r4, r5, pc}
 800c25e:	bf00      	nop
 800c260:	200053d4 	.word	0x200053d4

0800c264 <_isatty_r>:
 800c264:	b538      	push	{r3, r4, r5, lr}
 800c266:	4d06      	ldr	r5, [pc, #24]	@ (800c280 <_isatty_r+0x1c>)
 800c268:	2300      	movs	r3, #0
 800c26a:	4604      	mov	r4, r0
 800c26c:	4608      	mov	r0, r1
 800c26e:	602b      	str	r3, [r5, #0]
 800c270:	f7f5 ff5e 	bl	8002130 <_isatty>
 800c274:	1c43      	adds	r3, r0, #1
 800c276:	d102      	bne.n	800c27e <_isatty_r+0x1a>
 800c278:	682b      	ldr	r3, [r5, #0]
 800c27a:	b103      	cbz	r3, 800c27e <_isatty_r+0x1a>
 800c27c:	6023      	str	r3, [r4, #0]
 800c27e:	bd38      	pop	{r3, r4, r5, pc}
 800c280:	200053d4 	.word	0x200053d4

0800c284 <_init>:
 800c284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c286:	bf00      	nop
 800c288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c28a:	bc08      	pop	{r3}
 800c28c:	469e      	mov	lr, r3
 800c28e:	4770      	bx	lr

0800c290 <_fini>:
 800c290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c292:	bf00      	nop
 800c294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c296:	bc08      	pop	{r3}
 800c298:	469e      	mov	lr, r3
 800c29a:	4770      	bx	lr
