vendor_name = ModelSim
source_file = 1, C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part1/FlipFlopD.vhd
source_file = 1, C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part1/FlipFlop_Demo.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula04/Part1/db/FlipFlop_Demo.cbx.xml
design_name = hard_block
design_name = FlipFlop_Demo
instance = comp, \LEDR[0]~output\, LEDR[0]~output, FlipFlop_Demo, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, FlipFlop_Demo, 1
instance = comp, \SW[1]~input\, SW[1]~input, FlipFlop_Demo, 1
instance = comp, \SW[2]~input\, SW[2]~input, FlipFlop_Demo, 1
instance = comp, \SW[0]~input\, SW[0]~input, FlipFlop_Demo, 1
instance = comp, \ff_d|q~0\, ff_d|q~0, FlipFlop_Demo, 1
instance = comp, \ff_d|q\, ff_d|q, FlipFlop_Demo, 1
