Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Aug  7 20:53:21 2018
| Host         : WYU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FPGA_Top_timing_summary_routed.rpt -pb FPGA_Top_timing_summary_routed.pb -rpx FPGA_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGA_Top
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Acquisition/AD9220Control/Ad9220Control/data_ready_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[3]/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: Command/DaqModeSelect/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[129]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[130]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[131]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[132]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[133]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[135]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[136]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[137]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[138]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[139]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[140]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[141]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[142]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[143]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[144]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[145]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[146]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[147]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[148]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[149]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[150]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[151]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[152]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[153]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[154]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[155]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[156]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[157]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[158]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[159]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[160]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[161]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[162]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[164]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[167]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[168]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[169]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[170]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[171]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[172]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[173]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[174]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[175]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[176]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[177]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[178]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[179]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[180]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[181]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[182]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[183]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[184]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[185]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[186]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[187]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[188]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[189]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[190]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[191]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[192]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[193]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[194]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[195]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[196]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[197]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[198]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[201]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[202]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[203]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[204]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[205]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[206]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[207]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[209]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[210]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[211]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[212]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[213]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[214]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[215]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[216]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[217]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[218]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[219]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[220]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[221]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[222]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[223]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[225]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[226]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[227]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[228]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[229]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[230]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[231]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[232]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[233]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[234]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[235]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[236]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[237]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[238]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[239]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[243]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[244]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[245]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[246]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[247]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[248]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[249]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[250]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[251]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[252]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[253]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[255]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain1/MicrorocDaq/AutoDaqControl/Once_end_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain1/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain1/ReadOnChipRam/ExternalFifoWriteEn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain2/MicrorocDaq/AutoDaqControl/Once_end_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain2/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain2/ReadOnChipRam/ExternalFifoWriteEn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain3/MicrorocDaq/AutoDaqControl/Once_end_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain3/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain3/ReadOnChipRam/ExternalFifoWriteEn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain4/MicrorocDaq/AutoDaqControl/Once_end_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain4/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain4/ReadOnChipRam/ExternalFifoWriteEn_reg/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: TriggerSwitcher/TriggerExternal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 352 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.023        0.000                      0                46732        0.036        0.000                      0                46648        4.500        0.000                       0                 25237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLKOUT                                                                                      {0.000 10.417}       20.833          48.001          
Clk40M                                                                                      {0.000 12.500}       25.000          40.000          
  ClockFeedback                                                                             {0.000 25.000}       50.000          20.000          
  Mmcm100M                                                                                  {0.000 5.000}        10.000          100.000         
  Mmcm40M                                                                                   {0.000 12.500}       25.000          40.000          
  Mmcm5M                                                                                    {0.000 100.000}      200.000         5.000           
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLKOUT                                                                                            5.230        0.000                      0                25737        0.036        0.000                      0                25737        9.286        0.000                       0                 14440  
Clk40M                                                                                                                                                                                                                                        7.500        0.000                       0                     1  
  ClockFeedback                                                                                                                                                                                                                              48.751        0.000                       0                     2  
  Mmcm100M                                                                                        6.117        0.000                      0                  256        0.175        0.000                      0                  256        4.500        0.000                       0                   262  
  Mmcm40M                                                                                         3.442        0.000                      0                18234        0.082        0.000                      0                18234       11.646        0.000                       0                  9540  
  Mmcm5M                                                                                         96.559        0.000                      0                  697        0.116        0.000                      0                  697       13.360        0.000                       0                   507  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.639        0.000                      0                  931        0.097        0.000                      0                  931       15.370        0.000                       0                   485  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Mmcm40M       CLKOUT              0.147        0.000                      0                   19        0.117        0.000                      0                    1  
Mmcm40M       Mmcm100M            1.157        0.000                      0                    1        0.673        0.000                      0                    1  
CLKOUT        Mmcm40M             0.023        0.000                      0                   25        1.564        0.000                      0                    7  
Mmcm100M      Mmcm40M             0.957        0.000                      0                    5        0.681        0.000                      0                    5  
Mmcm5M        Mmcm40M             8.031        0.000                      0                  338        0.209        0.000                      0                  314  
Mmcm40M       Mmcm5M             19.351        0.000                      0                   61        0.120        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLKOUT                                                                                      CLKOUT                                                                                           18.391        0.000                      0                   97        0.158        0.000                      0                   97  
**async_default**                                                                           Mmcm40M                                                                                     Mmcm40M                                                                                          18.983        0.000                      0                  566        0.393        0.000                      0                  566  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.234        0.000                      0                  100        0.332        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT
  To Clock:  CLKOUT

Setup :            0  Failing Endpoints,  Worst Slack        5.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FSM_onehot_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.691ns  (logic 0.589ns (15.958%)  route 3.102ns (84.042%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 25.240 - 20.833 ) 
    Source Clock Delay      (SCD):    6.055ns = ( 16.472 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.765    15.397    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.105    15.502 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.970    16.472    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.379    16.851 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           2.980    19.831    usb_cy7c68013A/in_from_ext_fifo_empty
    SLICE_X82Y91         LUT6 (Prop_lut6_I1_O)        0.105    19.936 r  usb_cy7c68013A/FSM_onehot_State[0]_i_2/O
                         net (fo=1, routed)           0.122    20.058    usb_cy7c68013A/FSM_onehot_State[0]_i_2_n_0
    SLICE_X82Y91         LUT4 (Prop_lut4_I2_O)        0.105    20.163 r  usb_cy7c68013A/FSM_onehot_State[0]_i_1/O
                         net (fo=1, routed)           0.000    20.163    usb_cy7c68013A/FSM_onehot_State[0]_i_1_n_0
    SLICE_X82Y91         FDRE                                         r  usb_cy7c68013A/FSM_onehot_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.351    25.240    usb_cy7c68013A/IFCLK
    SLICE_X82Y91         FDRE                                         r  usb_cy7c68013A/FSM_onehot_State_reg[0]/C
                         clock pessimism              0.159    25.398    
                         clock uncertainty           -0.035    25.363    
    SLICE_X82Y91         FDRE (Setup_fdre_C_D)        0.030    25.393    usb_cy7c68013A/FSM_onehot_State_reg[0]
  -------------------------------------------------------------------
                         required time                         25.393    
                         arrival time                         -20.163    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        4.952ns  (logic 2.511ns (50.711%)  route 2.441ns (49.289%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 25.152 - 20.833 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 15.111 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.479    15.111    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125    17.236 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.027    18.263    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[19]
    SLICE_X72Y72         LUT3 (Prop_lut3_I0_O)        0.119    18.382 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[3]_INST_0/O
                         net (fo=3, routed)           1.414    19.796    u_ila_1/inst/ila_core_inst/probe0[3]
    SLICE_X61Y94         LUT3 (Prop_lut3_I1_O)        0.267    20.063 r  u_ila_1/inst/ila_core_inst/probeDelay1[3]_i_1/O
                         net (fo=1, routed)           0.000    20.063    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X61Y94         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.263    25.152    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X61Y94         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.226    25.377    
                         clock uncertainty           -0.035    25.342    
    SLICE_X61Y94         FDRE (Setup_fdre_C_D)        0.032    25.374    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         25.374    
                         arrival time                         -20.063    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        4.836ns  (logic 2.241ns (46.338%)  route 2.595ns (53.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 25.241 - 20.833 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 15.041 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.409    15.041    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.125    17.166 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.110    18.276    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[29]
    SLICE_X62Y73         LUT3 (Prop_lut3_I0_O)        0.116    18.392 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0/O
                         net (fo=3, routed)           1.486    19.877    usb_cy7c68013A/in_from_ext_fifo_dout[13]
    SLICE_X83Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.352    25.241    usb_cy7c68013A/IFCLK
    SLICE_X83Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[5]/C
                         clock pessimism              0.226    25.466    
                         clock uncertainty           -0.035    25.431    
    SLICE_X83Y95         FDRE (Setup_fdre_C_D)       -0.210    25.221    usb_cy7c68013A/FD_BUS_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         25.221    
                         arrival time                         -19.877    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        4.939ns  (logic 2.515ns (50.921%)  route 2.424ns (49.079%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 25.155 - 20.833 ) 
    Source Clock Delay      (SCD):    4.618ns = ( 15.035 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.403    15.035    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y14         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125    17.160 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.275    18.435    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[9]
    SLICE_X72Y71         LUT3 (Prop_lut3_I2_O)        0.115    18.550 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[9]_INST_0/O
                         net (fo=3, routed)           1.149    19.699    u_ila_1/inst/ila_core_inst/probe0[9]
    SLICE_X65Y93         LUT3 (Prop_lut3_I1_O)        0.275    19.974 r  u_ila_1/inst/ila_core_inst/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.000    19.974    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[9]
    SLICE_X65Y93         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.266    25.155    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X65Y93         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.226    25.380    
                         clock uncertainty           -0.035    25.345    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)        0.033    25.378    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         25.378    
                         arrival time                         -19.974    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        4.879ns  (logic 2.230ns (45.707%)  route 2.649ns (54.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 25.241 - 20.833 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 15.041 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.409    15.041    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125    17.166 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.131    18.297    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[26]
    SLICE_X62Y73         LUT3 (Prop_lut3_I0_O)        0.105    18.402 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0/O
                         net (fo=3, routed)           1.518    19.920    usb_cy7c68013A/in_from_ext_fifo_dout[10]
    SLICE_X83Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.352    25.241    usb_cy7c68013A/IFCLK
    SLICE_X83Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[2]/C
                         clock pessimism              0.226    25.466    
                         clock uncertainty           -0.035    25.431    
    SLICE_X83Y95         FDRE (Setup_fdre_C_D)       -0.072    25.359    usb_cy7c68013A/FD_BUS_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                         -19.920    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        4.690ns  (logic 2.240ns (47.756%)  route 2.450ns (52.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 25.241 - 20.833 ) 
    Source Clock Delay      (SCD):    4.618ns = ( 15.035 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.403    15.035    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y14         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125    17.160 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.275    18.435    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[9]
    SLICE_X72Y71         LUT3 (Prop_lut3_I2_O)        0.115    18.550 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[9]_INST_0/O
                         net (fo=3, routed)           1.175    19.725    usb_cy7c68013A/in_from_ext_fifo_dout[9]
    SLICE_X83Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.352    25.241    usb_cy7c68013A/IFCLK
    SLICE_X83Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[1]/C
                         clock pessimism              0.226    25.466    
                         clock uncertainty           -0.035    25.431    
    SLICE_X83Y95         FDRE (Setup_fdre_C_D)       -0.243    25.188    usb_cy7c68013A/FD_BUS_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         25.188    
                         arrival time                         -19.725    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        4.605ns  (logic 2.244ns (48.732%)  route 2.361ns (51.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 25.241 - 20.833 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 15.111 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.479    15.111    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125    17.236 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.152    18.388    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[21]
    SLICE_X72Y72         LUT3 (Prop_lut3_I0_O)        0.119    18.507 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0/O
                         net (fo=3, routed)           1.209    19.716    usb_cy7c68013A/in_from_ext_fifo_dout[5]
    SLICE_X82Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.352    25.241    usb_cy7c68013A/IFCLK
    SLICE_X82Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[13]/C
                         clock pessimism              0.226    25.466    
                         clock uncertainty           -0.035    25.431    
    SLICE_X82Y95         FDRE (Setup_fdre_C_D)       -0.242    25.189    usb_cy7c68013A/FD_BUS_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                         -19.716    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        4.785ns  (logic 2.519ns (52.645%)  route 2.266ns (47.355%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 25.155 - 20.833 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 15.111 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.479    15.111    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125    17.236 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.152    18.388    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[21]
    SLICE_X72Y72         LUT3 (Prop_lut3_I0_O)        0.119    18.507 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0/O
                         net (fo=3, routed)           1.114    19.621    u_ila_1/inst/ila_core_inst/probe0[5]
    SLICE_X63Y94         LUT3 (Prop_lut3_I1_O)        0.275    19.896 r  u_ila_1/inst/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000    19.896    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X63Y94         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.266    25.155    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X63Y94         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.226    25.380    
                         clock uncertainty           -0.035    25.345    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)        0.032    25.377    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         25.377    
                         arrival time                         -19.896    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        4.639ns  (logic 2.251ns (48.527%)  route 2.388ns (51.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 25.241 - 20.833 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 15.111 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.479    15.111    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125    17.236 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.878    18.114    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[17]
    SLICE_X72Y71         LUT3 (Prop_lut3_I0_O)        0.126    18.240 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[1]_INST_0/O
                         net (fo=3, routed)           1.510    19.750    usb_cy7c68013A/in_from_ext_fifo_dout[1]
    SLICE_X83Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.352    25.241    usb_cy7c68013A/IFCLK
    SLICE_X83Y95         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[9]/C
                         clock pessimism              0.226    25.466    
                         clock uncertainty           -0.035    25.431    
    SLICE_X83Y95         FDRE (Setup_fdre_C_D)       -0.186    25.245    usb_cy7c68013A/FD_BUS_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         25.245    
                         arrival time                         -19.750    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        4.762ns  (logic 2.335ns (49.033%)  route 2.427ns (50.967%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 25.152 - 20.833 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 15.111 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.479    15.111    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125    17.236 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.995    18.231    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[18]
    SLICE_X72Y72         LUT3 (Prop_lut3_I0_O)        0.105    18.336 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[2]_INST_0/O
                         net (fo=3, routed)           1.432    19.768    u_ila_1/inst/ila_core_inst/probe0[2]
    SLICE_X61Y92         LUT3 (Prop_lut3_I1_O)        0.105    19.873 r  u_ila_1/inst/ila_core_inst/probeDelay1[2]_i_1/O
                         net (fo=1, routed)           0.000    19.873    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2]
    SLICE_X61Y92         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.263    25.152    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X61Y92         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.226    25.377    
                         clock uncertainty           -0.035    25.342    
    SLICE_X61Y92         FDRE (Setup_fdre_C_D)        0.032    25.374    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         25.374    
                         arrival time                         -19.873    
  -------------------------------------------------------------------
                         slack                                  5.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.556     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X61Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.055     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X60Y77         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.824     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X60Y77         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.501     1.492    
    SLICE_X60Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.223%)  route 0.248ns (63.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.635     1.559    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLICE_X68Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y49         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[1]/Q
                         net (fo=4, routed)           0.248     1.948    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/DIB
    SLICE_X70Y55         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.840     2.009    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/WCLK
    SLICE_X70Y55         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.251     1.758    
    SLICE_X70Y55         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.904    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.067%)  route 0.250ns (63.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.635     1.559    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLICE_X68Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y49         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/Q
                         net (fo=4, routed)           0.250     1.950    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/DIA
    SLICE_X70Y55         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.840     2.009    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/WCLK
    SLICE_X70Y55         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.251     1.758    
    SLICE_X70Y55         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.905    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/parallel_dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/parallel_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.366%)  route 0.168ns (50.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.631     1.555    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/s_dclk_o
    SLICE_X54Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/parallel_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/parallel_dout_reg[4]/Q
                         net (fo=2, routed)           0.168     1.887    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/s_do_o[4]
    SLICE_X53Y52         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/parallel_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.835     2.004    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/s_dclk_o
    SLICE_X53Y52         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/parallel_dout_reg[3]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.070     1.823    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/parallel_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.217%)  route 0.216ns (62.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.562     1.485    u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLICE_X57Y87         FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O_reg[3]/Q
                         net (fo=1, routed)           0.216     1.829    u_ila_1/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/CFG_DATA_O_reg[15][3]
    SLICE_X51Y87         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.831     2.000    u_ila_1/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X51Y87         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                         clock pessimism             -0.251     1.749    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.016     1.765    u_ila_1/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.260ns (59.511%)  route 0.177ns (40.489%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.568     1.491    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X44Y94         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/Q
                         net (fo=1, routed)           0.177     1.809    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[7]
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.854 r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[7]_i_3/O
                         net (fo=1, routed)           0.000     1.854    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[7]_i_3_n_0
    SLICE_X53Y94         MUXF7 (Prop_muxf7_I1_O)      0.074     1.928 r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.928    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[7]
    SLICE_X53Y94         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.834     2.003    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X53Y94         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[7]/C
                         clock pessimism             -0.251     1.752    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.857    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/parallel_dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/parallel_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.686%)  route 0.189ns (57.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.635     1.559    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_dclk_o
    SLICE_X41Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/parallel_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/parallel_dout_reg[6]/Q
                         net (fo=2, routed)           0.189     1.889    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/slaveRegDo_tcConfig[5139]_99[6]
    SLICE_X42Y52         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/parallel_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.839     2.008    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_dclk_o
    SLICE_X42Y52         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/parallel_dout_reg[5]/C
                         clock pessimism             -0.251     1.757    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.059     1.816    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/parallel_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.258%)  route 0.201ns (58.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.632     1.556    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_dclk_o
    SLICE_X51Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[5]/Q
                         net (fo=2, routed)           0.201     1.898    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/slaveRegDo_tcConfig[5123]_83[5]
    SLICE_X52Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.835     2.004    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_dclk_o
    SLICE_X52Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[4]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.066     1.819    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.556     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X59Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.098     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X60Y77         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.824     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X60Y77         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.501     1.492    
    SLICE_X60Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.252ns (56.324%)  route 0.195ns (43.676%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.552     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X51Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/Q
                         net (fo=1, routed)           0.195     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/ctl_reg_reg[16][14]
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.857 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[15]_i_3/O
                         net (fo=1, routed)           0.000     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[15]_i_3_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]_i_1_n_5
    SLICE_X52Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.818     1.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X52Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[14]/C
                         clock pessimism             -0.251     1.736    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.105     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { CLKOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y5   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X2Y4   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X2Y5   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y4   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y7   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y16  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y16  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X1Y13  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB18_X2Y12  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y49  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y49  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y49  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y49  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y47  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y47  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y47  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y47  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y48  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y48  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X60Y77  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X60Y77  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X60Y77  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X60Y77  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X60Y77  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X60Y77  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.417      9.287      SLICE_X60Y77  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.417      9.287      SLICE_X60Y77  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X70Y49  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X70Y49  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Clk40M
  To Clock:  Clk40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk40M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClockFeedback
  To Clock:  ClockFeedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClockFeedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm100M
  To Clock:  Mmcm100M

Setup :            0  Failing Endpoints,  Worst Slack        6.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 TriggerSwitcher/InternalTrigger0_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.890ns (22.874%)  route 3.001ns (77.126%))
  Logic Levels:           3  (BUFG=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.380     5.466    TriggerSwitcher/SyncClk
    SLICE_X49Y96         FDCE                                         r  TriggerSwitcher/InternalTrigger0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.379     5.845 r  TriggerSwitcher/InternalTrigger0_reg/Q
                         net (fo=2, routed)           0.796     6.642    TriggerSwitcher/InternalTrigger0
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.105     6.747 r  TriggerSwitcher/BUFG_TRIGGER_i_2/O
                         net (fo=1, routed)           0.000     6.747    TriggerSwitcher/BUFG_TRIGGER_i_2_n_0
    SLICE_X51Y96         MUXF7 (Prop_muxf7_I0_O)      0.178     6.925 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.462     7.387    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.228     7.615 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=2, routed)           1.742     9.357    CommonControlSignalGenerator/HoldGen/D[0]
    SLICE_X3Y42          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.486    15.370    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y42          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism              0.210    15.579    
                         clock uncertainty           -0.058    15.521    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)       -0.047    15.474    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.474    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.348ns (24.832%)  route 1.053ns (75.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 15.366 - 10.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.602     5.688    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X5Y41          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.348     6.036 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[63]/Q
                         net (fo=2, routed)           1.053     7.090    CommonControlSignalGenerator/HoldGen/TriggerShift[63]
    SLICE_X6Y37          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.482    15.366    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X6Y37          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/C
                         clock pessimism              0.294    15.659    
                         clock uncertainty           -0.058    15.601    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)       -0.170    15.431    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]
  -------------------------------------------------------------------
                         required time                         15.431    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.524ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.433ns (32.740%)  route 0.890ns (67.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 15.368 - 10.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.600     5.686    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X6Y38          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.433     6.119 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/Q
                         net (fo=2, routed)           0.890     7.009    CommonControlSignalGenerator/HoldGen/TriggerShift[48]
    SLICE_X7Y41          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.484    15.368    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X7Y41          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/C
                         clock pessimism              0.294    15.661    
                         clock uncertainty           -0.058    15.603    
    SLICE_X7Y41          FDCE (Setup_fdce_C_D)       -0.070    15.533    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  8.524    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[179]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[180]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.398ns (37.304%)  route 0.669ns (62.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 15.364 - 10.000 ) 
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.596     5.682    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y33          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.398     6.080 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[179]/Q
                         net (fo=2, routed)           0.669     6.749    CommonControlSignalGenerator/HoldGen/TriggerShift[179]
    SLICE_X3Y34          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[180]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.480    15.364    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y34          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[180]/C
                         clock pessimism              0.294    15.657    
                         clock uncertainty           -0.058    15.599    
    SLICE_X3Y34          FDCE (Setup_fdce_C_D)       -0.204    15.395    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[180]
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[129]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[130]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.433ns (36.682%)  route 0.747ns (63.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 15.363 - 10.000 ) 
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.594     5.680    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X6Y32          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.433     6.113 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[129]/Q
                         net (fo=2, routed)           0.747     6.861    CommonControlSignalGenerator/HoldGen/TriggerShift[129]
    SLICE_X5Y33          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.479    15.363    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X5Y33          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[130]/C
                         clock pessimism              0.294    15.656    
                         clock uncertainty           -0.058    15.598    
    SLICE_X5Y33          FDCE (Setup_fdce_C_D)       -0.075    15.523    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[130]
  -------------------------------------------------------------------
                         required time                         15.523    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.348ns (34.202%)  route 0.669ns (65.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 15.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.604     5.690    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y42          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.348     6.038 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[26]/Q
                         net (fo=2, routed)           0.669     6.708    CommonControlSignalGenerator/HoldGen/TriggerShift[26]
    SLICE_X0Y41          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.485    15.369    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y41          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[27]/C
                         clock pessimism              0.294    15.662    
                         clock uncertainty           -0.058    15.604    
    SLICE_X0Y41          FDCE (Setup_fdce_C_D)       -0.176    15.428    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[27]
  -------------------------------------------------------------------
                         required time                         15.428    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[223]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.348ns (35.650%)  route 0.628ns (64.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 15.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.602     5.688    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y39          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.348     6.036 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[223]/Q
                         net (fo=2, routed)           0.628     6.664    CommonControlSignalGenerator/HoldGen/TriggerShift[223]
    SLICE_X3Y41          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.485    15.369    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y41          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/C
                         clock pessimism              0.294    15.662    
                         clock uncertainty           -0.058    15.604    
    SLICE_X3Y41          FDCE (Setup_fdce_C_D)       -0.212    15.392    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.398ns (37.033%)  route 0.677ns (62.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 15.366 - 10.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.600     5.686    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X6Y37          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.398     6.084 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[69]/Q
                         net (fo=2, routed)           0.677     6.761    CommonControlSignalGenerator/HoldGen/TriggerShift[69]
    SLICE_X6Y37          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.482    15.366    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X6Y37          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[70]/C
                         clock pessimism              0.321    15.686    
                         clock uncertainty           -0.058    15.628    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)       -0.132    15.496    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[70]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[214]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[215]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.348ns (34.577%)  route 0.658ns (65.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 15.368 - 10.000 ) 
    Source Clock Delay      (SCD):    5.687ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.601     5.687    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y38          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.348     6.035 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[214]/Q
                         net (fo=2, routed)           0.658     6.694    CommonControlSignalGenerator/HoldGen/TriggerShift[214]
    SLICE_X0Y39          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.484    15.368    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y39          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[215]/C
                         clock pessimism              0.294    15.661    
                         clock uncertainty           -0.058    15.603    
    SLICE_X0Y39          FDCE (Setup_fdce_C_D)       -0.174    15.429    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[215]
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[91]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.379ns (33.495%)  route 0.753ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 15.363 - 10.000 ) 
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.596     5.682    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X5Y34          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.379     6.061 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[90]/Q
                         net (fo=2, routed)           0.753     6.814    CommonControlSignalGenerator/HoldGen/TriggerShift[90]
    SLICE_X5Y34          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.479    15.363    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X5Y34          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[91]/C
                         clock pessimism              0.320    15.682    
                         clock uncertainty           -0.058    15.624    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.073    15.551    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[91]
  -------------------------------------------------------------------
                         required time                         15.551    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  8.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.722%)  route 0.070ns (35.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.668     1.935    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X7Y41          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.128     2.063 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/Q
                         net (fo=2, routed)           0.070     2.132    CommonControlSignalGenerator/HoldGen/TriggerShift[54]
    SLICE_X6Y41          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.945     2.490    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X6Y41          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[55]/C
                         clock pessimism             -0.542     1.948    
    SLICE_X6Y41          FDCE (Hold_fdce_C_D)         0.010     1.958    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.762%)  route 0.126ns (47.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.665     1.932    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y33          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141     2.073 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/Q
                         net (fo=2, routed)           0.126     2.199    CommonControlSignalGenerator/HoldGen/TriggerShift[121]
    SLICE_X0Y33          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.940     2.485    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y33          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/C
                         clock pessimism             -0.553     1.932    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.075     2.007    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[151]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[152]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.591%)  route 0.127ns (47.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.665     1.932    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y34          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     2.073 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[151]/Q
                         net (fo=2, routed)           0.127     2.200    CommonControlSignalGenerator/HoldGen/TriggerShift[151]
    SLICE_X4Y34          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.940     2.485    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y34          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[152]/C
                         clock pessimism             -0.553     1.932    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.075     2.007    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[152]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[235]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[236]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.668     1.935    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y42          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.141     2.076 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[235]/Q
                         net (fo=2, routed)           0.127     2.203    CommonControlSignalGenerator/HoldGen/TriggerShift[235]
    SLICE_X4Y42          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.945     2.490    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y42          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[236]/C
                         clock pessimism             -0.555     1.935    
    SLICE_X4Y42          FDCE (Hold_fdce_C_D)         0.075     2.010    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[236]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[194]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[195]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.392%)  route 0.114ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.666     1.933    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y35          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[194]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141     2.074 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[194]/Q
                         net (fo=2, routed)           0.114     2.187    CommonControlSignalGenerator/HoldGen/TriggerShift[194]
    SLICE_X1Y36          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.942     2.487    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y36          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[195]/C
                         clock pessimism             -0.539     1.948    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.046     1.994    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[195]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.061%)  route 0.130ns (47.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.669     1.936    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y42          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.141     2.077 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[22]/Q
                         net (fo=2, routed)           0.130     2.206    CommonControlSignalGenerator/HoldGen/TriggerShift[22]
    SLICE_X0Y42          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.946     2.491    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y42          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[23]/C
                         clock pessimism             -0.555     1.936    
    SLICE_X0Y42          FDCE (Hold_fdce_C_D)         0.075     2.011    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[211]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[212]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.061%)  route 0.130ns (47.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.668     1.935    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y38          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.141     2.076 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[211]/Q
                         net (fo=2, routed)           0.130     2.205    CommonControlSignalGenerator/HoldGen/TriggerShift[211]
    SLICE_X0Y38          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[212]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.945     2.490    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y38          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[212]/C
                         clock pessimism             -0.555     1.935    
    SLICE_X0Y38          FDCE (Hold_fdce_C_D)         0.075     2.010    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[212]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[207]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.226%)  route 0.124ns (46.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.667     1.934    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y37          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[207]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141     2.075 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[207]/Q
                         net (fo=2, routed)           0.124     2.199    CommonControlSignalGenerator/HoldGen/TriggerShift[207]
    SLICE_X0Y38          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.945     2.490    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y38          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]/C
                         clock pessimism             -0.539     1.951    
    SLICE_X0Y38          FDCE (Hold_fdce_C_D)         0.046     1.997    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.070%)  route 0.118ns (41.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.666     1.933    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y36          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     2.097 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[42]/Q
                         net (fo=2, routed)           0.118     2.215    CommonControlSignalGenerator/HoldGen/TriggerShift[42]
    SLICE_X2Y37          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.943     2.488    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y37          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[43]/C
                         clock pessimism             -0.539     1.949    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.063     2.012    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[195]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[196]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.052%)  route 0.111ns (43.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.666     1.933    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y36          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     2.074 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[195]/Q
                         net (fo=2, routed)           0.111     2.184    CommonControlSignalGenerator/HoldGen/TriggerShift[195]
    SLICE_X1Y36          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.942     2.487    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y36          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[196]/C
                         clock pessimism             -0.554     1.933    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.047     1.980    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[196]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y19   ClockGenerator/BUFG_SyncClk/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y42      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y33      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y33      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y33      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y33      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y32      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y32      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y32      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y31      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[167]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y31      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[168]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y31      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[169]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y31      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[170]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y31      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[171]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y31      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[172]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y31      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[173]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y31      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[174]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y31      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[175]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y38      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y42      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y33      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y33      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y33      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y33      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y41      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[119]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y41      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]/C



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        3.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/SetStartAcquisitionTime7to4/CommandOut_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.781ns  (logic 2.125ns (24.201%)  route 6.656ns (75.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 30.301 - 25.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 18.183 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.597    18.183    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y12         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.308 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=116, routed)         6.656    26.964    Command/SetStartAcquisitionTime7to4/dout[3]
    SLICE_X9Y46          FDCE                                         r  Command/SetStartAcquisitionTime7to4/CommandOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.417    30.301    Command/SetStartAcquisitionTime7to4/Clk
    SLICE_X9Y46          FDCE                                         r  Command/SetStartAcquisitionTime7to4/CommandOut_reg[3]/C
                         clock pessimism              0.217    30.517    
                         clock uncertainty           -0.065    30.453    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)       -0.047    30.406    Command/SetStartAcquisitionTime7to4/CommandOut_reg[3]
  -------------------------------------------------------------------
                         required time                         30.406    
                         arrival time                         -26.964    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/HoldDelaySet7to4/CommandOut_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.711ns  (logic 2.125ns (24.394%)  route 6.586ns (75.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 30.366 - 25.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 18.183 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.597    18.183    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y12         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.308 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=116, routed)         6.586    26.894    Command/HoldDelaySet7to4/dout[3]
    SLICE_X5Y37          FDCE                                         r  Command/HoldDelaySet7to4/CommandOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.482    30.366    Command/HoldDelaySet7to4/Clk
    SLICE_X5Y37          FDCE                                         r  Command/HoldDelaySet7to4/CommandOut_reg[3]/C
                         clock pessimism              0.217    30.582    
                         clock uncertainty           -0.065    30.518    
    SLICE_X5Y37          FDCE (Setup_fdce_C_D)       -0.047    30.471    Command/HoldDelaySet7to4/CommandOut_reg[3]
  -------------------------------------------------------------------
                         required time                         30.471    
                         arrival time                         -26.894    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/LvdsReceiverPPEnable/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.638ns  (logic 2.125ns (24.599%)  route 6.513ns (75.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 30.296 - 25.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 18.183 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.597    18.183    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y12         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.308 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.513    26.821    Command/LvdsReceiverPPEnable/dout[0]
    SLICE_X28Y7          FDPE                                         r  Command/LvdsReceiverPPEnable/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.412    30.296    Command/LvdsReceiverPPEnable/Clk
    SLICE_X28Y7          FDPE                                         r  Command/LvdsReceiverPPEnable/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.512    
                         clock uncertainty           -0.065    30.448    
    SLICE_X28Y7          FDPE (Setup_fdpe_C_D)       -0.047    30.401    Command/LvdsReceiverPPEnable/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.401    
                         arrival time                         -26.822    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/DacEnable/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.575ns  (logic 2.125ns (24.782%)  route 6.450ns (75.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 30.298 - 25.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 18.183 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.597    18.183    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y12         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.308 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.450    26.758    Command/DacEnable/dout[0]
    SLICE_X12Y11         FDPE                                         r  Command/DacEnable/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.414    30.298    Command/DacEnable/Clk
    SLICE_X12Y11         FDPE                                         r  Command/DacEnable/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.514    
                         clock uncertainty           -0.065    30.450    
    SLICE_X12Y11         FDPE (Setup_fdpe_C_D)       -0.015    30.435    Command/DacEnable/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.435    
                         arrival time                         -26.758    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/InternalRazSignalLenth/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.535ns  (logic 2.125ns (24.896%)  route 6.410ns (75.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 30.298 - 25.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 18.183 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.597    18.183    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y12         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.308 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.410    26.718    Command/InternalRazSignalLenth/dout[0]
    SLICE_X26Y9          FDPE                                         r  Command/InternalRazSignalLenth/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.414    30.298    Command/InternalRazSignalLenth/Clk
    SLICE_X26Y9          FDPE                                         r  Command/InternalRazSignalLenth/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.514    
                         clock uncertainty           -0.065    30.450    
    SLICE_X26Y9          FDPE (Setup_fdpe_C_D)       -0.047    30.403    Command/InternalRazSignalLenth/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.403    
                         arrival time                         -26.718    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/ExternalTriggerEnable/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.536ns  (logic 2.125ns (24.896%)  route 6.411ns (75.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 30.299 - 25.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 18.183 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.597    18.183    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y12         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.308 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.411    26.719    Command/ExternalTriggerEnable/dout[0]
    SLICE_X16Y10         FDPE                                         r  Command/ExternalTriggerEnable/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.415    30.299    Command/ExternalTriggerEnable/Clk
    SLICE_X16Y10         FDPE                                         r  Command/ExternalTriggerEnable/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.515    
                         clock uncertainty           -0.065    30.451    
    SLICE_X16Y10         FDPE (Setup_fdpe_C_D)       -0.047    30.404    Command/ExternalTriggerEnable/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.404    
                         arrival time                         -26.719    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/Dac2Vth3to0/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.527ns  (logic 2.125ns (24.920%)  route 6.402ns (75.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 30.298 - 25.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 18.183 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.597    18.183    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y12         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.308 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.402    26.710    Command/Dac2Vth3to0/dout[0]
    SLICE_X18Y12         FDCE                                         r  Command/Dac2Vth3to0/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.414    30.298    Command/Dac2Vth3to0/Clk
    SLICE_X18Y12         FDCE                                         r  Command/Dac2Vth3to0/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.514    
                         clock uncertainty           -0.065    30.450    
    SLICE_X18Y12         FDCE (Setup_fdce_C_D)       -0.047    30.403    Command/Dac2Vth3to0/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.403    
                         arrival time                         -26.710    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/EndReadoutChannelSelect/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.521ns  (logic 2.125ns (24.939%)  route 6.396ns (75.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 30.299 - 25.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 18.183 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.597    18.183    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y12         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.308 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.396    26.704    Command/EndReadoutChannelSelect/dout[0]
    SLICE_X26Y6          FDPE                                         r  Command/EndReadoutChannelSelect/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.415    30.299    Command/EndReadoutChannelSelect/Clk
    SLICE_X26Y6          FDPE                                         r  Command/EndReadoutChannelSelect/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.515    
                         clock uncertainty           -0.065    30.451    
    SLICE_X26Y6          FDPE (Setup_fdpe_C_D)       -0.047    30.404    Command/EndReadoutChannelSelect/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.404    
                         arrival time                         -26.704    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CounterMaxSet7to4/CommandOut_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.505ns  (logic 2.125ns (24.986%)  route 6.380ns (75.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 30.289 - 25.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 18.183 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.597    18.183    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y12         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125    20.308 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=123, routed)         6.380    26.688    Command/CounterMaxSet7to4/dout[2]
    SLICE_X8Y21          FDCE                                         r  Command/CounterMaxSet7to4/CommandOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.405    30.289    Command/CounterMaxSet7to4/Clk
    SLICE_X8Y21          FDCE                                         r  Command/CounterMaxSet7to4/CommandOut_reg[2]/C
                         clock pessimism              0.217    30.505    
                         clock uncertainty           -0.065    30.441    
    SLICE_X8Y21          FDCE (Setup_fdce_C_D)       -0.015    30.426    Command/CounterMaxSet7to4/CommandOut_reg[2]
  -------------------------------------------------------------------
                         required time                         30.426    
                         arrival time                         -26.688    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/HoldDelaySet3to0/CommandOut_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.539ns  (logic 2.125ns (24.886%)  route 6.414ns (75.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 30.363 - 25.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 18.183 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.597    18.183    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y12         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.308 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=116, routed)         6.414    26.722    Command/HoldDelaySet3to0/dout[3]
    SLICE_X7Y34          FDCE                                         r  Command/HoldDelaySet3to0/CommandOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.479    30.363    Command/HoldDelaySet3to0/Clk
    SLICE_X7Y34          FDCE                                         r  Command/HoldDelaySet3to0/CommandOut_reg[3]/C
                         clock pessimism              0.217    30.579    
                         clock uncertainty           -0.065    30.515    
    SLICE_X7Y34          FDCE (Setup_fdce_C_D)       -0.047    30.468    Command/HoldDelaySet3to0/CommandOut_reg[3]
  -------------------------------------------------------------------
                         required time                         30.468    
                         arrival time                         -26.722    
  -------------------------------------------------------------------
                         slack                                  3.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocCTestChannel_Output_reg[197]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.227ns (51.740%)  route 0.212ns (48.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.617     1.884    ConfigurationSelect/Clk
    SLICE_X52Y24         FDCE                                         r  ConfigurationSelect/MicrorocCTestChannel_Output_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDCE (Prop_fdce_C_Q)         0.128     2.012 r  ConfigurationSelect/MicrorocCTestChannel_Output_reg[197]/Q
                         net (fo=1, routed)           0.212     2.223    MicrorocChain4/SlowControlAndReadScope/ParameterGen/CTestChannel[5]
    SLICE_X47Y24         LUT2 (Prop_lut2_I0_O)        0.099     2.322 r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[5]_i_1/O
                         net (fo=1, routed)           0.000     2.322    MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[5]_i_1_n_0
    SLICE_X47Y24         FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.891     2.436    MicrorocChain4/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X47Y24         FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[5]/C
                         clock pessimism             -0.287     2.149    
    SLICE_X47Y24         FDCE (Hold_fdce_C_D)         0.092     2.241    MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocCTestChannel_Output_reg[230]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.226ns (50.727%)  route 0.220ns (49.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.618     1.885    ConfigurationSelect/Clk
    SLICE_X52Y26         FDCE                                         r  ConfigurationSelect/MicrorocCTestChannel_Output_reg[230]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDCE (Prop_fdce_C_Q)         0.128     2.013 r  ConfigurationSelect/MicrorocCTestChannel_Output_reg[230]/Q
                         net (fo=1, routed)           0.220     2.232    MicrorocChain4/SlowControlAndReadScope/ParameterGen/CTestChannel[38]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.098     2.330 r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[38]_i_1/O
                         net (fo=1, routed)           0.000     2.330    MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[38]_i_1_n_0
    SLICE_X51Y22         FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.892     2.437    MicrorocChain4/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X51Y22         FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[38]/C
                         clock pessimism             -0.287     2.150    
    SLICE_X51Y22         FDCE (Hold_fdce_C_D)         0.092     2.242    MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[272]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[288]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.124%)  route 0.235ns (52.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.624     1.891    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X54Y17         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[272]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     2.055 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[272]/Q
                         net (fo=1, routed)           0.235     2.289    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg_n_0_[272]
    SLICE_X49Y20         LUT3 (Prop_lut3_I2_O)        0.045     2.334 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[288]_i_1/O
                         net (fo=1, routed)           0.000     2.334    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[288]_i_1_n_0
    SLICE_X49Y20         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[288]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.896     2.441    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X49Y20         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[288]/C
                         clock pessimism             -0.287     2.154    
    SLICE_X49Y20         FDCE (Hold_fdce_C_D)         0.091     2.245    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[288]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.223%)  route 0.255ns (57.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.630     1.897    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X37Y31         FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.141     2.038 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[57]/Q
                         net (fo=1, routed)           0.255     2.292    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg_n_0_[57]
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.045     2.337 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[73]_i_1/O
                         net (fo=1, routed)           0.000     2.337    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[73]_i_1_n_0
    SLICE_X52Y32         FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.896     2.441    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X52Y32         FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[73]/C
                         clock pessimism             -0.287     2.154    
    SLICE_X52Y32         FDCE (Hold_fdce_C_D)         0.092     2.246    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[73]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[85]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.264%)  route 0.265ns (58.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.626     1.893    MicrorocChain2/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X44Y30         FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141     2.034 r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[69]/Q
                         net (fo=1, routed)           0.265     2.298    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg_n_0_[69]
    SLICE_X57Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.343 r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[85]_i_1/O
                         net (fo=1, routed)           0.000     2.343    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[85]_i_1_n_0
    SLICE_X57Y34         FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.899     2.444    MicrorocChain2/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X57Y34         FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[85]/C
                         clock pessimism             -0.287     2.157    
    SLICE_X57Y34         FDCE (Hold_fdce_C_D)         0.092     2.249    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[85]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ConfigurationSelect/ChannelAdjust_Output_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[120]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.553%)  route 0.262ns (58.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.624     1.891    ConfigurationSelect/Clk
    SLICE_X48Y30         FDCE                                         r  ConfigurationSelect/ChannelAdjust_Output_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.141     2.032 r  ConfigurationSelect/ChannelAdjust_Output_reg[46]/Q
                         net (fo=1, routed)           0.262     2.293    MicrorocChain1/SlowControlAndReadScope/ParameterGen/ChannelAdjust[46]
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.045     2.338 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[120]_i_1/O
                         net (fo=1, routed)           0.000     2.338    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[120]_i_1_n_0
    SLICE_X52Y30         FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.894     2.439    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X52Y30         FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[120]/C
                         clock pessimism             -0.287     2.152    
    SLICE_X52Y30         FDCE (Hold_fdce_C_D)         0.091     2.243    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[120]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ConfigurationSelect/ChannelAdjust_Output_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.227ns (50.710%)  route 0.221ns (49.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.622     1.889    ConfigurationSelect/Clk
    SLICE_X45Y23         FDCE                                         r  ConfigurationSelect/ChannelAdjust_Output_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.128     2.017 r  ConfigurationSelect/ChannelAdjust_Output_reg[51]/Q
                         net (fo=1, routed)           0.221     2.237    MicrorocChain1/SlowControlAndReadScope/ParameterGen/ChannelAdjust[51]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.099     2.336 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[125]_i_1/O
                         net (fo=1, routed)           0.000     2.336    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[125]_i_1_n_0
    SLICE_X55Y22         FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.891     2.436    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X55Y22         FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[125]/C
                         clock pessimism             -0.287     2.149    
    SLICE_X55Y22         FDCE (Hold_fdce_C_D)         0.092     2.241    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[125]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[328]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[473]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.743%)  route 0.271ns (59.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.629     1.896    ConfigurationSelect/Clk
    SLICE_X52Y7          FDCE                                         r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[328]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDCE (Prop_fdce_C_Q)         0.141     2.037 r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[328]/Q
                         net (fo=1, routed)           0.271     2.307    MicrorocChain2/SlowControlAndReadScope/ParameterGen/ChannelDiscriminatorMask[136]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.045     2.352 r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[473]_i_1/O
                         net (fo=1, routed)           0.000     2.352    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[473]_i_1_n_0
    SLICE_X51Y4          FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[473]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.905     2.450    MicrorocChain2/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X51Y4          FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[473]/C
                         clock pessimism             -0.287     2.163    
    SLICE_X51Y4          FDCE (Hold_fdce_C_D)         0.092     2.255    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[473]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Command/SingleChannelMask_reg[54]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/MicrorocChannelDiscriminatorMask_reg[54]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.209ns (42.478%)  route 0.283ns (57.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.628     1.895    Command/Clk
    SLICE_X54Y10         FDPE                                         r  Command/SingleChannelMask_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDPE (Prop_fdpe_C_Q)         0.164     2.059 r  Command/SingleChannelMask_reg[54]/Q
                         net (fo=1, routed)           0.283     2.342    Command/MaskSet/Q[54]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.045     2.387 r  Command/MaskSet/MicrorocChannelDiscriminatorMask[54]_i_1/O
                         net (fo=1, routed)           0.000     2.387    Command/MaskSet_n_143
    SLICE_X42Y9          FDPE                                         r  Command/MicrorocChannelDiscriminatorMask_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.908     2.453    Command/Clk
    SLICE_X42Y9          FDPE                                         r  Command/MicrorocChannelDiscriminatorMask_reg[54]/C
                         clock pessimism             -0.287     2.166    
    SLICE_X42Y9          FDPE (Hold_fdpe_C_D)         0.121     2.287    Command/MicrorocChannelDiscriminatorMask_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[101]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.627%)  route 0.261ns (58.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.625     1.892    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X48Y31         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141     2.033 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[101]/Q
                         net (fo=1, routed)           0.261     2.293    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg_n_0_[101]
    SLICE_X52Y25         LUT3 (Prop_lut3_I2_O)        0.045     2.338 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[117]_i_1/O
                         net (fo=1, routed)           0.000     2.338    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[117]_i_1_n_0
    SLICE_X52Y25         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.888     2.433    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X52Y25         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[117]/C
                         clock pessimism             -0.287     2.146    
    SLICE_X52Y25         FDCE (Hold_fdce_C_D)         0.092     2.238    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[117]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y9      Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y9      Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y13     UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y5      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y4      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y5      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y6      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y1      MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y11     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y11     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X60Y24     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y27     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y27     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y27     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y27     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y27     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y27     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X60Y24     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X46Y36     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X46Y36     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X76Y28     Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X70Y79     UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X10Y19     Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y28     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y28     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y31     Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X76Y28     Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y28     Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y28     Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y31     Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm5M
  To Clock:  Mmcm5M

Setup :            0  Failing Endpoints,  Worst Slack       96.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.559ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.375ns  (logic 2.230ns (66.082%)  route 1.145ns (33.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 205.369 - 200.000 ) 
    Source Clock Delay      (SCD):    5.659ns = ( 105.659 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.573   105.659    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y2          RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.125   107.784 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.145   108.929    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[8]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.105   109.034 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData[8]_i_1/O
                         net (fo=1, routed)           0.000   109.034    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData[8]
    SLICE_X7Y6           FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.485   205.369    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y6           FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]/C
                         clock pessimism              0.277   205.645    
                         clock uncertainty           -0.085   205.561    
    SLICE_X7Y6           FDCE (Setup_fdce_C_D)        0.032   205.593    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]
  -------------------------------------------------------------------
                         required time                        205.593    
                         arrival time                        -109.034    
  -------------------------------------------------------------------
                         slack                                 96.559    

Slack (MET) :             96.563ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.372ns  (logic 2.230ns (66.129%)  route 1.142ns (33.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 205.369 - 200.000 ) 
    Source Clock Delay      (SCD):    5.659ns = ( 105.659 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.573   105.659    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y2          RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125   107.784 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.142   108.926    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[7]
    SLICE_X7Y5           LUT4 (Prop_lut4_I0_O)        0.105   109.031 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData[7]_i_1/O
                         net (fo=1, routed)           0.000   109.031    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData[7]
    SLICE_X7Y5           FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.485   205.369    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y5           FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[7]/C
                         clock pessimism              0.277   205.645    
                         clock uncertainty           -0.085   205.561    
    SLICE_X7Y5           FDCE (Setup_fdce_C_D)        0.033   205.594    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[7]
  -------------------------------------------------------------------
                         required time                        205.594    
                         arrival time                        -109.031    
  -------------------------------------------------------------------
                         slack                                 96.563    

Slack (MET) :             96.663ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.268ns  (logic 2.230ns (68.227%)  route 1.039ns (31.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 205.369 - 200.000 ) 
    Source Clock Delay      (SCD):    5.661ns = ( 105.661 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.575   105.661    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y1          RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.125   107.786 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.039   108.825    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[8]
    SLICE_X7Y4           LUT4 (Prop_lut4_I0_O)        0.105   108.930 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData[8]_i_1/O
                         net (fo=1, routed)           0.000   108.930    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData[8]
    SLICE_X7Y4           FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.485   205.369    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y4           FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]/C
                         clock pessimism              0.277   205.645    
                         clock uncertainty           -0.085   205.561    
    SLICE_X7Y4           FDCE (Setup_fdce_C_D)        0.032   205.593    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]
  -------------------------------------------------------------------
                         required time                        205.593    
                         arrival time                        -108.930    
  -------------------------------------------------------------------
                         slack                                 96.663    

Slack (MET) :             96.675ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.185ns  (logic 2.230ns (70.020%)  route 0.955ns (29.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 205.287 - 200.000 ) 
    Source Clock Delay      (SCD):    5.649ns = ( 105.649 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.563   105.649    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y1          RAMB18E1                                     r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.125   107.774 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.955   108.729    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/dout[8]
    SLICE_X64Y3          LUT4 (Prop_lut4_I0_O)        0.105   108.834 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData[8]_i_1/O
                         net (fo=1, routed)           0.000   108.834    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData[8]
    SLICE_X64Y3          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.403   205.287    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X64Y3          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]/C
                         clock pessimism              0.277   205.563    
                         clock uncertainty           -0.085   205.479    
    SLICE_X64Y3          FDCE (Setup_fdce_C_D)        0.030   205.509    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]
  -------------------------------------------------------------------
                         required time                        205.509    
                         arrival time                        -108.834    
  -------------------------------------------------------------------
                         slack                                 96.675    

Slack (MET) :             96.709ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.170ns  (logic 2.230ns (70.351%)  route 0.940ns (29.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 205.301 - 200.000 ) 
    Source Clock Delay      (SCD):    5.661ns = ( 105.661 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.575   105.661    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y1          RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125   107.786 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.940   108.726    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[1]
    SLICE_X9Y3           LUT4 (Prop_lut4_I0_O)        0.105   108.831 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData[1]_i_1/O
                         net (fo=1, routed)           0.000   108.831    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData[1]
    SLICE_X9Y3           FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.417   205.301    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X9Y3           FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[1]/C
                         clock pessimism              0.294   205.594    
                         clock uncertainty           -0.085   205.510    
    SLICE_X9Y3           FDCE (Setup_fdce_C_D)        0.030   205.540    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[1]
  -------------------------------------------------------------------
                         required time                        205.540    
                         arrival time                        -108.831    
  -------------------------------------------------------------------
                         slack                                 96.709    

Slack (MET) :             96.711ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.148ns  (logic 2.230ns (70.837%)  route 0.918ns (29.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.649ns = ( 105.649 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.563   105.649    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y0          RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125   107.774 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.918   108.692    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/dout[0]
    SLICE_X61Y0          LUT2 (Prop_lut2_I1_O)        0.105   108.797 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData[0]_i_1/O
                         net (fo=1, routed)           0.000   108.797    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData[0]
    SLICE_X61Y0          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.400   205.284    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X61Y0          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[0]/C
                         clock pessimism              0.277   205.560    
                         clock uncertainty           -0.085   205.476    
    SLICE_X61Y0          FDCE (Setup_fdce_C_D)        0.032   205.508    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[0]
  -------------------------------------------------------------------
                         required time                        205.508    
                         arrival time                        -108.797    
  -------------------------------------------------------------------
                         slack                                 96.711    

Slack (MET) :             96.713ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.263ns  (logic 2.230ns (68.340%)  route 1.033ns (31.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 205.369 - 200.000 ) 
    Source Clock Delay      (SCD):    5.659ns = ( 105.659 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.573   105.659    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y2          RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125   107.784 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.033   108.817    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[0]
    SLICE_X6Y5           LUT2 (Prop_lut2_I1_O)        0.105   108.922 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData[0]_i_1/O
                         net (fo=1, routed)           0.000   108.922    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData[0]
    SLICE_X6Y5           FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.485   205.369    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X6Y5           FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[0]/C
                         clock pessimism              0.277   205.645    
                         clock uncertainty           -0.085   205.561    
    SLICE_X6Y5           FDCE (Setup_fdce_C_D)        0.074   205.635    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[0]
  -------------------------------------------------------------------
                         required time                        205.635    
                         arrival time                        -108.922    
  -------------------------------------------------------------------
                         slack                                 96.713    

Slack (MET) :             96.717ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.164ns  (logic 2.230ns (70.484%)  route 0.934ns (29.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 205.287 - 200.000 ) 
    Source Clock Delay      (SCD):    5.649ns = ( 105.649 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.563   105.649    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y1          RAMB18E1                                     r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.125   107.774 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.934   108.708    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/dout[9]
    SLICE_X63Y3          LUT4 (Prop_lut4_I0_O)        0.105   108.813 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData[9]_i_1/O
                         net (fo=1, routed)           0.000   108.813    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData[9]
    SLICE_X63Y3          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.403   205.287    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X63Y3          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[9]/C
                         clock pessimism              0.296   205.582    
                         clock uncertainty           -0.085   205.498    
    SLICE_X63Y3          FDCE (Setup_fdce_C_D)        0.032   205.530    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[9]
  -------------------------------------------------------------------
                         required time                        205.530    
                         arrival time                        -108.813    
  -------------------------------------------------------------------
                         slack                                 96.717    

Slack (MET) :             96.721ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.138ns  (logic 2.230ns (71.070%)  route 0.908ns (28.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.649ns = ( 105.649 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.563   105.649    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y0          RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125   107.774 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.908   108.682    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/dout[2]
    SLICE_X61Y0          LUT4 (Prop_lut4_I0_O)        0.105   108.787 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData[2]_i_1/O
                         net (fo=1, routed)           0.000   108.787    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData[2]
    SLICE_X61Y0          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.400   205.284    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X61Y0          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[2]/C
                         clock pessimism              0.277   205.560    
                         clock uncertainty           -0.085   205.476    
    SLICE_X61Y0          FDCE (Setup_fdce_C_D)        0.032   205.508    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[2]
  -------------------------------------------------------------------
                         required time                        205.508    
                         arrival time                        -108.787    
  -------------------------------------------------------------------
                         slack                                 96.721    

Slack (MET) :             96.774ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.158ns  (logic 2.230ns (70.611%)  route 0.928ns (29.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 205.369 - 200.000 ) 
    Source Clock Delay      (SCD):    5.659ns = ( 105.659 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.573   105.659    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y2          RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.125   107.784 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.928   108.712    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[11]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.105   108.817 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData[11]_i_1/O
                         net (fo=1, routed)           0.000   108.817    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData[11]
    SLICE_X7Y6           FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.485   205.369    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y6           FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[11]/C
                         clock pessimism              0.277   205.645    
                         clock uncertainty           -0.085   205.561    
    SLICE_X7Y6           FDCE (Setup_fdce_C_D)        0.030   205.591    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[11]
  -------------------------------------------------------------------
                         required time                        205.591    
                         arrival time                        -108.817    
  -------------------------------------------------------------------
                         slack                                 96.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 102.456 - 100.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 101.902 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.635   101.902    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y0          FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.146   102.048 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055   102.103    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X41Y0          FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.911   102.456    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y0          FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C  (IS_INVERTED)
                         clock pessimism             -0.554   101.902    
    SLICE_X41Y0          FDRE (Hold_fdre_C_D)         0.085   101.987    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                       -101.987    
                         arrival time                         102.103    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 102.456 - 100.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 101.902 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.635   101.902    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y1          FDRE (Prop_fdre_C_Q)         0.146   102.048 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055   102.103    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X71Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.911   102.456    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C  (IS_INVERTED)
                         clock pessimism             -0.554   101.902    
    SLICE_X71Y1          FDRE (Hold_fdre_C_D)         0.085   101.987    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                       -101.987    
                         arrival time                         102.103    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 102.456 - 100.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 101.902 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.635   101.902    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y0          FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.146   102.048 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055   102.103    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X41Y0          FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.911   102.456    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y0          FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.554   101.902    
    SLICE_X41Y0          FDRE (Hold_fdre_C_D)         0.083   101.985    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                       -101.985    
                         arrival time                         102.103    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 102.456 - 100.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 101.902 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.635   101.902    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y1          FDRE (Prop_fdre_C_Q)         0.146   102.048 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055   102.103    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X71Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.911   102.456    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.554   101.902    
    SLICE_X71Y1          FDRE (Hold_fdre_C_D)         0.083   101.985    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                       -101.985    
                         arrival time                         102.103    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 102.456 - 100.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 101.902 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.635   101.902    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y0          FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.146   102.048 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055   102.103    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X41Y0          FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.911   102.456    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y0          FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.554   101.902    
    SLICE_X41Y0          FDRE (Hold_fdre_C_D)         0.082   101.984    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                       -101.984    
                         arrival time                         102.103    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 102.456 - 100.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 101.902 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.635   101.902    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X65Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1          FDRE (Prop_fdre_C_Q)         0.146   102.048 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055   102.103    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X65Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.911   102.456    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X65Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.554   101.902    
    SLICE_X65Y1          FDRE (Hold_fdre_C_D)         0.082   101.984    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.984    
                         arrival time                         102.103    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 102.456 - 100.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 101.902 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.635   101.902    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X69Y2          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y2          FDRE (Prop_fdre_C_Q)         0.146   102.048 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055   102.103    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X69Y2          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.911   102.456    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X69Y2          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.554   101.902    
    SLICE_X69Y2          FDRE (Hold_fdre_C_D)         0.082   101.984    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.984    
                         arrival time                         102.103    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 102.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.937ns = ( 101.937 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.670   101.937    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y5           FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.146   102.083 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055   102.138    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X3Y5           FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.947   102.492    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y5           FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.555   101.937    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.082   102.019    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                       -102.019    
                         arrival time                         102.138    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 102.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.937ns = ( 101.937 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.670   101.937    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y0           FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.146   102.083 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055   102.138    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X5Y0           FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.947   102.492    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y0           FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.555   101.937    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.082   102.019    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                       -102.019    
                         arrival time                         102.138    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 102.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.937ns = ( 101.937 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.670   101.937    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X7Y0           FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.146   102.083 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/Q
                         net (fo=1, routed)           0.055   102.138    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly
    SLICE_X7Y0           FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.947   102.492    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X7Y0           FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C  (IS_INVERTED)
                         clock pessimism             -0.555   101.937    
    SLICE_X7Y0           FDRE (Hold_fdre_C_D)         0.082   102.019    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg
  -------------------------------------------------------------------
                         required time                       -102.019    
                         arrival time                         102.138    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm5M
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y1      MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X1Y1      MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y2      MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X1Y0      MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y18   ClockGenerator/BUFG_5M/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y65     MicrorocChain2/ReadOnChipRam/AsicDatain_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y43     MicrorocChain2/ReadOnChipRam/DataCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y43     MicrorocChain2/ReadOnChipRam/DataCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y43     MicrorocChain2/ReadOnChipRam/DataCount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X12Y50     MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X12Y50     MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X60Y0      MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X14Y36     MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X2Y9       MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X2Y9       MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X12Y50     MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X12Y50     MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X10Y65     MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X10Y65     MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X10Y65     MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X10Y65     MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X12Y50     MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X60Y0      MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X14Y36     MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X14Y36     MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X12Y50     MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X38Y3      MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X12Y0      MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X12Y0      MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 1.355ns (25.220%)  route 4.018ns (74.780%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 35.718 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.348     3.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.831     5.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.242     5.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.871     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X31Y82         LUT6 (Prop_lut6_I3_O)        0.105     6.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.316     8.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X12Y81         LUT5 (Prop_lut5_I2_O)        0.105     8.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X12Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.270    35.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.316    36.034    
                         clock uncertainty           -0.035    35.999    
    SLICE_X12Y81         FDRE (Setup_fdre_C_D)        0.072    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.071    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                 27.639    

Slack (MET) :             27.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.355ns (25.415%)  route 3.977ns (74.585%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 35.718 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.348     3.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.831     5.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.242     5.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.871     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X31Y82         LUT6 (Prop_lut6_I3_O)        0.105     6.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.274     8.286    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.105     8.391 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X15Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.270    35.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.341    36.059    
                         clock uncertainty           -0.035    36.024    
    SLICE_X15Y81         FDRE (Setup_fdre_C_D)        0.030    36.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.054    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 27.663    

Slack (MET) :             27.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.355ns (26.211%)  route 3.815ns (73.789%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 35.718 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.348     3.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.831     5.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.242     5.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.871     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X31Y82         LUT6 (Prop_lut6_I3_O)        0.105     6.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.113     8.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I3_O)        0.105     8.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X13Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.270    35.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.316    36.034    
                         clock uncertainty           -0.035    35.999    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)        0.032    36.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.031    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                 27.802    

Slack (MET) :             27.895ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.355ns (26.463%)  route 3.765ns (73.537%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 35.718 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.348     3.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.831     5.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.242     5.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.871     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X31Y82         LUT6 (Prop_lut6_I3_O)        0.105     6.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.063     8.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X12Y81         LUT5 (Prop_lut5_I2_O)        0.105     8.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X12Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.270    35.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.316    36.034    
                         clock uncertainty           -0.035    35.999    
    SLICE_X12Y81         FDRE (Setup_fdre_C_D)        0.076    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.075    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                 27.895    

Slack (MET) :             27.947ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 1.355ns (26.738%)  route 3.713ns (73.262%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 35.719 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.348     3.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.831     5.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.242     5.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.871     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X31Y82         LUT6 (Prop_lut6_I3_O)        0.105     6.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.011     8.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.105     8.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X12Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.271    35.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.316    36.035    
                         clock uncertainty           -0.035    36.000    
    SLICE_X12Y82         FDRE (Setup_fdre_C_D)        0.074    36.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.074    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                 27.947    

Slack (MET) :             27.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 1.355ns (26.738%)  route 3.713ns (73.262%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 35.719 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.348     3.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.831     5.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.242     5.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.871     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X31Y82         LUT6 (Prop_lut6_I3_O)        0.105     6.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.011     8.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.105     8.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X12Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.271    35.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.316    36.035    
                         clock uncertainty           -0.035    36.000    
    SLICE_X12Y82         FDRE (Setup_fdre_C_D)        0.076    36.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.076    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                 27.949    

Slack (MET) :             28.063ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.355ns (27.617%)  route 3.551ns (72.383%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 35.718 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.348     3.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.831     5.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.242     5.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.871     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X31Y82         LUT6 (Prop_lut6_I3_O)        0.105     6.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.849     7.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.105     7.966 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X13Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.270    35.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.316    36.034    
                         clock uncertainty           -0.035    35.999    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)        0.030    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.029    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                 28.063    

Slack (MET) :             28.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.355ns (27.992%)  route 3.486ns (72.008%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 35.719 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.348     3.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.831     5.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.242     5.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.871     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X31Y82         LUT6 (Prop_lut6_I3_O)        0.105     6.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.784     7.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.105     7.900 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X12Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.271    35.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.316    36.035    
                         clock uncertainty           -0.035    36.000    
    SLICE_X12Y82         FDRE (Setup_fdre_C_D)        0.074    36.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.074    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                 28.174    

Slack (MET) :             28.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 1.355ns (28.015%)  route 3.482ns (71.985%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 35.719 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.348     3.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.831     5.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.242     5.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.871     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X31Y82         LUT6 (Prop_lut6_I3_O)        0.105     6.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.780     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.105     7.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X12Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.271    35.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.316    36.035    
                         clock uncertainty           -0.035    36.000    
    SLICE_X12Y82         FDRE (Setup_fdre_C_D)        0.072    36.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.072    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                 28.176    

Slack (MET) :             28.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.853ns (20.026%)  route 3.406ns (79.974%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 35.709 - 33.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.356     3.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.433     3.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=9, routed)           1.313     4.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.105     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           0.783     5.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.105     5.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.537     6.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X41Y81         LUT6 (Prop_lut6_I0_O)        0.105     6.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.488     6.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.105     7.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.286     7.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[1]
    SLICE_X40Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.261    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X40Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.299    36.008    
                         clock uncertainty           -0.035    35.973    
    SLICE_X40Y81         FDCE (Setup_fdce_C_D)       -0.027    35.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         35.946    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                 28.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.117     1.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X46Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.830     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.379     1.355    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.122     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X46Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.830     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.379     1.355    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X43Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDCE (Prop_fdce_C_Q)         0.141     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X43Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.827     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X43Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.392     1.339    
    SLICE_X43Y81         FDCE (Hold_fdce_C_D)         0.076     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.554     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X43Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     1.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.055     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X43Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.821     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X43Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -0.391     1.334    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.076     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.556     1.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X43Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.055     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X43Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.823     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X43Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.391     1.336    
    SLICE_X43Y77         FDRE (Hold_fdre_C_D)         0.075     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.554     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X53Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.822     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.392     1.334    
    SLICE_X53Y80         FDPE (Hold_fdpe_C_D)         0.075     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X43Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDCE (Prop_fdce_C_Q)         0.141     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X43Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.827     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X43Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.392     1.339    
    SLICE_X43Y81         FDCE (Hold_fdce_C_D)         0.075     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.555     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X59Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141     1.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X59Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.824     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X59Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.393     1.335    
    SLICE_X59Y79         FDCE (Hold_fdce_C_D)         0.075     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.304%)  route 0.129ns (47.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.554     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X49Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDCE (Prop_fdce_C_Q)         0.141     1.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.129     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X50Y77         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.820     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y77         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.358     1.366    
    SLICE_X50Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X43Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDCE (Prop_fdce_C_Q)         0.141     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X43Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.827     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X43Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.392     1.339    
    SLICE_X43Y81         FDCE (Hold_fdce_C_D)         0.071     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  CLKOUT

Setup :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 Command/RunningModeSelect/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.834ns  (CLKOUT rise@20728.834ns - Mmcm40M rise@20725.000ns)
  Data Path Delay:        2.377ns  (logic 0.589ns (24.781%)  route 1.788ns (75.219%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 20733.301 - 20728.834 ) 
    Source Clock Delay      (SCD):    5.614ns = ( 20730.615 - 20725.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)20725.000 20725.000 r  
    K4                                                0.000 20725.000 r  Clk40M (IN)
                         net (fo=0)                   0.000 20725.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415 20726.414 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065 20727.479    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077 20727.555 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449 20729.004    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081 20729.084 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.528 20730.611    Command/RunningModeSelect/Clk
    SLICE_X28Y36         FDCE                                         r  Command/RunningModeSelect/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDCE (Prop_fdce_C_Q)         0.379 20730.990 r  Command/RunningModeSelect/CommandOut_reg[0]/Q
                         net (fo=7, routed)           0.586 20731.576    Acquisition/MicrorocSCurveTest/ModeSelect[0]
    SLICE_X28Y36         LUT4 (Prop_lut4_I2_O)        0.105 20731.682 r  Acquisition/MicrorocSCurveTest/OutTestData[15]_INST_0_i_2/O
                         net (fo=138, routed)         1.201 20732.883    Acquisition/MicrorocSCurveTest_n_29
    SLICE_X27Y36         LUT5 (Prop_lut5_I2_O)        0.105 20732.988 r  Acquisition/OutUsbStartStop_INST_0/O
                         net (fo=3, routed)           0.000 20732.988    usb_cy7c68013A/Acq_Start_Stop
    SLICE_X27Y36         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge) 20728.834 20728.834 r  
    H4                                                0.000 20728.834 r  CLKOUT (IN)
                         net (fo=0)                   0.000 20728.834    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351 20730.186 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628 20731.814    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077 20731.891 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.411 20733.301    usb_cy7c68013A/IFCLK
    SLICE_X27Y36         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
                         clock pessimism              0.000 20733.301    
                         clock uncertainty           -0.195 20733.105    
    SLICE_X27Y36         FDRE (Setup_fdre_C_D)        0.032 20733.137    usb_cy7c68013A/Acq_Start_Stop_sync1_reg
  -------------------------------------------------------------------
                         required time                      20733.139    
                         arrival time                       -20732.990    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             24.061ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.914ns  (logic 0.437ns (47.817%)  route 0.477ns (52.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X78Y81         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.477     0.914    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X78Y82         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X78Y82         FDRE (Setup_fdre_C_D)       -0.025    24.975    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         24.975    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 24.061    

Slack (MET) :             24.082ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.761ns  (logic 0.402ns (52.817%)  route 0.359ns (47.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X78Y81         FDRE (Prop_fdre_C_Q)         0.402     0.402 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.359     0.761    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X78Y82         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X78Y82         FDRE (Setup_fdre_C_D)       -0.157    24.843    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                         24.843    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 24.082    

Slack (MET) :             24.085ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.751ns  (logic 0.353ns (46.997%)  route 0.398ns (53.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y30                                      0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X77Y30         FDRE (Prop_fdre_C_Q)         0.353     0.353 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.398     0.751    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X78Y30         FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X78Y30         FDRE (Setup_fdre_C_D)       -0.164    24.836    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                 24.085    

Slack (MET) :             24.096ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.891ns  (logic 0.384ns (43.104%)  route 0.507ns (56.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y30                                      0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X77Y30         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.507     0.891    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X78Y27         FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X78Y27         FDRE (Setup_fdre_C_D)       -0.013    24.987    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                 24.096    

Slack (MET) :             24.114ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.859ns  (logic 0.384ns (44.724%)  route 0.475ns (55.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.475     0.859    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X76Y79         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X76Y79         FDRE (Setup_fdre_C_D)       -0.027    24.973    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         24.973    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 24.114    

Slack (MET) :             24.127ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.804ns  (logic 0.437ns (54.336%)  route 0.367ns (45.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X78Y81         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.367     0.804    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X79Y82         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X79Y82         FDRE (Setup_fdre_C_D)       -0.069    24.931    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         24.931    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                 24.127    

Slack (MET) :             24.163ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.814ns  (logic 0.437ns (53.711%)  route 0.377ns (46.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y80                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X76Y80         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.377     0.814    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X76Y81         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X76Y81         FDRE (Setup_fdre_C_D)       -0.023    24.977    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.977    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 24.163    

Slack (MET) :             24.175ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.796ns  (logic 0.437ns (54.917%)  route 0.359ns (45.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X78Y81         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.359     0.796    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X78Y82         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X78Y82         FDRE (Setup_fdre_C_D)       -0.029    24.971    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                 24.175    

Slack (MET) :             24.181ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.792ns  (logic 0.437ns (55.195%)  route 0.355ns (44.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y78                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X76Y78         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.355     0.792    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X76Y79         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X76Y79         FDRE (Setup_fdre_C_D)       -0.027    24.973    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.973    
                         arrival time                          -0.792    
  -------------------------------------------------------------------
                         slack                                 24.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Command/SweepTestStartStop_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.070%)  route 0.394ns (67.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.636     1.903    Command/Clk
    SLICE_X31Y39         FDCE                                         r  Command/SweepTestStartStop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141     2.044 r  Command/SweepTestStartStop_reg/Q
                         net (fo=2, routed)           0.394     2.438    Acquisition/CommandSCurveTestStartStop
    SLICE_X27Y36         LUT5 (Prop_lut5_I1_O)        0.045     2.483 r  Acquisition/OutUsbStartStop_INST_0/O
                         net (fo=3, routed)           0.000     2.483    usb_cy7c68013A/Acq_Start_Stop
    SLICE_X27Y36         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.910     2.079    usb_cy7c68013A/IFCLK
    SLICE_X27Y36         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
                         clock pessimism              0.000     2.079    
                         clock uncertainty            0.195     2.273    
    SLICE_X27Y36         FDRE (Hold_fdre_C_D)         0.092     2.365    usb_cy7c68013A/Acq_Start_Stop_sync1_reg
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm100M

Setup :            0  Failing Endpoints,  Worst Slack        1.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.673ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 Command/TriggerCoincidenceSet/CommandOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        3.649ns  (logic 0.894ns (24.498%)  route 2.755ns (75.502%))
  Logic Levels:           3  (BUFG=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 35.370 - 30.000 ) 
    Source Clock Delay      (SCD):    5.463ns = ( 30.463 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.377    30.463    Command/TriggerCoincidenceSet/Clk
    SLICE_X51Y96         FDCE                                         r  Command/TriggerCoincidenceSet/CommandOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379    30.842 r  Command/TriggerCoincidenceSet/CommandOut_reg[2]/Q
                         net (fo=2, routed)           0.551    31.393    TriggerSwitcher/TriggerCoincidence[2]
    SLICE_X51Y96         LUT5 (Prop_lut5_I2_O)        0.105    31.498 r  TriggerSwitcher/BUFG_TRIGGER_i_3/O
                         net (fo=1, routed)           0.000    31.498    TriggerSwitcher/BUFG_TRIGGER_i_3_n_0
    SLICE_X51Y96         MUXF7 (Prop_muxf7_I1_O)      0.182    31.680 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.462    32.142    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.228    32.370 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=2, routed)           1.742    34.112    CommonControlSignalGenerator/HoldGen/D[0]
    SLICE_X3Y42          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.486    35.370    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y42          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism              0.131    35.501    
                         clock uncertainty           -0.185    35.316    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)       -0.047    35.269    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         35.269    
                         arrival time                         -34.112    
  -------------------------------------------------------------------
                         slack                                  1.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 Command/TriggerCoincidenceSet/CommandOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.315ns (23.256%)  route 1.039ns (76.744%))
  Logic Levels:           2  (BUFG=1 MUXF7=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.567     1.833    Command/TriggerCoincidenceSet/Clk
    SLICE_X49Y97         FDCE                                         r  Command/TriggerCoincidenceSet/CommandOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.974 r  Command/TriggerCoincidenceSet/CommandOut_reg[3]/Q
                         net (fo=1, routed)           0.116     2.090    TriggerSwitcher/TriggerCoincidence[3]
    SLICE_X51Y96         MUXF7 (Prop_muxf7_S_O)       0.085     2.175 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.199     2.374    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.089     2.463 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=2, routed)           0.724     3.188    CommonControlSignalGenerator/HoldGen/D[0]
    SLICE_X3Y42          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.946     2.491    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y42          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism             -0.231     2.260    
                         clock uncertainty            0.185     2.444    
    SLICE_X3Y42          FDCE (Hold_fdce_C_D)         0.070     2.514    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.673    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        1.045ns  (logic 0.379ns (36.256%)  route 0.666ns (63.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.280ns = ( 80.280 - 75.000 ) 
    Source Clock Delay      (SCD):    6.055ns = ( 78.971 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.765    77.896    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.001 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.970    78.971    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.379    79.350 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.666    80.016    u_ila_0/inst/ila_core_inst/DATA_I[98]
    SLICE_X50Y33         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.396    80.280    u_ila_0/inst/ila_core_inst/out
    SLICE_X50Y33         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/CLK
                         clock pessimism              0.000    80.280    
                         clock uncertainty           -0.195    80.085    
    SLICE_X50Y33         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    80.039    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8
  -------------------------------------------------------------------
                         required time                         80.039    
                         arrival time                         -80.016    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/SweepTestStartStop_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        1.083ns  (logic 0.484ns (44.706%)  route 0.599ns (55.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 80.293 - 75.000 ) 
    Source Clock Delay      (SCD):    6.055ns = ( 78.971 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.765    77.896    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.001 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.970    78.971    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.379    79.350 f  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.599    79.948    Command/SweepTestStartStopSet/UsbFifoEmpty
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.105    80.053 r  Command/SweepTestStartStopSet/SweepTestStartStop_i_1/O
                         net (fo=1, routed)           0.000    80.053    Command/SweepTestStartStopSet_n_0
    SLICE_X31Y39         FDCE                                         r  Command/SweepTestStartStop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.409    80.293    Command/Clk
    SLICE_X31Y39         FDCE                                         r  Command/SweepTestStartStop_reg/C
                         clock pessimism              0.000    80.293    
                         clock uncertainty           -0.195    80.098    
    SLICE_X31Y39         FDCE (Setup_fdce_C_D)        0.030    80.128    Command/SweepTestStartStop_reg
  -------------------------------------------------------------------
                         required time                         80.128    
                         arrival time                         -80.053    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        1.045ns  (logic 0.484ns (46.313%)  route 0.561ns (53.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 80.290 - 75.000 ) 
    Source Clock Delay      (SCD):    6.055ns = ( 78.971 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.765    77.896    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.001 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.970    78.971    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.379    79.350 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.561    79.911    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.105    80.016 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0]_i_1__12/O
                         net (fo=1, routed)           0.000    80.016    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[98]
    SLICE_X48Y47         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.406    80.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X48Y47         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    80.290    
                         clock uncertainty           -0.195    80.095    
    SLICE_X48Y47         FDRE (Setup_fdre_C_D)        0.030    80.125    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         80.125    
                         arrival time                         -80.016    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        0.900ns  (logic 0.484ns (53.792%)  route 0.416ns (46.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 80.291 - 75.000 ) 
    Source Clock Delay      (SCD):    6.055ns = ( 78.971 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.765    77.896    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.001 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.970    78.971    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.379    79.350 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.416    79.766    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.105    79.871 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000    79.871    MicrorocChain1/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X45Y45         FDPE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.407    80.291    MicrorocChain1/MicrorocDaq/Clk
    SLICE_X45Y45         FDPE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000    80.291    
                         clock uncertainty           -0.195    80.096    
    SLICE_X45Y45         FDPE (Setup_fdpe_C_D)        0.033    80.129    MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                         80.129    
                         arrival time                         -79.871    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        0.875ns  (logic 0.484ns (55.337%)  route 0.391ns (44.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 80.291 - 75.000 ) 
    Source Clock Delay      (SCD):    6.055ns = ( 78.971 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.765    77.896    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.001 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.970    78.971    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.379    79.350 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.391    79.740    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X45Y44         LUT2 (Prop_lut2_I0_O)        0.105    79.845 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000    79.845    MicrorocChain3/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X45Y44         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.407    80.291    MicrorocChain3/MicrorocDaq/Clk
    SLICE_X45Y44         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000    80.291    
                         clock uncertainty           -0.195    80.096    
    SLICE_X45Y44         FDPE (Setup_fdpe_C_D)        0.032    80.128    MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                         80.128    
                         arrival time                         -79.845    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        0.874ns  (logic 0.484ns (55.400%)  route 0.390ns (44.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 80.291 - 75.000 ) 
    Source Clock Delay      (SCD):    6.055ns = ( 78.971 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.765    77.896    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.001 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.970    78.971    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.379    79.350 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.390    79.739    MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X45Y44         LUT2 (Prop_lut2_I0_O)        0.105    79.844 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000    79.844    MicrorocChain4/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X45Y44         FDPE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.407    80.291    MicrorocChain4/MicrorocDaq/Clk
    SLICE_X45Y44         FDPE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000    80.291    
                         clock uncertainty           -0.195    80.096    
    SLICE_X45Y44         FDPE (Setup_fdpe_C_D)        0.033    80.129    MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                         80.129    
                         arrival time                         -79.844    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        0.866ns  (logic 0.484ns (55.911%)  route 0.382ns (44.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 80.291 - 75.000 ) 
    Source Clock Delay      (SCD):    6.055ns = ( 78.971 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.765    77.896    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.001 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.970    78.971    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.379    79.350 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.382    79.731    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.105    79.836 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000    79.836    MicrorocChain2/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X45Y45         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.407    80.291    MicrorocChain2/MicrorocDaq/Clk
    SLICE_X45Y45         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000    80.291    
                         clock uncertainty           -0.195    80.096    
    SLICE_X45Y45         FDPE (Setup_fdpe_C_D)        0.030    80.126    MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                         80.126    
                         arrival time                         -79.836    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             19.699ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.063ns  (logic 0.437ns (41.114%)  route 0.626ns (58.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y81                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X76Y81         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.626     1.063    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X82Y82         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.071    20.762    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.762    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 19.699    

Slack (MET) :             19.780ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.982ns  (logic 0.384ns (39.114%)  route 0.598ns (60.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.598     0.982    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X82Y84         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X82Y84         FDRE (Setup_fdre_C_D)       -0.071    20.762    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         20.762    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                 19.780    

Slack (MET) :             19.783ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.982ns  (logic 0.437ns (44.508%)  route 0.545ns (55.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.545     0.982    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X82Y82         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)       -0.068    20.765    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         20.765    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                 19.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.734%)  route 0.204ns (52.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 20802.451 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 20803.912 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.720 20803.395    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.439 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.474 20803.914    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.141 20804.055 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.204 20804.258    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.045 20804.303 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000 20804.303    MicrorocChain2/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X45Y45         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.909 20802.451    MicrorocChain2/MicrorocDaq/Clk
    SLICE_X45Y45         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000 20802.451    
                         clock uncertainty            0.195 20802.646    
    SLICE_X45Y45         FDPE (Hold_fdpe_C_D)         0.091 20802.738    MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                      -20802.738    
                         arrival time                       20804.303    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.569ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.012%)  route 0.210ns (52.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 20802.451 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 20803.912 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.720 20803.395    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.439 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.474 20803.914    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.141 20804.055 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.210 20804.264    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X45Y44         LUT2 (Prop_lut2_I0_O)        0.045 20804.309 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000 20804.309    MicrorocChain3/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X45Y44         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.909 20802.451    MicrorocChain3/MicrorocDaq/Clk
    SLICE_X45Y44         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000 20802.451    
                         clock uncertainty            0.195 20802.646    
    SLICE_X45Y44         FDPE (Hold_fdpe_C_D)         0.092 20802.738    MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                      -20802.738    
                         arrival time                       20804.307    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.569ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.012%)  route 0.210ns (52.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 20802.451 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 20803.912 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.720 20803.395    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.439 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.474 20803.914    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.141 20804.055 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.210 20804.264    MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X45Y44         LUT2 (Prop_lut2_I0_O)        0.045 20804.309 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000 20804.309    MicrorocChain4/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X45Y44         FDPE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.909 20802.451    MicrorocChain4/MicrorocDaq/Clk
    SLICE_X45Y44         FDPE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000 20802.451    
                         clock uncertainty            0.195 20802.646    
    SLICE_X45Y44         FDPE (Hold_fdpe_C_D)         0.092 20802.738    MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                      -20802.738    
                         arrival time                       20804.307    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.592ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.417%)  route 0.233ns (55.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 20802.451 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 20803.912 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.720 20803.395    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.439 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.474 20803.914    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.141 20804.055 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.233 20804.287    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.045 20804.332 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000 20804.332    MicrorocChain1/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X45Y45         FDPE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.909 20802.451    MicrorocChain1/MicrorocDaq/Clk
    SLICE_X45Y45         FDPE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000 20802.451    
                         clock uncertainty            0.195 20802.646    
    SLICE_X45Y45         FDPE (Hold_fdpe_C_D)         0.092 20802.738    MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                      -20802.738    
                         arrival time                       20804.332    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.664ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.110%)  route 0.302ns (61.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns = ( 20802.451 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 20803.912 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.720 20803.395    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.439 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.474 20803.914    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.141 20804.055 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.302 20804.357    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.045 20804.402 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0]_i_1__12/O
                         net (fo=1, routed)           0.000 20804.402    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[98]
    SLICE_X48Y47         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.908 20802.451    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X48Y47         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000 20802.451    
                         clock uncertainty            0.195 20802.646    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.091 20802.738    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                      -20802.736    
                         arrival time                       20804.400    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.171%)  route 0.342ns (70.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 20802.441 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 20803.912 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.720 20803.395    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.439 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.474 20803.914    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.141 20804.055 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.342 20804.396    u_ila_0/inst/ila_core_inst/DATA_I[98]
    SLICE_X50Y33         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.898 20802.441    u_ila_0/inst/ila_core_inst/out
    SLICE_X50Y33         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/CLK
                         clock pessimism              0.000 20802.441    
                         clock uncertainty            0.195 20802.637    
    SLICE_X50Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094 20802.730    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8
  -------------------------------------------------------------------
                         required time                      -20802.730    
                         arrival time                       20804.395    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.670ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/SweepTestStartStop_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.453%)  route 0.311ns (62.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 20802.453 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 20803.912 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.720 20803.395    IFCLK_OBUF
    SLICE_X51Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.439 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.474 20803.914    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y44         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDSE (Prop_fdse_C_Q)         0.141 20804.055 f  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.311 20804.365    Command/SweepTestStartStopSet/UsbFifoEmpty
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.045 20804.410 r  Command/SweepTestStartStopSet/SweepTestStartStop_i_1/O
                         net (fo=1, routed)           0.000 20804.410    Command/SweepTestStartStopSet_n_0
    SLICE_X31Y39         FDCE                                         r  Command/SweepTestStartStop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.910 20802.453    Command/Clk
    SLICE_X31Y39         FDCE                                         r  Command/SweepTestStartStop_reg/C
                         clock pessimism              0.000 20802.453    
                         clock uncertainty            0.195 20802.648    
    SLICE_X31Y39         FDCE (Hold_fdce_C_D)         0.091 20802.740    Command/SweepTestStartStop_reg
  -------------------------------------------------------------------
                         required time                      -20802.738    
                         arrival time                       20804.410    
  -------------------------------------------------------------------
                         slack                                  1.670    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm100M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        0.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.681ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 TriggerSwitcher/InternalTrigger0_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        3.880ns  (logic 0.890ns (22.939%)  route 2.990ns (77.061%))
  Logic Levels:           3  (BUFG=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 30.361 - 25.000 ) 
    Source Clock Delay      (SCD):    5.466ns = ( 25.466 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.380    25.466    TriggerSwitcher/SyncClk
    SLICE_X49Y96         FDCE                                         r  TriggerSwitcher/InternalTrigger0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.379    25.845 r  TriggerSwitcher/InternalTrigger0_reg/Q
                         net (fo=2, routed)           0.796    26.642    TriggerSwitcher/InternalTrigger0
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.105    26.747 r  TriggerSwitcher/BUFG_TRIGGER_i_2/O
                         net (fo=1, routed)           0.000    26.747    TriggerSwitcher/BUFG_TRIGGER_i_2_n_0
    SLICE_X51Y96         MUXF7 (Prop_muxf7_I0_O)      0.178    26.925 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.462    27.387    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.228    27.615 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=2, routed)           1.731    29.346    CommonControlSignalGenerator/ExternalRazGen/D[0]
    SLICE_X2Y19          FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.477    30.361    CommonControlSignalGenerator/ExternalRazGen/Clk
    SLICE_X2Y19          FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/C
                         clock pessimism              0.131    30.492    
                         clock uncertainty           -0.185    30.307    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)       -0.004    30.303    CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg
  -------------------------------------------------------------------
                         required time                         30.303    
                         arrival time                         -29.346    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        2.990ns  (logic 0.590ns (19.729%)  route 2.400ns (80.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 30.164 - 25.000 ) 
    Source Clock Delay      (SCD):    5.466ns = ( 25.466 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.380    25.466    TriggerSwitcher/SyncClk
    SLICE_X49Y96         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.348    25.814 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           1.863    27.677    MicrorocChain3/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.242    27.919 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.538    28.457    MicrorocChain3/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X15Y51         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.280    30.164    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X15Y51         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.295    
                         clock uncertainty           -0.185    30.110    
    SLICE_X15Y51         FDCE (Setup_fdce_C_D)       -0.059    30.051    MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.051    
                         arrival time                         -28.457    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        2.918ns  (logic 0.590ns (20.217%)  route 2.328ns (79.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 30.164 - 25.000 ) 
    Source Clock Delay      (SCD):    5.466ns = ( 25.466 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.380    25.466    TriggerSwitcher/SyncClk
    SLICE_X49Y96         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.348    25.814 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           1.874    27.689    MicrorocChain2/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.242    27.931 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.454    28.384    MicrorocChain2/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X15Y51         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.280    30.164    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X15Y51         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.295    
                         clock uncertainty           -0.185    30.110    
    SLICE_X15Y51         FDCE (Setup_fdce_C_D)       -0.032    30.078    MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.078    
                         arrival time                         -28.384    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        2.951ns  (logic 0.590ns (19.995%)  route 2.361ns (80.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 30.299 - 25.000 ) 
    Source Clock Delay      (SCD):    5.466ns = ( 25.466 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.380    25.466    TriggerSwitcher/SyncClk
    SLICE_X49Y96         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.348    25.814 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           1.803    27.617    MicrorocChain4/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.242    27.859 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.558    28.417    MicrorocChain4/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X18Y39         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.415    30.299    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X18Y39         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.430    
                         clock uncertainty           -0.185    30.245    
    SLICE_X18Y39         FDCE (Setup_fdce_C_D)       -0.047    30.198    MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.198    
                         arrival time                         -28.417    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        2.908ns  (logic 0.590ns (20.288%)  route 2.318ns (79.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 30.298 - 25.000 ) 
    Source Clock Delay      (SCD):    5.466ns = ( 25.466 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.380    25.466    TriggerSwitcher/SyncClk
    SLICE_X49Y96         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.348    25.814 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           1.637    27.451    MicrorocChain1/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.242    27.693 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.681    28.374    MicrorocChain1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X20Y39         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.414    30.298    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X20Y39         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.429    
                         clock uncertainty           -0.185    30.244    
    SLICE_X20Y39         FDCE (Setup_fdce_C_D)       -0.047    30.197    MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.197    
                         arrival time                         -28.374    
  -------------------------------------------------------------------
                         slack                                  1.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.227ns (17.053%)  route 1.104ns (82.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.566     1.832    TriggerSwitcher/SyncClk
    SLICE_X49Y96         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.128     1.960 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           0.775     2.735    MicrorocChain1/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.099     2.834 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.329     3.163    MicrorocChain1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X20Y39         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.914     2.459    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X20Y39         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.228    
                         clock uncertainty            0.185     2.412    
    SLICE_X20Y39         FDCE (Hold_fdce_C_D)         0.070     2.482    MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 TriggerSwitcher/InternalTrigger1_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.337ns (24.657%)  route 1.030ns (75.343%))
  Logic Levels:           3  (BUFG=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.566     1.832    TriggerSwitcher/SyncClk
    SLICE_X49Y96         FDCE                                         r  TriggerSwitcher/InternalTrigger1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  TriggerSwitcher/InternalTrigger1_reg/Q
                         net (fo=1, routed)           0.113     2.086    TriggerSwitcher/InternalTrigger1
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.045     2.131 r  TriggerSwitcher/BUFG_TRIGGER_i_2/O
                         net (fo=1, routed)           0.000     2.131    TriggerSwitcher/BUFG_TRIGGER_i_2_n_0
    SLICE_X51Y96         MUXF7 (Prop_muxf7_I0_O)      0.062     2.193 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.199     2.392    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.089     2.481 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=2, routed)           0.717     3.199    CommonControlSignalGenerator/ExternalRazGen/D[0]
    SLICE_X2Y19          FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.937     2.482    CommonControlSignalGenerator/ExternalRazGen/Clk
    SLICE_X2Y19          FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/C
                         clock pessimism             -0.231     2.251    
                         clock uncertainty            0.185     2.435    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.060     2.495    CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.227ns (16.695%)  route 1.133ns (83.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.566     1.832    TriggerSwitcher/SyncClk
    SLICE_X49Y96         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.128     1.960 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           0.845     2.805    MicrorocChain4/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.099     2.904 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.288     3.192    MicrorocChain4/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X18Y39         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.914     2.459    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X18Y39         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.228    
                         clock uncertainty            0.185     2.412    
    SLICE_X18Y39         FDCE (Hold_fdce_C_D)         0.070     2.482    MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.227ns (17.219%)  route 1.091ns (82.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.566     1.832    TriggerSwitcher/SyncClk
    SLICE_X49Y96         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.128     1.960 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           0.874     2.835    MicrorocChain2/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.099     2.934 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.217     3.150    MicrorocChain2/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X15Y51         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.847     2.392    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X15Y51         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.161    
                         clock uncertainty            0.185     2.345    
    SLICE_X15Y51         FDCE (Hold_fdce_C_D)         0.075     2.420    MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.227ns (16.710%)  route 1.131ns (83.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.566     1.832    TriggerSwitcher/SyncClk
    SLICE_X49Y96         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.128     1.960 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           0.874     2.834    MicrorocChain3/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.099     2.933 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.258     3.191    MicrorocChain3/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X15Y51         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.847     2.392    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X15Y51         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.161    
                         clock uncertainty            0.185     2.345    
    SLICE_X15Y51         FDCE (Hold_fdce_C_D)         0.066     2.411    MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.779    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm5M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        8.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.031ns  (required time - arrival time)
  Source:                 MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.694ns (20.042%)  route 2.769ns (79.958%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 17.827 - 12.500 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.529     5.615    MicrorocChain1/ReadOnChipRam/SlowClock
    SLICE_X26Y36         FDRE                                         r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.379     5.994 r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[7]/Q
                         net (fo=3, routed)           0.723     6.718    MicrorocChain1/ReadOnChipRam/MicrorocData[7]
    SLICE_X26Y40         LUT2 (Prop_lut2_I1_O)        0.105     6.823 f  MicrorocChain1/ReadOnChipRam/ExternalFifoData[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.552     7.375    MicrorocChain1/MicrorocDaq/SlaveDaqControl/CommandOut_reg[0]_5
    SLICE_X26Y40         LUT6 (Prop_lut6_I4_O)        0.105     7.480 f  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.597     8.076    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[7]_INST_0_i_1_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I0_O)        0.105     8.181 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[7]_INST_0/O
                         net (fo=3, routed)           0.897     9.078    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y11         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.444    17.827    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y11         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.955    
                         clock uncertainty           -0.205    17.750    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.641    17.109    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  8.031    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.866ns (26.058%)  route 2.457ns (73.942%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 17.833 - 12.500 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.534     5.620    MicrorocChain3/ReadOnChipRam/SlowClock
    SLICE_X21Y43         FDRE                                         r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.379     5.999 r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[2]/Q
                         net (fo=3, routed)           0.669     6.668    MicrorocChain3/ReadOnChipRam/MicrorocData[2]
    SLICE_X21Y44         LUT2 (Prop_lut2_I0_O)        0.115     6.783 r  MicrorocChain3/ReadOnChipRam/ExternalFifoData[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.348     7.132    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[2]
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.267     7.399 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.546     7.945    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[2]_INST_0_i_2_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I5_O)        0.105     8.050 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[2]_INST_0/O
                         net (fo=3, routed)           0.894     8.944    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.450    17.833    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.961    
                         clock uncertainty           -0.205    17.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.641    17.115    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.873ns (26.515%)  route 2.419ns (73.485%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 17.836 - 12.500 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.535     5.621    MicrorocChain2/ReadOnChipRam/SlowClock
    SLICE_X13Y42         FDRE                                         r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.379     6.000 r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[0]/Q
                         net (fo=3, routed)           0.674     6.674    MicrorocChain2/ReadOnChipRam/MicrorocData[0]
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.125     6.799 r  MicrorocChain2/ReadOnChipRam/ExternalFifoData[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.374     7.173    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.264     7.437 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.551     7.988    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[0]_INST_0_i_2_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.105     8.093 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[0]_INST_0/O
                         net (fo=3, routed)           0.821     8.914    Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X0Y14         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.453    17.836    Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y14         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.964    
                         clock uncertainty           -0.205    17.759    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.641    17.118    Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.694ns (21.344%)  route 2.558ns (78.656%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 17.827 - 12.500 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.529     5.615    MicrorocChain1/ReadOnChipRam/SlowClock
    SLICE_X25Y36         FDRE                                         r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.379     5.994 r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[14]/Q
                         net (fo=5, routed)           0.611     6.605    MicrorocChain1/ReadOnChipRam/MicrorocData[14]
    SLICE_X24Y37         LUT2 (Prop_lut2_I0_O)        0.105     6.710 r  MicrorocChain1/ReadOnChipRam/ExternalFifoData[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.551     7.262    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[14]
    SLICE_X24Y37         LUT6 (Prop_lut6_I5_O)        0.105     7.367 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.563     7.930    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[14]_INST_0_i_1_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I3_O)        0.105     8.035 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[14]_INST_0/O
                         net (fo=3, routed)           0.832     8.867    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X0Y11         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.444    17.827    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y11         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.955    
                         clock uncertainty           -0.205    17.750    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.641    17.109    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.877ns (27.603%)  route 2.300ns (72.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 17.827 - 12.500 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.526     5.612    MicrorocChain1/ReadOnChipRam/SlowClock
    SLICE_X25Y34         FDRE                                         r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.379     5.991 r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[12]/Q
                         net (fo=4, routed)           0.712     6.703    MicrorocChain1/ReadOnChipRam/MicrorocData[12]
    SLICE_X25Y38         LUT2 (Prop_lut2_I1_O)        0.126     6.829 f  MicrorocChain1/ReadOnChipRam/ExternalFifoData[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.244     7.073    MicrorocChain1/MicrorocDaq/SlaveDaqControl/CommandOut_reg[0]
    SLICE_X24Y40         LUT6 (Prop_lut6_I0_O)        0.267     7.340 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.346     7.686    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[12]_INST_0_i_2_n_0
    SLICE_X24Y40         LUT5 (Prop_lut5_I4_O)        0.105     7.791 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[12]_INST_0/O
                         net (fo=3, routed)           0.999     8.790    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X0Y11         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.444    17.827    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y11         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.955    
                         clock uncertainty           -0.205    17.750    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[12])
                                                     -0.641    17.109    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  8.320    

Slack (MET) :             8.360ns  (required time - arrival time)
  Source:                 MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.875ns (27.911%)  route 2.260ns (72.090%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 17.833 - 12.500 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.534     5.620    MicrorocChain3/ReadOnChipRam/SlowClock
    SLICE_X21Y43         FDRE                                         r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.379     5.999 r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[12]/Q
                         net (fo=4, routed)           0.657     6.657    MicrorocChain3/ReadOnChipRam/MicrorocData[12]
    SLICE_X22Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  MicrorocChain3/ReadOnChipRam/ExternalFifoData[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.352     7.132    MicrorocChain3/MicrorocDaq/SlaveDaqControl/CommandOut_reg[0]
    SLICE_X22Y43         LUT6 (Prop_lut6_I0_O)        0.267     7.399 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.346     7.745    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[12]_INST_0_i_2_n_0
    SLICE_X22Y43         LUT5 (Prop_lut5_I4_O)        0.105     7.850 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[12]_INST_0/O
                         net (fo=3, routed)           0.905     8.755    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.450    17.833    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.961    
                         clock uncertainty           -0.205    17.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[12])
                                                     -0.641    17.115    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  8.360    

Slack (MET) :             8.368ns  (required time - arrival time)
  Source:                 MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.885ns (28.320%)  route 2.240ns (71.680%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 17.833 - 12.500 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.536     5.622    MicrorocChain3/ReadOnChipRam/SlowClock
    SLICE_X18Y45         FDRE                                         r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.379     6.001 r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[6]/Q
                         net (fo=3, routed)           0.367     6.369    MicrorocChain3/ReadOnChipRam/MicrorocData[6]
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.126     6.495 r  MicrorocChain3/ReadOnChipRam/ExternalFifoData[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.459     6.953    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[6]
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.275     7.228 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.546     7.775    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[6]_INST_0_i_2_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I5_O)        0.105     7.880 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[6]_INST_0/O
                         net (fo=3, routed)           0.868     8.747    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.450    17.833    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.961    
                         clock uncertainty           -0.205    17.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.641    17.115    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  8.368    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 MicrorocChain3/ReadOnChipRam/ExternalFifoWriteEn_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.589ns (18.314%)  route 2.627ns (81.686%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 17.833 - 12.500 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.536     5.622    MicrorocChain3/ReadOnChipRam/SlowClock
    SLICE_X17Y44         FDCE                                         r  MicrorocChain3/ReadOnChipRam/ExternalFifoWriteEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDCE (Prop_fdce_C_Q)         0.379     6.001 r  MicrorocChain3/ReadOnChipRam/ExternalFifoWriteEn_reg/Q
                         net (fo=2, routed)           0.748     6.749    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoWriteEn
    SLICE_X16Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.854 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoDataEnable_INST_0/O
                         net (fo=6, routed)           1.146     8.000    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.105     8.105 r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4/O
                         net (fo=22, routed)          0.733     8.838    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.450    17.833    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.961    
                         clock uncertainty           -0.205    17.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    17.280    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.280    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.694ns (22.834%)  route 2.345ns (77.166%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 17.833 - 12.500 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.535     5.621    MicrorocChain3/ReadOnChipRam/SlowClock
    SLICE_X19Y43         FDRE                                         r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.379     6.000 r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[4]/Q
                         net (fo=3, routed)           0.501     6.502    MicrorocChain3/ReadOnChipRam/MicrorocData[4]
    SLICE_X21Y44         LUT2 (Prop_lut2_I1_O)        0.105     6.607 f  MicrorocChain3/ReadOnChipRam/ExternalFifoData[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.409     7.016    MicrorocChain3/MicrorocDaq/SlaveDaqControl/CommandOut_reg[0]_3
    SLICE_X20Y44         LUT6 (Prop_lut6_I4_O)        0.105     7.121 f  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.673     7.794    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[4]_INST_0_i_1_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.899 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[4]_INST_0/O
                         net (fo=3, routed)           0.762     8.661    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.450    17.833    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.961    
                         clock uncertainty           -0.205    17.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.641    17.115    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  8.455    

Slack (MET) :             8.475ns  (required time - arrival time)
  Source:                 MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.870ns (28.798%)  route 2.151ns (71.202%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 17.827 - 12.500 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.527     5.613    MicrorocChain1/ReadOnChipRam/SlowClock
    SLICE_X26Y35         FDRE                                         r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.379     5.992 r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[0]/Q
                         net (fo=3, routed)           0.571     6.563    MicrorocChain1/ReadOnChipRam/MicrorocData[0]
    SLICE_X27Y35         LUT2 (Prop_lut2_I0_O)        0.119     6.682 r  MicrorocChain1/ReadOnChipRam/ExternalFifoData[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.230     6.912    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[0]
    SLICE_X27Y36         LUT6 (Prop_lut6_I0_O)        0.267     7.179 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.255     7.434    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[0]_INST_0_i_2_n_0
    SLICE_X27Y35         LUT6 (Prop_lut6_I5_O)        0.105     7.539 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[0]_INST_0/O
                         net (fo=3, routed)           1.095     8.634    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X0Y11         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.444    17.827    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y11         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.955    
                         clock uncertainty           -0.205    17.750    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.641    17.109    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  8.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.231ns (28.327%)  route 0.584ns (71.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.639     1.906    MicrorocChain4/ReadOnChipRam/SlowClock
    SLICE_X21Y42         FDRE                                         r  MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[6]/Q
                         net (fo=3, routed)           0.118     2.164    MicrorocChain4/MicrorocDaq/SlaveDaqControl/MicrorocData[6]
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.045     2.209 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoData[6]_INST_0/O
                         net (fo=3, routed)           0.467     2.676    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[6]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.721 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.721    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[42]
    SLICE_X44Y33         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.902     2.447    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X44Y33         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism             -0.231     2.216    
                         clock uncertainty            0.205     2.420    
    SLICE_X44Y33         FDRE (Hold_fdre_C_D)         0.092     2.512    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.008%)  route 0.659ns (77.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.639     1.906    MicrorocChain4/ReadOnChipRam/SlowClock
    SLICE_X20Y40         FDRE                                         r  MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[2]/Q
                         net (fo=3, routed)           0.183     2.230    MicrorocChain4/MicrorocDaq/SlaveDaqControl/MicrorocData[2]
    SLICE_X20Y40         LUT6 (Prop_lut6_I2_O)        0.045     2.275 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoData[2]_INST_0/O
                         net (fo=3, routed)           0.476     2.751    u_ila_0/inst/ila_core_inst/DATA_I[38]
    SLICE_X46Y33         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.900     2.445    u_ila_0/inst/ila_core_inst/out
    SLICE_X46Y33         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism             -0.231     2.214    
                         clock uncertainty            0.205     2.418    
    SLICE_X46Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.527    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.495%)  route 0.679ns (78.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.639     1.906    MicrorocChain4/ReadOnChipRam/SlowClock
    SLICE_X21Y42         FDRE                                         r  MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[6]/Q
                         net (fo=3, routed)           0.118     2.164    MicrorocChain4/MicrorocDaq/SlaveDaqControl/MicrorocData[6]
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.045     2.209 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoData[6]_INST_0/O
                         net (fo=3, routed)           0.562     2.771    u_ila_0/inst/ila_core_inst/DATA_I[42]
    SLICE_X50Y29         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.894     2.439    u_ila_0/inst/ila_core_inst/out
    SLICE_X50Y29         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/CLK
                         clock pessimism             -0.231     2.208    
                         clock uncertainty            0.205     2.412    
    SLICE_X50Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.506    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.209ns (22.176%)  route 0.733ns (77.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.664     1.931    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X6Y33          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164     2.095 r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.733     2.828    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk_1K_reg
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.045     2.873 r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=1, routed)           0.000     2.873    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_Gen
    SLICE_X6Y30          FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.936     2.481    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X6Y30          FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/C
                         clock pessimism             -0.231     2.250    
                         clock uncertainty            0.205     2.454    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.120     2.574    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.209ns (22.796%)  route 0.708ns (77.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.632     1.899    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X8Y20          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.164     2.063 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           0.708     2.770    ConfigurationSelect/MicrorocParameterLoadDone_Input[3]
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.045     2.815 r  ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1/O
                         net (fo=1, routed)           0.000     2.815    ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1_n_0
    SLICE_X35Y28         FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.899     2.444    ConfigurationSelect/Clk
    SLICE_X35Y28         FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/C
                         clock pessimism             -0.231     2.213    
                         clock uncertainty            0.205     2.417    
    SLICE_X35Y28         FDCE (Hold_fdce_C_D)         0.092     2.509    ConfigurationSelect/MicrorocParameterLoadDone_Output_reg
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.237ns (25.283%)  route 0.700ns (74.717%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.641     1.908    MicrorocChain2/ReadOnChipRam/SlowClock
    SLICE_X13Y43         FDRE                                         r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     2.049 r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[7]/Q
                         net (fo=3, routed)           0.265     2.313    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocData[7]
    SLICE_X16Y44         LUT6 (Prop_lut6_I3_O)        0.045     2.358 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[7]_INST_0/O
                         net (fo=3, routed)           0.436     2.794    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[7]
    SLICE_X41Y35         LUT2 (Prop_lut2_I0_O)        0.051     2.845 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.845    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[27]
    SLICE_X41Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.905     2.450    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X41Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism             -0.231     2.219    
                         clock uncertainty            0.205     2.423    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.107     2.530    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.951%)  route 0.746ns (80.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.641     1.908    MicrorocChain2/ReadOnChipRam/SlowClock
    SLICE_X13Y43         FDRE                                         r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     2.049 r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[4]/Q
                         net (fo=3, routed)           0.218     2.266    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocData[4]
    SLICE_X16Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.311 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[4]_INST_0/O
                         net (fo=3, routed)           0.529     2.840    u_ila_0/inst/ila_core_inst/DATA_I[24]
    SLICE_X46Y36         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.902     2.447    u_ila_0/inst/ila_core_inst/out
    SLICE_X46Y36         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
                         clock pessimism             -0.231     2.216    
                         clock uncertainty            0.205     2.420    
    SLICE_X46Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.522    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.231ns (24.170%)  route 0.725ns (75.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.641     1.908    MicrorocChain2/ReadOnChipRam/SlowClock
    SLICE_X13Y43         FDRE                                         r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     2.049 r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[4]/Q
                         net (fo=3, routed)           0.218     2.266    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocData[4]
    SLICE_X16Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.311 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[4]_INST_0/O
                         net (fo=3, routed)           0.507     2.818    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[4]
    SLICE_X41Y35         LUT2 (Prop_lut2_I0_O)        0.045     2.863 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.863    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[24]
    SLICE_X41Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.905     2.450    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X41Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism             -0.231     2.219    
                         clock uncertainty            0.205     2.423    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.092     2.515    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.186ns (18.984%)  route 0.794ns (81.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.641     1.908    MicrorocChain2/ReadOnChipRam/SlowClock
    SLICE_X13Y43         FDRE                                         r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     2.049 r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[7]/Q
                         net (fo=3, routed)           0.265     2.313    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocData[7]
    SLICE_X16Y44         LUT6 (Prop_lut6_I3_O)        0.045     2.358 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[7]_INST_0/O
                         net (fo=3, routed)           0.529     2.887    u_ila_0/inst/ila_core_inst/DATA_I[27]
    SLICE_X46Y36         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.902     2.447    u_ila_0/inst/ila_core_inst/out
    SLICE_X46Y36         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism             -0.231     2.216    
                         clock uncertainty            0.205     2.420    
    SLICE_X46Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.528    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.186ns (17.414%)  route 0.882ns (82.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.639     1.906    MicrorocChain4/ReadOnChipRam/SlowClock
    SLICE_X21Y40         FDRE                                         r  MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[3]/Q
                         net (fo=3, routed)           0.285     2.331    MicrorocChain4/MicrorocDaq/SlaveDaqControl/MicrorocData[3]
    SLICE_X23Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.376 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoData[3]_INST_0/O
                         net (fo=3, routed)           0.598     2.974    u_ila_0/inst/ila_core_inst/DATA_I[39]
    SLICE_X46Y33         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.900     2.445    u_ila_0/inst/ila_core_inst/out
    SLICE_X46Y33         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/CLK
                         clock pessimism             -0.231     2.214    
                         clock uncertainty            0.205     2.418    
    SLICE_X46Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.601    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm5M

Setup :            0  Failing Endpoints,  Worst Slack       19.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.351ns  (required time - arrival time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
                            (falling edge-triggered cell SRL16E clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@75.000ns)
  Data Path Delay:        4.872ns  (logic 0.557ns (11.432%)  route 4.315ns (88.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 105.164 - 100.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 80.680 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    76.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    77.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    77.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    79.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    79.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.594    80.680    ConfigurationSelect/Clk
    SLICE_X2Y31          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.433    81.113 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[3]/Q
                         net (fo=6, routed)           2.169    83.282    MicrorocChain4/ReadOnChipRam/ReadoutChannelSelect
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.124    83.406 r  MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2_i_1/O
                         net (fo=1, routed)           2.146    85.552    MicrorocChain4/ReadOnChipRam/AsicDataout
    SLICE_X12Y50         SRL16E                                       r  MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   101.349 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   102.425 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   103.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   103.884 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.280   105.164    MicrorocChain4/ReadOnChipRam/rst_n
    SLICE_X12Y50         SRL16E                                       r  MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK  (IS_INVERTED)
                         clock pessimism              0.127   105.291    
                         clock uncertainty           -0.205   105.086    
    SLICE_X12Y50         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.183   104.903    MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2
  -------------------------------------------------------------------
                         required time                        104.903    
                         arrival time                         -85.552    
  -------------------------------------------------------------------
                         slack                                 19.351    

Slack (MET) :             21.332ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.351ns  (logic 0.589ns (17.577%)  route 2.762ns (82.423%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 205.295 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.524   180.610    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X11Y29         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDPE (Prop_fdpe_C_Q)         0.379   180.989 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.442   182.431    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.105   182.536 f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.320   183.856    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X8Y34          LUT2 (Prop_lut2_I1_O)        0.105   183.961 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000   183.961    Acquisition/MicrorocSCurveTest/p_1_in[0]
    SLICE_X8Y34          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.411   205.295    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X8Y34          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism              0.131   205.426    
                         clock uncertainty           -0.205   205.222    
    SLICE_X8Y34          FDCE (Setup_fdce_C_D)        0.072   205.294    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        205.294    
                         arrival time                        -183.961    
  -------------------------------------------------------------------
                         slack                                 21.332    

Slack (MET) :             21.420ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.268ns  (logic 0.589ns (18.026%)  route 2.679ns (81.974%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 205.297 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.524   180.610    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X11Y29         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDPE (Prop_fdpe_C_Q)         0.379   180.989 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.442   182.431    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.105   182.536 f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.237   183.773    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.105   183.878 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000   183.878    Acquisition/MicrorocSCurveTest/p_1_in[1]
    SLICE_X8Y36          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.413   205.297    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X8Y36          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism              0.131   205.428    
                         clock uncertainty           -0.205   205.224    
    SLICE_X8Y36          FDCE (Setup_fdce_C_D)        0.074   205.298    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        205.298    
                         arrival time                        -183.878    
  -------------------------------------------------------------------
                         slack                                 21.420    

Slack (MET) :             21.505ns  (required time - arrival time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
                            (falling edge-triggered cell SRL16E clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@75.000ns)
  Data Path Delay:        2.705ns  (logic 0.505ns (18.668%)  route 2.200ns (81.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 105.164 - 100.000 ) 
    Source Clock Delay      (SCD):    5.681ns = ( 80.681 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    76.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    77.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    77.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    79.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    79.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.595    80.681    ConfigurationSelect/Clk
    SLICE_X3Y32          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.379    81.060 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[2]/Q
                         net (fo=6, routed)           1.290    82.351    MicrorocChain3/ReadOnChipRam/ReadoutChannelSelect
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.126    82.477 r  MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2_i_1/O
                         net (fo=1, routed)           0.910    83.386    MicrorocChain3/ReadOnChipRam/AsicDataout
    SLICE_X12Y50         SRL16E                                       r  MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   101.349 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   102.425 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   103.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   103.884 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.280   105.164    MicrorocChain3/ReadOnChipRam/rst_n
    SLICE_X12Y50         SRL16E                                       r  MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK  (IS_INVERTED)
                         clock pessimism              0.127   105.291    
                         clock uncertainty           -0.205   105.086    
    SLICE_X12Y50         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.195   104.891    MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2
  -------------------------------------------------------------------
                         required time                        104.891    
                         arrival time                         -83.386    
  -------------------------------------------------------------------
                         slack                                 21.505    

Slack (MET) :             21.597ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.880ns  (logic 0.484ns (16.805%)  route 2.396ns (83.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 205.297 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.524   180.610    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X11Y29         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDPE (Prop_fdpe_C_Q)         0.379   180.989 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.692   182.681    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X8Y33          LUT2 (Prop_lut2_I1_O)        0.105   182.786 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.704   183.490    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X8Y36          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.413   205.297    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X8Y36          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism              0.131   205.428    
                         clock uncertainty           -0.205   205.224    
    SLICE_X8Y36          FDCE (Setup_fdce_C_CE)      -0.136   205.088    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        205.088    
                         arrival time                        -183.490    
  -------------------------------------------------------------------
                         slack                                 21.597    

Slack (MET) :             21.597ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.880ns  (logic 0.484ns (16.805%)  route 2.396ns (83.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 205.297 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.524   180.610    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X11Y29         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDPE (Prop_fdpe_C_Q)         0.379   180.989 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.692   182.681    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X8Y33          LUT2 (Prop_lut2_I1_O)        0.105   182.786 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.704   183.490    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X8Y36          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.413   205.297    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X8Y36          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/C
                         clock pessimism              0.131   205.428    
                         clock uncertainty           -0.205   205.224    
    SLICE_X8Y36          FDCE (Setup_fdce_C_CE)      -0.136   205.088    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        205.088    
                         arrival time                        -183.490    
  -------------------------------------------------------------------
                         slack                                 21.597    

Slack (MET) :             21.597ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.880ns  (logic 0.484ns (16.805%)  route 2.396ns (83.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 205.297 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.524   180.610    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X11Y29         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDPE (Prop_fdpe_C_Q)         0.379   180.989 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.692   182.681    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X8Y33          LUT2 (Prop_lut2_I1_O)        0.105   182.786 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.704   183.490    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X8Y36          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.413   205.297    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X8Y36          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/C
                         clock pessimism              0.131   205.428    
                         clock uncertainty           -0.205   205.224    
    SLICE_X8Y36          FDCE (Setup_fdce_C_CE)      -0.136   205.088    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        205.088    
                         arrival time                        -183.490    
  -------------------------------------------------------------------
                         slack                                 21.597    

Slack (MET) :             21.597ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.880ns  (logic 0.484ns (16.805%)  route 2.396ns (83.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 205.297 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.524   180.610    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X11Y29         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDPE (Prop_fdpe_C_Q)         0.379   180.989 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.692   182.681    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X8Y33          LUT2 (Prop_lut2_I1_O)        0.105   182.786 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.704   183.490    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X8Y36          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.413   205.297    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X8Y36          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/C
                         clock pessimism              0.131   205.428    
                         clock uncertainty           -0.205   205.224    
    SLICE_X8Y36          FDCE (Setup_fdce_C_CE)      -0.136   205.088    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        205.088    
                         arrival time                        -183.490    
  -------------------------------------------------------------------
                         slack                                 21.597    

Slack (MET) :             21.597ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.880ns  (logic 0.484ns (16.805%)  route 2.396ns (83.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 205.297 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.524   180.610    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X11Y29         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDPE (Prop_fdpe_C_Q)         0.379   180.989 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.692   182.681    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X8Y33          LUT2 (Prop_lut2_I1_O)        0.105   182.786 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.704   183.490    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X8Y36          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.413   205.297    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X8Y36          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]/C
                         clock pessimism              0.131   205.428    
                         clock uncertainty           -0.205   205.224    
    SLICE_X8Y36          FDCE (Setup_fdce_C_CE)      -0.136   205.088    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        205.088    
                         arrival time                        -183.490    
  -------------------------------------------------------------------
                         slack                                 21.597    

Slack (MET) :             21.620ns  (required time - arrival time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
                            (falling edge-triggered cell SRL16E clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@75.000ns)
  Data Path Delay:        2.579ns  (logic 0.503ns (19.501%)  route 2.076ns (80.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns = ( 105.158 - 100.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 80.686 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    76.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    77.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    77.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    79.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    79.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.600    80.686    ConfigurationSelect/Clk
    SLICE_X5Y38          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.379    81.065 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[1]/Q
                         net (fo=6, routed)           1.358    82.423    MicrorocChain2/ReadOnChipRam/ReadoutChannelSelect
    SLICE_X0Y67          LUT3 (Prop_lut3_I1_O)        0.124    82.547 r  MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2_i_1/O
                         net (fo=1, routed)           0.719    83.266    MicrorocChain2/ReadOnChipRam/AsicDataout
    SLICE_X10Y65         SRL16E                                       r  MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   101.349 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   102.425 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   103.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   103.884 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         1.274   105.158    MicrorocChain2/ReadOnChipRam/rst_n
    SLICE_X10Y65         SRL16E                                       r  MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK  (IS_INVERTED)
                         clock pessimism              0.127   105.285    
                         clock uncertainty           -0.205   105.080    
    SLICE_X10Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.195   104.885    MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2
  -------------------------------------------------------------------
                         required time                        104.885    
                         arrival time                         -83.266    
  -------------------------------------------------------------------
                         slack                                 21.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.303%)  route 0.579ns (75.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.666     1.933    MicrorocChain1/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X0Y14          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     2.074 r  MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.579     2.653    MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.045     2.698 r  MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.698    MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.940     2.485    MicrorocChain1/SlowControlAndReadScope/PulseSync/Clk5M
    SLICE_X2Y16          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.254    
                         clock uncertainty            0.205     2.458    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.120     2.578    MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/ReadOnChipRam/TransmitOn_r1_reg/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@100.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.681%)  route 0.599ns (76.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 102.488 - 100.000 ) 
    Source Clock Delay      (SCD):    1.933ns = ( 101.933 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   100.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.666   101.933    ConfigurationSelect/Clk
    SLICE_X3Y36          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141   102.074 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[0]/Q
                         net (fo=6, routed)           0.599   102.673    MicrorocChain1/ReadOnChipRam/ReadoutChannelSelect
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.045   102.718 r  MicrorocChain1/ReadOnChipRam/TransmitOn_r1_i_1/O
                         net (fo=1, routed)           0.000   102.718    MicrorocChain1/ReadOnChipRam/TransmitOn
    SLICE_X1Y37          FDRE                                         r  MicrorocChain1/ReadOnChipRam/TransmitOn_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.943   102.488    MicrorocChain1/ReadOnChipRam/SlowClock
    SLICE_X1Y37          FDRE                                         r  MicrorocChain1/ReadOnChipRam/TransmitOn_r1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.228   102.260    
                         clock uncertainty            0.205   102.464    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.098   102.562    MicrorocChain1/ReadOnChipRam/TransmitOn_r1_reg
  -------------------------------------------------------------------
                         required time                       -102.562    
                         arrival time                         102.718    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.209ns (25.501%)  route 0.611ns (74.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.637     1.904    MicrorocChain3/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X8Y15          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     2.068 r  MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.611     2.678    MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.045     2.723 r  MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.723    MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1_n_0
    SLICE_X7Y15          FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.940     2.485    MicrorocChain3/SlowControlAndReadScope/PulseSync/Clk5M
    SLICE_X7Y15          FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.254    
                         clock uncertainty            0.205     2.458    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.091     2.549    MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/ReadOnChipRam/TransmitOn_r1_reg/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@100.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.507%)  route 0.605ns (76.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 102.421 - 100.000 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 101.931 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   100.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.664   101.931    ConfigurationSelect/Clk
    SLICE_X3Y32          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141   102.072 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[2]/Q
                         net (fo=6, routed)           0.605   102.677    MicrorocChain3/ReadOnChipRam/ReadoutChannelSelect
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.045   102.722 r  MicrorocChain3/ReadOnChipRam/TransmitOn_r1_i_1/O
                         net (fo=1, routed)           0.000   102.722    MicrorocChain3/ReadOnChipRam/TransmitOn
    SLICE_X0Y58          FDRE                                         r  MicrorocChain3/ReadOnChipRam/TransmitOn_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.876   102.421    MicrorocChain3/ReadOnChipRam/SlowClock
    SLICE_X0Y58          FDRE                                         r  MicrorocChain3/ReadOnChipRam/TransmitOn_r1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.228   102.193    
                         clock uncertainty            0.205   102.397    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.098   102.495    MicrorocChain3/ReadOnChipRam/TransmitOn_r1_reg
  -------------------------------------------------------------------
                         required time                       -102.495    
                         arrival time                         102.722    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.625%)  route 0.762ns (80.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.634     1.901    MicrorocChain4/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X9Y18          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.141     2.042 r  MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.762     2.803    MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.045     2.848 r  MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.848    MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.938     2.483    MicrorocChain4/SlowControlAndReadScope/PulseSync/Clk5M
    SLICE_X6Y17          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.252    
                         clock uncertainty            0.205     2.456    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.120     2.576    MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/ReadOnChipRam/TransmitOn_r1_reg/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@100.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.286%)  route 0.649ns (77.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 102.414 - 100.000 ) 
    Source Clock Delay      (SCD):    1.934ns = ( 101.934 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   100.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.667   101.934    ConfigurationSelect/Clk
    SLICE_X5Y38          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.141   102.075 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[1]/Q
                         net (fo=6, routed)           0.649   102.723    MicrorocChain2/ReadOnChipRam/ReadoutChannelSelect
    SLICE_X0Y67          LUT3 (Prop_lut3_I1_O)        0.045   102.768 r  MicrorocChain2/ReadOnChipRam/TransmitOn_r1_i_1/O
                         net (fo=1, routed)           0.000   102.768    MicrorocChain2/ReadOnChipRam/TransmitOn
    SLICE_X0Y67          FDRE                                         r  MicrorocChain2/ReadOnChipRam/TransmitOn_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.869   102.414    MicrorocChain2/ReadOnChipRam/SlowClock
    SLICE_X0Y67          FDRE                                         r  MicrorocChain2/ReadOnChipRam/TransmitOn_r1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.228   102.186    
                         clock uncertainty            0.205   102.390    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.098   102.488    MicrorocChain2/ReadOnChipRam/TransmitOn_r1_reg
  -------------------------------------------------------------------
                         required time                       -102.488    
                         arrival time                         102.768    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clk_1K_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.205%)  route 0.783ns (80.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.632     1.899    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X11Y29         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDPE (Prop_fdpe_C_Q)         0.141     2.040 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          0.783     2.822    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.045     2.867 r  Acquisition/MicrorocSCurveTest/Clk_1K_i_1/O
                         net (fo=1, routed)           0.000     2.867    Acquisition/MicrorocSCurveTest/Clk_1K_i_1_n_0
    SLICE_X6Y33          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.939     2.484    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X6Y33          FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                         clock pessimism             -0.231     2.253    
                         clock uncertainty            0.205     2.457    
    SLICE_X6Y33          FDCE (Hold_fdce_C_D)         0.120     2.577    Acquisition/MicrorocSCurveTest/Clk_1K_reg
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.186ns (19.708%)  route 0.758ns (80.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.665     1.932    MicrorocChain2/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X3Y16          FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     2.073 r  MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.758     2.830    MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.045     2.875 r  MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.875    MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.940     2.485    MicrorocChain2/SlowControlAndReadScope/PulseSync/Clk5M
    SLICE_X2Y16          FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.254    
                         clock uncertainty            0.205     2.458    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.121     2.579    MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
                            (falling edge-triggered cell SRL16E clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@100.000ns)
  Data Path Delay:        1.203ns  (logic 0.189ns (15.714%)  route 1.014ns (84.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 102.456 - 100.000 ) 
    Source Clock Delay      (SCD):    1.933ns = ( 101.933 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   100.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.666   101.933    ConfigurationSelect/Clk
    SLICE_X3Y36          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141   102.074 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[0]/Q
                         net (fo=6, routed)           0.599   102.673    MicrorocChain1/ReadOnChipRam/ReadoutChannelSelect
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.048   102.721 r  MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2_i_1/O
                         net (fo=1, routed)           0.414   103.135    MicrorocChain1/ReadOnChipRam/AsicDataout
    SLICE_X14Y36         SRL16E                                       r  MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.911   102.456    MicrorocChain1/ReadOnChipRam/rst_n
    SLICE_X14Y36         SRL16E                                       r  MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK  (IS_INVERTED)
                         clock pessimism             -0.228   102.228    
                         clock uncertainty            0.205   102.432    
    SLICE_X14Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.059   102.491    MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2
  -------------------------------------------------------------------
                         required time                       -102.491    
                         arrival time                         103.135    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/ReadOnChipRam/TransmitOn_r1_reg/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@100.000ns)
  Data Path Delay:        1.221ns  (logic 0.209ns (17.121%)  route 1.012ns (82.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns = ( 102.423 - 100.000 ) 
    Source Clock Delay      (SCD):    1.930ns = ( 101.930 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   100.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.663   101.930    ConfigurationSelect/Clk
    SLICE_X2Y31          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164   102.094 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[3]/Q
                         net (fo=6, routed)           1.012   103.105    MicrorocChain4/ReadOnChipRam/ReadoutChannelSelect
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.045   103.150 r  MicrorocChain4/ReadOnChipRam/TransmitOn_r1_i_1/O
                         net (fo=1, routed)           0.000   103.150    MicrorocChain4/ReadOnChipRam/TransmitOn
    SLICE_X0Y99          FDRE                                         r  MicrorocChain4/ReadOnChipRam/TransmitOn_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=502, routed)         0.878   102.423    MicrorocChain4/ReadOnChipRam/SlowClock
    SLICE_X0Y99          FDRE                                         r  MicrorocChain4/ReadOnChipRam/TransmitOn_r1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.228   102.195    
                         clock uncertainty            0.205   102.399    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.098   102.497    MicrorocChain4/ReadOnChipRam/TransmitOn_r1_reg
  -------------------------------------------------------------------
                         required time                       -102.497    
                         arrival time                         103.150    
  -------------------------------------------------------------------
                         slack                                  0.653    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT
  To Clock:  CLKOUT

Setup :            0  Failing Endpoints,  Worst Slack       18.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.391ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.379ns (18.711%)  route 1.647ns (81.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 25.141 - 20.833 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.369     4.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.379     4.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.647     6.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.252    25.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.226    25.366    
                         clock uncertainty           -0.035    25.331    
    SLICE_X47Y76         FDCE (Recov_fdce_C_CLR)     -0.331    25.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 18.391    

Slack (MET) :             18.391ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.379ns (18.711%)  route 1.647ns (81.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 25.141 - 20.833 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.369     4.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.379     4.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.647     6.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.252    25.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.226    25.366    
                         clock uncertainty           -0.035    25.331    
    SLICE_X47Y76         FDCE (Recov_fdce_C_CLR)     -0.331    25.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 18.391    

Slack (MET) :             18.391ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.379ns (18.711%)  route 1.647ns (81.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 25.141 - 20.833 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.369     4.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.379     4.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.647     6.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.252    25.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.226    25.366    
                         clock uncertainty           -0.035    25.331    
    SLICE_X47Y76         FDCE (Recov_fdce_C_CLR)     -0.331    25.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 18.391    

Slack (MET) :             18.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.379ns (21.494%)  route 1.384ns (78.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 25.145 - 20.833 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.369     4.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.379     4.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.384     6.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.256    25.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.226    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X45Y76         FDCE (Recov_fdce_C_CLR)     -0.331    25.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         25.004    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                 18.657    

Slack (MET) :             18.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.379ns (21.494%)  route 1.384ns (78.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 25.145 - 20.833 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.369     4.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.379     4.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.384     6.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.256    25.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.226    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X45Y76         FDCE (Recov_fdce_C_CLR)     -0.331    25.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         25.004    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                 18.657    

Slack (MET) :             18.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.379ns (21.572%)  route 1.378ns (78.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 25.143 - 20.833 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.369     4.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.379     4.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.378     6.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.254    25.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.226    25.368    
                         clock uncertainty           -0.035    25.333    
    SLICE_X47Y77         FDCE (Recov_fdce_C_CLR)     -0.331    25.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         25.002    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 18.662    

Slack (MET) :             18.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.379ns (21.572%)  route 1.378ns (78.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 25.143 - 20.833 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.369     4.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.379     4.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.378     6.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.254    25.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.226    25.368    
                         clock uncertainty           -0.035    25.333    
    SLICE_X47Y77         FDCE (Recov_fdce_C_CLR)     -0.331    25.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         25.002    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 18.662    

Slack (MET) :             18.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.379ns (21.572%)  route 1.378ns (78.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 25.143 - 20.833 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.369     4.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.379     4.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.378     6.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.254    25.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.226    25.368    
                         clock uncertainty           -0.035    25.333    
    SLICE_X47Y77         FDCE (Recov_fdce_C_CLR)     -0.331    25.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.002    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 18.662    

Slack (MET) :             18.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.590ns (33.036%)  route 1.196ns (66.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 25.139 - 20.833 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.367     4.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X48Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.348     4.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.242     5.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.511     6.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X51Y76         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.250    25.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.226    25.364    
                         clock uncertainty           -0.035    25.329    
    SLICE_X51Y76         FDPE (Recov_fdpe_C_PRE)     -0.292    25.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.037    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                 18.670    

Slack (MET) :             18.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.590ns (33.036%)  route 1.196ns (66.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 25.139 - 20.833 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.367     4.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X48Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.348     4.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.242     5.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.511     6.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X51Y76         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       1.250    25.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.226    25.364    
                         clock uncertainty           -0.035    25.329    
    SLICE_X51Y76         FDPE (Recov_fdpe_C_PRE)     -0.292    25.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.037    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                 18.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.204%)  route 0.210ns (59.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.553     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.210     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X54Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.818     1.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X54Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.251     1.736    
    SLICE_X54Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.204%)  route 0.210ns (59.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.553     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.210     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X54Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.818     1.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X54Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.251     1.736    
    SLICE_X54Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.402%)  route 0.294ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.553     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.294     1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X56Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.820     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.251     1.738    
    SLICE_X56Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.402%)  route 0.294ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.553     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.294     1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X56Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.820     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.251     1.738    
    SLICE_X56Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.402%)  route 0.294ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.553     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.294     1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X56Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.820     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.251     1.738    
    SLICE_X56Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.402%)  route 0.294ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.553     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.294     1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X57Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.820     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.251     1.738    
    SLICE_X57Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.402%)  route 0.294ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.553     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.294     1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X57Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.820     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.251     1.738    
    SLICE_X57Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.402%)  route 0.294ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.553     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.294     1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X57Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.820     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.251     1.738    
    SLICE_X57Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.402%)  route 0.294ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.553     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.294     1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X57Y76         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.820     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.251     1.738    
    SLICE_X57Y76         FDPE (Remov_fdpe_C_PRE)     -0.095     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.919%)  route 0.347ns (71.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.553     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.347     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X57Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=14438, routed)       0.822     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.251     1.740    
    SLICE_X57Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Mmcm40M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack       18.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.983ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/ResetMicrorocHit_reg/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 0.348ns (6.635%)  route 4.897ns (93.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 30.164 - 25.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.527     5.613    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.348     5.961 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.897    10.858    MicrorocChain3/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X15Y56         FDCE                                         f  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ResetMicrorocHit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.280    30.164    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X15Y56         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ResetMicrorocHit_reg/C
                         clock pessimism              0.210    30.373    
                         clock uncertainty           -0.065    30.308    
    SLICE_X15Y56         FDCE (Recov_fdce_C_CLR)     -0.468    29.840    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ResetMicrorocHit_reg
  -------------------------------------------------------------------
                         required time                         29.840    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                 18.983    

Slack (MET) :             19.000ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[3]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.348ns (6.657%)  route 4.879ns (93.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 30.164 - 25.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.527     5.613    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.348     5.961 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.879    10.841    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X13Y57         FDCE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.280    30.164    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X13Y57         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[3]/C
                         clock pessimism              0.210    30.373    
                         clock uncertainty           -0.065    30.308    
    SLICE_X13Y57         FDCE (Recov_fdce_C_CLR)     -0.468    29.840    MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[3]
  -------------------------------------------------------------------
                         required time                         29.840    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                 19.000    

Slack (MET) :             19.000ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.348ns (6.657%)  route 4.879ns (93.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 30.164 - 25.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.527     5.613    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.348     5.961 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.879    10.841    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X13Y57         FDCE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.280    30.164    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X13Y57         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
                         clock pessimism              0.210    30.373    
                         clock uncertainty           -0.065    30.308    
    SLICE_X13Y57         FDCE (Recov_fdce_C_CLR)     -0.468    29.840    MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]
  -------------------------------------------------------------------
                         required time                         29.840    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                 19.000    

Slack (MET) :             19.005ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[3]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.348ns (6.665%)  route 4.874ns (93.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 30.164 - 25.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.527     5.613    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.348     5.961 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.874    10.835    MicrorocChain3/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X15Y55         FDCE                                         f  MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.280    30.164    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X15Y55         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[3]/C
                         clock pessimism              0.210    30.373    
                         clock uncertainty           -0.065    30.308    
    SLICE_X15Y55         FDCE (Recov_fdce_C_CLR)     -0.468    29.840    MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[3]
  -------------------------------------------------------------------
                         required time                         29.840    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 19.005    

Slack (MET) :             19.005ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.348ns (6.665%)  route 4.874ns (93.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 30.164 - 25.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.527     5.613    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.348     5.961 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.874    10.835    MicrorocChain3/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X15Y55         FDCE                                         f  MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.280    30.164    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X15Y55         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
                         clock pessimism              0.210    30.373    
                         clock uncertainty           -0.065    30.308    
    SLICE_X15Y55         FDCE (Recov_fdce_C_CLR)     -0.468    29.840    MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]
  -------------------------------------------------------------------
                         required time                         29.840    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 19.005    

Slack (MET) :             19.163ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]/PRE
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 0.348ns (6.820%)  route 4.755ns (93.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 30.164 - 25.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.527     5.613    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.348     5.961 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.755    10.716    MicrorocChain3/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X15Y54         FDPE                                         f  MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.280    30.164    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X15Y54         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]/C
                         clock pessimism              0.210    30.373    
                         clock uncertainty           -0.065    30.308    
    SLICE_X15Y54         FDPE (Recov_fdpe_C_PRE)     -0.429    29.879    MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         29.879    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                 19.163    

Slack (MET) :             19.273ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]/PRE
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.348ns (6.970%)  route 4.645ns (93.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 30.164 - 25.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.527     5.613    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.348     5.961 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.645    10.606    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X13Y56         FDPE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.280    30.164    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X13Y56         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]/C
                         clock pessimism              0.210    30.373    
                         clock uncertainty           -0.065    30.308    
    SLICE_X13Y56         FDPE (Recov_fdpe_C_PRE)     -0.429    29.879    MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         29.879    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                 19.273    

Slack (MET) :             19.274ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[2]/PRE
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.348ns (6.971%)  route 4.644ns (93.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 30.164 - 25.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.527     5.613    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.348     5.961 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.644    10.606    MicrorocChain3/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X13Y55         FDPE                                         f  MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.280    30.164    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X13Y55         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[2]/C
                         clock pessimism              0.210    30.373    
                         clock uncertainty           -0.065    30.308    
    SLICE_X13Y55         FDPE (Recov_fdpe_C_PRE)     -0.429    29.879    MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[2]
  -------------------------------------------------------------------
                         required time                         29.879    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                 19.274    

Slack (MET) :             19.307ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r2_reg/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.348ns (6.970%)  route 4.645ns (93.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 30.164 - 25.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.527     5.613    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.348     5.961 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.645    10.606    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X12Y56         FDCE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.280    30.164    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X12Y56         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r2_reg/C
                         clock pessimism              0.210    30.373    
                         clock uncertainty           -0.065    30.308    
    SLICE_X12Y56         FDCE (Recov_fdce_C_CLR)     -0.395    29.913    MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r2_reg
  -------------------------------------------------------------------
                         required time                         29.913    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                 19.307    

Slack (MET) :             19.472ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[2]/PRE
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.348ns (7.258%)  route 4.446ns (92.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 30.164 - 25.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.527     5.613    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.348     5.961 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.446    10.408    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X9Y57          FDPE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        1.280    30.164    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X9Y57          FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[2]/C
                         clock pessimism              0.210    30.373    
                         clock uncertainty           -0.065    30.308    
    SLICE_X9Y57          FDPE (Recov_fdpe_C_PRE)     -0.429    29.879    MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[2]
  -------------------------------------------------------------------
                         required time                         29.879    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                 19.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[2]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.863%)  route 0.134ns (51.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.636     1.903    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.128     2.031 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.134     2.165    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0
    SLICE_X23Y35         FDCE                                         f  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.911     2.456    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X23Y35         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[2]/C
                         clock pessimism             -0.538     1.918    
    SLICE_X23Y35         FDCE (Remov_fdce_C_CLR)     -0.146     1.772    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[8]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.601%)  route 0.195ns (60.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.636     1.903    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.128     2.031 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.195     2.226    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0
    SLICE_X23Y36         FDCE                                         f  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.911     2.456    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X23Y36         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[8]/C
                         clock pessimism             -0.538     1.918    
    SLICE_X23Y36         FDCE (Remov_fdce_C_CLR)     -0.146     1.772    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/InternalData_en_reg/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.746%)  route 0.263ns (67.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.636     1.903    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.128     2.031 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.263     2.294    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0
    SLICE_X25Y37         FDCE                                         f  MicrorocChain1/MicrorocDaq/SlaveDaqControl/InternalData_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.911     2.456    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X25Y37         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/InternalData_en_reg/C
                         clock pessimism             -0.516     1.940    
    SLICE_X25Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.794    MicrorocChain1/MicrorocDaq/SlaveDaqControl/InternalData_en_reg
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[10]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.436%)  route 0.267ns (67.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.636     1.903    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.128     2.031 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.267     2.297    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0
    SLICE_X24Y37         FDCE                                         f  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.911     2.456    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X24Y37         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[10]/C
                         clock pessimism             -0.516     1.940    
    SLICE_X24Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.794    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[14]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.436%)  route 0.267ns (67.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.636     1.903    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.128     2.031 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.267     2.297    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0
    SLICE_X24Y37         FDCE                                         f  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.911     2.456    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X24Y37         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[14]/C
                         clock pessimism             -0.516     1.940    
    SLICE_X24Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.794    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.536%)  route 0.265ns (67.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.636     1.903    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.128     2.031 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.265     2.296    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0
    SLICE_X23Y37         FDCE                                         f  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.912     2.457    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X23Y37         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]/C
                         clock pessimism             -0.538     1.919    
    SLICE_X23Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.773    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[21]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.462%)  route 0.322ns (71.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.636     1.903    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.128     2.031 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.322     2.352    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0
    SLICE_X25Y38         FDCE                                         f  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.913     2.458    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X25Y38         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[21]/C
                         clock pessimism             -0.516     1.942    
    SLICE_X25Y38         FDCE (Remov_fdce_C_CLR)     -0.146     1.796    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[5]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.462%)  route 0.322ns (71.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.636     1.903    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.128     2.031 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.322     2.352    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0
    SLICE_X25Y38         FDCE                                         f  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.913     2.458    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X25Y38         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[5]/C
                         clock pessimism             -0.516     1.942    
    SLICE_X25Y38         FDCE (Remov_fdce_C_CLR)     -0.146     1.796    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[11]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.128ns (28.228%)  route 0.325ns (71.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.636     1.903    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.128     2.031 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.325     2.356    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0
    SLICE_X24Y38         FDCE                                         f  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.913     2.458    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X24Y38         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[11]/C
                         clock pessimism             -0.516     1.942    
    SLICE_X24Y38         FDCE (Remov_fdce_C_CLR)     -0.146     1.796    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[0]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.128ns (25.307%)  route 0.378ns (74.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.636     1.903    Command/ResetMicrorocAcq/Clk
    SLICE_X23Y34         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.128     2.031 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.378     2.408    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]_0
    SLICE_X26Y37         FDCE                                         f  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9518, routed)        0.911     2.456    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X26Y37         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[0]/C
                         clock pessimism             -0.516     1.940    
    SLICE_X26Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.794    MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.694ns (20.721%)  route 2.655ns (79.279%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 35.710 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.379     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.105     4.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.914     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.105     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     5.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.105     5.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.695     6.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.262    35.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.299    36.009    
                         clock uncertainty           -0.035    35.974    
    SLICE_X32Y79         FDCE (Recov_fdce_C_CLR)     -0.331    35.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.643    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                 29.234    

Slack (MET) :             29.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.694ns (20.721%)  route 2.655ns (79.279%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 35.710 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.379     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.105     4.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.914     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.105     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     5.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.105     5.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.695     6.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.262    35.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.299    36.009    
                         clock uncertainty           -0.035    35.974    
    SLICE_X32Y79         FDCE (Recov_fdce_C_CLR)     -0.331    35.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.643    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                 29.234    

Slack (MET) :             29.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.694ns (20.721%)  route 2.655ns (79.279%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 35.710 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.379     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.105     4.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.914     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.105     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     5.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.105     5.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.695     6.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.262    35.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.299    36.009    
                         clock uncertainty           -0.035    35.974    
    SLICE_X32Y79         FDCE (Recov_fdce_C_CLR)     -0.331    35.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.643    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                 29.234    

Slack (MET) :             29.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.694ns (20.721%)  route 2.655ns (79.279%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 35.710 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.379     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.105     4.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.914     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.105     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     5.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.105     5.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.695     6.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.262    35.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.299    36.009    
                         clock uncertainty           -0.035    35.974    
    SLICE_X32Y79         FDCE (Recov_fdce_C_CLR)     -0.331    35.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.643    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                 29.234    

Slack (MET) :             29.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.694ns (21.417%)  route 2.546ns (78.583%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 35.711 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.379     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.105     4.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.914     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.105     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     5.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.105     5.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.586     6.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.263    35.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.299    36.010    
                         clock uncertainty           -0.035    35.975    
    SLICE_X32Y80         FDCE (Recov_fdce_C_CLR)     -0.331    35.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.644    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 29.344    

Slack (MET) :             29.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.694ns (21.417%)  route 2.546ns (78.583%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 35.711 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.379     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.105     4.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.914     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.105     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     5.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.105     5.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.586     6.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.263    35.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.299    36.010    
                         clock uncertainty           -0.035    35.975    
    SLICE_X32Y80         FDCE (Recov_fdce_C_CLR)     -0.331    35.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.644    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 29.344    

Slack (MET) :             29.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.694ns (21.417%)  route 2.546ns (78.583%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 35.711 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.379     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.105     4.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.914     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.105     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     5.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.105     5.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.586     6.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.263    35.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.299    36.010    
                         clock uncertainty           -0.035    35.975    
    SLICE_X32Y80         FDCE (Recov_fdce_C_CLR)     -0.331    35.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.644    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 29.344    

Slack (MET) :             29.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.694ns (21.417%)  route 2.546ns (78.583%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 35.711 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.379     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.105     4.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.914     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.105     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     5.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.105     5.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.586     6.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.263    35.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.299    36.010    
                         clock uncertainty           -0.035    35.975    
    SLICE_X32Y80         FDCE (Recov_fdce_C_CLR)     -0.331    35.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.644    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 29.344    

Slack (MET) :             29.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.694ns (21.417%)  route 2.546ns (78.583%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 35.711 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.379     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.105     4.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.914     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.105     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     5.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.105     5.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.586     6.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.263    35.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.299    36.010    
                         clock uncertainty           -0.035    35.975    
    SLICE_X32Y80         FDCE (Recov_fdce_C_CLR)     -0.331    35.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.644    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 29.344    

Slack (MET) :             29.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.694ns (21.417%)  route 2.546ns (78.583%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 35.711 - 33.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.378     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.379     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.105     4.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.914     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y81         LUT4 (Prop_lut4_I3_O)        0.105     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     5.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.105     5.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.586     6.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.263    35.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.299    36.010    
                         clock uncertainty           -0.035    35.975    
    SLICE_X32Y80         FDCE (Recov_fdce_C_CLR)     -0.331    35.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.644    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 29.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.544%)  route 0.113ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.829     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.380     1.353    
    SLICE_X41Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.544%)  route 0.113ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.829     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.380     1.353    
    SLICE_X41Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.544%)  route 0.113ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.829     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.380     1.353    
    SLICE_X41Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.544%)  route 0.113ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.829     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.380     1.353    
    SLICE_X41Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.544%)  route 0.113ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.829     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.380     1.353    
    SLICE_X41Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.544%)  route 0.113ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.829     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.380     1.353    
    SLICE_X41Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.544%)  route 0.113ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y81         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.829     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.380     1.353    
    SLICE_X41Y81         FDPE (Remov_fdpe_C_PRE)     -0.095     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.130     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X47Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.379     1.351    
    SLICE_X47Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.130     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X47Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.379     1.351    
    SLICE_X47Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.130     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X47Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.826     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.379     1.351    
    SLICE_X47Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.349    





