--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 16.630 ns
From           : dv_pulse_fibre
To             : dv_rx:dv_rx_inst|dv_dat_temp
From Clock     : --
To Clock       : inclk14
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 9.399 ns
From           : id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter|count[7]
To             : card_id
From Clock     : inclk14
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.687 ns
From           : fibre_rx_data[4]
To             : mictor_o[5]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.247 ns
From           : altera_internal_jtag
To             : sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Worst-case Minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 1.053 ns
From           : cc_pll:pll0|altpll:altpll_component|_extclk2
To             : lvds_clk
From Clock     : inclk14
To Clock       : --
Failed Paths   : 0

Type           : Worst-case Minimum tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.404 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.439 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 52.30 MHz ( period = 19.122 ns )
From           : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_eq41:auto_generated|ram_block1a0~portb_address_reg10
To             : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_vm01:auto_generated|ram_block1a8~porta_datain_reg2
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 4.239 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 173.58 MHz ( period = 5.761 ns )
From           : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_808:cntr1|safe_q[0]
To             : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_lpr:dpram4|altsyncram_9lc1:altsyncram14|ram_block15a8~porta_datain_reg0
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : 7.652 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 212.95 MHz ( period = 4.696 ns )
From           : sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]
To             : sld_hub:sld_hub_inst|hub_tdo~698
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 8.558 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : sync_gen:sync_gen0|sync_gen_core:sgc|current_state.send_bit0
To             : frame_timing:frame_timing_slave|frame_timing_core:ftc|sync_temp
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'fibre_rx_clkr'
Slack          : 16.562 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 290.87 MHz ( period = 3.438 ns )
From           : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_cc51:auto_generated|dpram_apm:fiforam|altsyncram_cha1:altsyncram3|ram_block4a7~porta_datain_reg0
To             : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_cc51:auto_generated|dpram_apm:fiforam|altsyncram_cha1:altsyncram3|ram_block4a7~porta_memory_reg0
From Clock     : fibre_rx_clkr
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 19.225 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_39a1:auto_generated|alt_sync_fifo_jkm:sync_fifo|dffe7a[7]
To             : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_39a1:auto_generated|alt_sync_fifo_jkm:sync_fifo|dffe8a[7]
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Clock Hold: 'cc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.445 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : config_fpga:config_fpga_inst|current_out_state.config_app
To             : config_fpga:config_fpga_inst|current_out_state.config_app
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'altera_internal_jtag~TCKUTAP'
Slack          : 0.538 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]
To             : sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'fibre_rx_clkr'
Slack          : 0.541 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_cc51:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe10|dffe11a[6]
To             : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_cc51:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe10|dffe12a[6]
From Clock     : fibre_rx_clkr
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Hold: 'cc_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 0.547 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_808:cntr1|safe_q[0]
To             : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|dffe7a[0]
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Hold: 'cc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 0.661 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_39a1:auto_generated|alt_sync_fifo_jkm:sync_fifo|dffe7a[8]
To             : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_39a1:auto_generated|alt_sync_fifo_jkm:sync_fifo|dffe8a[8]
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Clock Hold: 'cc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 11.332 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : sync_gen:sync_gen0|sync_gen_core:sgc|current_state.send_bit0
To             : frame_timing:frame_timing_slave|frame_timing_core:ftc|sync_temp
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

