# Report <br/>


# Table Of Content <br/>
* [Test Bench](https://github.com/Mahima-Goyen/Ring_VCO#Test-Bench)<br/>
* [Result](https://github.com/Mahima-Goyen/Ring_VCO#Result)<br/>
* [Points to be fixed in Verilog Code](https://github.com/Mahima-Goyen/Ring_VCO#Points-to-be-fixed-in-Verilog-Code)<br/>

# Test Bench <br/>

![image](https://github.com/vyomasystems-lab/challenges-MahimaGoyen/blob/master/level1_design1/l1d1t.PNG)<br/>
*Figure 1 - Test Bench Code*<br/>

# Result <br/>

![image](https://github.com/vyomasystems-lab/challenges-MahimaGoyen/blob/master/level1_design1/l1d1r1.PNG)<br/>
*Figure 2 - Result*<br/>

# Points to be fixed in Verilog Code <br/>
A conventional VCO has diff
