// Seed: 703386857
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2
);
  logic id_3;
  logic id_4;
endmodule
