{
  "name": "ostd::arch::iommu::fault::FaultEventRegisters::new",
  "span": "ostd/src/arch/x86/iommu/fault.rs:42:5: 42:60",
  "mir": "fn ostd::arch::iommu::fault::FaultEventRegisters::new(_1: core::ptr::NonNull<u8>) -> arch::iommu::fault::FaultEventRegisters {\n    let mut _0: arch::iommu::fault::FaultEventRegisters;\n    let  _2: volatile::VolatileRef<'_, u64, volatile::access::ReadOnly>;\n    let  _3: volatile::VolatileRef<'_, u32>;\n    let mut _4: volatile::VolatileRef<'_, u32>;\n    let mut _5: volatile::VolatileRef<'_, u32>;\n    let mut _6: volatile::VolatileRef<'_, u32>;\n    let  _7: volatile::VolatileRef<'_, u32>;\n    let mut _8: (volatile::VolatileRef<'_, u64, volatile::access::ReadOnly>, volatile::VolatileRef<'_, u32>, volatile::VolatileRef<'_, u32>, volatile::VolatileRef<'_, u32>, volatile::VolatileRef<'_, u32>, volatile::VolatileRef<'_, u32>);\n    let mut _9: volatile::VolatileRef<'_, u64, volatile::access::ReadOnly>;\n    let mut _10: core::ptr::NonNull<u64>;\n    let mut _11: core::ptr::NonNull<u8>;\n    let mut _12: volatile::VolatileRef<'_, u32>;\n    let mut _13: core::ptr::NonNull<u32>;\n    let mut _14: core::ptr::NonNull<u8>;\n    let mut _15: volatile::VolatileRef<'_, u32>;\n    let mut _16: core::ptr::NonNull<u32>;\n    let mut _17: core::ptr::NonNull<u8>;\n    let mut _18: volatile::VolatileRef<'_, u32>;\n    let mut _19: core::ptr::NonNull<u32>;\n    let mut _20: core::ptr::NonNull<u8>;\n    let mut _21: volatile::VolatileRef<'_, u32>;\n    let mut _22: core::ptr::NonNull<u32>;\n    let mut _23: core::ptr::NonNull<u8>;\n    let mut _24: volatile::VolatileRef<'_, u32>;\n    let mut _25: core::ptr::NonNull<u32>;\n    let mut _26: core::ptr::NonNull<u8>;\n    let  _27: arch::iommu::registers::capability::Capability;\n    let mut _28: u64;\n    let mut _29: volatile::VolatilePtr<'_, u64, volatile::access::ReadOnly>;\n    let mut _30: &volatile::VolatileRef<'_, u64, volatile::access::ReadOnly>;\n    let  _31: usize;\n    let mut _32: usize;\n    let mut _33: u64;\n    let mut _34: &arch::iommu::registers::capability::Capability;\n    let mut _35: (usize, bool);\n    let  _36: usize;\n    let mut _37: usize;\n    let mut _38: u64;\n    let mut _39: &arch::iommu::registers::capability::Capability;\n    let mut _40: (usize, bool);\n    let mut _41: alloc::vec::Vec<volatile::VolatileRef<'_, u128>>;\n    let mut _42: core::ops::Range<usize>;\n    let mut _43: core::ops::Range<usize>;\n    let mut _44: core::ops::Range<usize>;\n    let  _45: ();\n    let mut _46: core::option::Option<usize>;\n    let mut _47: &mut core::ops::Range<usize>;\n    let mut _48: isize;\n    let  _49: usize;\n    let mut _50: &mut alloc::vec::Vec<volatile::VolatileRef<'_, u128>>;\n    let mut _51: volatile::VolatileRef<'_, u128>;\n    let mut _52: core::ptr::NonNull<u128>;\n    let mut _53: core::ptr::NonNull<u8>;\n    let mut _54: core::ptr::NonNull<u8>;\n    let mut _55: usize;\n    let mut _56: (usize, bool);\n    let mut _57: irq::top_half::IrqLine;\n    let mut _58: core::result::Result<irq::top_half::IrqLine, error::Error>;\n    let  _59: ();\n    let mut _60: &mut irq::top_half::IrqLine;\n    let  _61: ();\n    let mut _62: volatile::VolatilePtr<'_, u32>;\n    let mut _63: &mut volatile::VolatileRef<'_, u32>;\n    let mut _64: u32;\n    let mut _65: u8;\n    let mut _66: &irq::top_half::IrqLine;\n    let  _67: ();\n    let mut _68: volatile::VolatilePtr<'_, u32>;\n    let mut _69: &mut volatile::VolatileRef<'_, u32>;\n    let  _70: ();\n    let mut _71: volatile::VolatilePtr<'_, u32>;\n    let mut _72: &mut volatile::VolatileRef<'_, u32>;\n    let mut _73: volatile::VolatileRef<'_, u32>;\n    let mut _74: volatile::VolatileRef<'_, u32>;\n    let mut _75: volatile::VolatileRef<'_, u32>;\n    let mut _76: alloc::vec::Vec<volatile::VolatileRef<'_, u128>>;\n    let mut _77: irq::top_half::IrqLine;\n    debug base_register_vaddr => _1;\n    debug capability => _2;\n    debug status => _3;\n    debug control => _4;\n    debug data => _5;\n    debug address => _6;\n    debug upper_address => _7;\n    debug base => _1;\n    debug capability_val => _27;\n    debug length => _31;\n    debug offset => _36;\n    debug recordings => _41;\n    debug iter => _44;\n    debug i => _49;\n    debug fault_irq => _57;\n    bb0: {\n        StorageLive(_8);\n        StorageLive(_9);\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = core::ptr::NonNull::<u8>::add(_1, 8_usize) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _10 = core::ptr::NonNull::<u8>::cast::<u64>(move _11) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_11);\n        _9 = volatile::VolatileRef::<'_, u64>::new_read_only(move _10) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_10);\n        StorageLive(_12);\n        StorageLive(_13);\n        StorageLive(_14);\n        _14 = core::ptr::NonNull::<u8>::add(_1, 52_usize) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _13 = core::ptr::NonNull::<u8>::cast::<u32>(move _14) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_14);\n        _12 = volatile::VolatileRef::<'_, u32>::new(move _13) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_13);\n        StorageLive(_15);\n        StorageLive(_16);\n        StorageLive(_17);\n        _17 = core::ptr::NonNull::<u8>::add(_1, 56_usize) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        _16 = core::ptr::NonNull::<u8>::cast::<u32>(move _17) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_17);\n        _15 = volatile::VolatileRef::<'_, u32>::new(move _16) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_16);\n        StorageLive(_18);\n        StorageLive(_19);\n        StorageLive(_20);\n        _20 = core::ptr::NonNull::<u8>::add(_1, 60_usize) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        _19 = core::ptr::NonNull::<u8>::cast::<u32>(move _20) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_20);\n        _18 = volatile::VolatileRef::<'_, u32>::new(move _19) -> [return: bb12, unwind unreachable];\n    }\n    bb12: {\n        StorageDead(_19);\n        StorageLive(_21);\n        StorageLive(_22);\n        StorageLive(_23);\n        _23 = core::ptr::NonNull::<u8>::add(_1, 64_usize) -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        _22 = core::ptr::NonNull::<u8>::cast::<u32>(move _23) -> [return: bb14, unwind unreachable];\n    }\n    bb14: {\n        StorageDead(_23);\n        _21 = volatile::VolatileRef::<'_, u32>::new(move _22) -> [return: bb15, unwind unreachable];\n    }\n    bb15: {\n        StorageDead(_22);\n        StorageLive(_24);\n        StorageLive(_25);\n        StorageLive(_26);\n        _26 = core::ptr::NonNull::<u8>::add(_1, 68_usize) -> [return: bb16, unwind unreachable];\n    }\n    bb16: {\n        _25 = core::ptr::NonNull::<u8>::cast::<u32>(move _26) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        StorageDead(_26);\n        _24 = volatile::VolatileRef::<'_, u32>::new(move _25) -> [return: bb18, unwind unreachable];\n    }\n    bb18: {\n        StorageDead(_25);\n        _8 = (move _9, move _12, move _15, move _18, move _21, move _24);\n        StorageDead(_24);\n        StorageDead(_21);\n        StorageDead(_18);\n        StorageDead(_15);\n        StorageDead(_12);\n        StorageDead(_9);\n        StorageLive(_2);\n        _2 = (_8.0: volatile::VolatileRef<'_, u64, volatile::access::ReadOnly>);\n        _3 = move (_8.1: volatile::VolatileRef<'_, u32>);\n        StorageLive(_4);\n        _4 = move (_8.2: volatile::VolatileRef<'_, u32>);\n        StorageLive(_5);\n        _5 = move (_8.3: volatile::VolatileRef<'_, u32>);\n        StorageLive(_6);\n        _6 = move (_8.4: volatile::VolatileRef<'_, u32>);\n        _7 = move (_8.5: volatile::VolatileRef<'_, u32>);\n        StorageDead(_8);\n        StorageLive(_27);\n        StorageLive(_28);\n        StorageLive(_29);\n        StorageLive(_30);\n        _30 = &_2;\n        _29 = volatile::VolatileRef::<'_, u64, volatile::access::ReadOnly>::as_ptr(move _30) -> [return: bb19, unwind unreachable];\n    }\n    bb19: {\n        StorageDead(_30);\n        _28 = volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'_, u64, volatile::access::ReadOnly>>::read(move _29) -> [return: bb20, unwind unreachable];\n    }\n    bb20: {\n        StorageDead(_29);\n        _27 = arch::iommu::registers::capability::Capability::new(move _28) -> [return: bb21, unwind unreachable];\n    }\n    bb21: {\n        StorageDead(_28);\n        StorageLive(_32);\n        StorageLive(_33);\n        StorageLive(_34);\n        _34 = &_27;\n        _33 = arch::iommu::registers::capability::Capability::fault_recording_number(move _34) -> [return: bb22, unwind unreachable];\n    }\n    bb22: {\n        StorageDead(_34);\n        _32 = move _33 as usize;\n        StorageDead(_33);\n        _35 = CheckedAdd(_32, 1_usize);\n        assert(!move (_35.1: bool), \"attempt to compute `{} + {}`, which would overflow\", move _32, 1_usize) -> [success: bb23, unwind unreachable];\n    }\n    bb23: {\n        _31 = move (_35.0: usize);\n        StorageDead(_32);\n        StorageLive(_37);\n        StorageLive(_38);\n        StorageLive(_39);\n        _39 = &_27;\n        _38 = arch::iommu::registers::capability::Capability::fault_recording_register_offset(move _39) -> [return: bb24, unwind unreachable];\n    }\n    bb24: {\n        StorageDead(_39);\n        _37 = move _38 as usize;\n        StorageDead(_38);\n        _40 = CheckedMul(_37, 16_usize);\n        assert(!move (_40.1: bool), \"attempt to compute `{} * {}`, which would overflow\", move _37, 16_usize) -> [success: bb25, unwind unreachable];\n    }\n    bb25: {\n        _36 = move (_40.0: usize);\n        StorageDead(_37);\n        StorageLive(_41);\n        _41 = alloc::vec::Vec::<volatile::VolatileRef<'_, u128>>::with_capacity(_31) -> [return: bb26, unwind unreachable];\n    }\n    bb26: {\n        StorageLive(_42);\n        StorageLive(_43);\n        _43 = Range(0_usize, _31);\n        _42 = <core::ops::Range<usize> as core::iter::IntoIterator>::into_iter(move _43) -> [return: bb27, unwind unreachable];\n    }\n    bb27: {\n        StorageDead(_43);\n        StorageLive(_44);\n        _44 = move _42;\n        goto -> bb28;\n    }\n    bb28: {\n        StorageLive(_46);\n        _47 = &mut _44;\n        _46 = <core::ops::Range<usize> as core::iter::Iterator>::next(_47) -> [return: bb29, unwind unreachable];\n    }\n    bb29: {\n        _48 = discriminant(_46);\n        switchInt(move _48) -> [0: bb32, 1: bb31, otherwise: bb30];\n    }\n    bb30: {\n        unreachable;\n    }\n    bb31: {\n        _49 = ((_46 as variant#1).0: usize);\n        StorageLive(_50);\n        _50 = &mut _41;\n        StorageLive(_51);\n        StorageLive(_52);\n        StorageLive(_53);\n        StorageLive(_54);\n        _54 = core::ptr::NonNull::<u8>::add(_1, _36) -> [return: bb33, unwind unreachable];\n    }\n    bb32: {\n        StorageDead(_46);\n        StorageDead(_44);\n        StorageDead(_42);\n        StorageLive(_57);\n        StorageLive(_58);\n        _58 = irq::top_half::IrqLine::alloc() -> [return: bb39, unwind unreachable];\n    }\n    bb33: {\n        StorageLive(_55);\n        _56 = CheckedMul(_49, 16_usize);\n        assert(!move (_56.1: bool), \"attempt to compute `{} * {}`, which would overflow\", _49, 16_usize) -> [success: bb34, unwind unreachable];\n    }\n    bb34: {\n        _55 = move (_56.0: usize);\n        _53 = core::ptr::NonNull::<u8>::add(move _54, move _55) -> [return: bb35, unwind unreachable];\n    }\n    bb35: {\n        StorageDead(_55);\n        StorageDead(_54);\n        _52 = core::ptr::NonNull::<u8>::cast::<u128>(move _53) -> [return: bb36, unwind unreachable];\n    }\n    bb36: {\n        StorageDead(_53);\n        _51 = volatile::VolatileRef::<'_, u128>::new(move _52) -> [return: bb37, unwind unreachable];\n    }\n    bb37: {\n        StorageDead(_52);\n        _45 = alloc::vec::Vec::<volatile::VolatileRef<'_, u128>>::push(move _50, move _51) -> [return: bb38, unwind unreachable];\n    }\n    bb38: {\n        StorageDead(_51);\n        StorageDead(_50);\n        StorageDead(_46);\n        goto -> bb28;\n    }\n    bb39: {\n        _57 = core::result::Result::<irq::top_half::IrqLine, error::Error>::unwrap(move _58) -> [return: bb40, unwind unreachable];\n    }\n    bb40: {\n        StorageDead(_58);\n        StorageLive(_60);\n        _60 = &mut _57;\n        _59 = irq::top_half::IrqLine::on_active::<for<'a> fn(&'a arch::trap::TrapFrame) {arch::iommu::fault::iommu_fault_handler}>(move _60, arch::iommu::fault::iommu_fault_handler) -> [return: bb41, unwind unreachable];\n    }\n    bb41: {\n        StorageDead(_60);\n        StorageLive(_62);\n        StorageLive(_63);\n        _63 = &mut _5;\n        _62 = volatile::VolatileRef::<'_, u32>::as_mut_ptr(move _63) -> [return: bb42, unwind unreachable];\n    }\n    bb42: {\n        StorageDead(_63);\n        StorageLive(_64);\n        StorageLive(_65);\n        StorageLive(_66);\n        _66 = &_57;\n        _65 = irq::top_half::IrqLine::num(move _66) -> [return: bb43, unwind unreachable];\n    }\n    bb43: {\n        StorageDead(_66);\n        _64 = move _65 as u32;\n        StorageDead(_65);\n        _61 = volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'_, u32>>::write(move _62, move _64) -> [return: bb44, unwind unreachable];\n    }\n    bb44: {\n        StorageDead(_64);\n        StorageDead(_62);\n        StorageLive(_68);\n        StorageLive(_69);\n        _69 = &mut _6;\n        _68 = volatile::VolatileRef::<'_, u32>::as_mut_ptr(move _69) -> [return: bb45, unwind unreachable];\n    }\n    bb45: {\n        StorageDead(_69);\n        _67 = volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'_, u32>>::write(move _68, 4276092928_u32) -> [return: bb46, unwind unreachable];\n    }\n    bb46: {\n        StorageDead(_68);\n        StorageLive(_71);\n        StorageLive(_72);\n        _72 = &mut _4;\n        _71 = volatile::VolatileRef::<'_, u32>::as_mut_ptr(move _72) -> [return: bb47, unwind unreachable];\n    }\n    bb47: {\n        StorageDead(_72);\n        _70 = volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'_, u32>>::write(move _71, 0_u32) -> [return: bb48, unwind unreachable];\n    }\n    bb48: {\n        StorageDead(_71);\n        StorageLive(_73);\n        _73 = move _4;\n        StorageLive(_74);\n        _74 = move _5;\n        StorageLive(_75);\n        _75 = move _6;\n        StorageLive(_76);\n        _76 = move _41;\n        StorageLive(_77);\n        _77 = move _57;\n        _0 = FaultEventRegisters(_3, move _73, move _74, move _75, _7, move _76, move _77);\n        StorageDead(_77);\n        StorageDead(_76);\n        StorageDead(_75);\n        StorageDead(_74);\n        StorageDead(_73);\n        StorageDead(_57);\n        StorageDead(_41);\n        StorageDead(_27);\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageDead(_4);\n        StorageDead(_2);\n        return;\n    }\n}\n"
}