// Seed: 1310909979
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  assign module_1.id_3 = 0;
  inout wire id_2;
  inout wire id_1;
  logic [1 : 1 'b0] id_5;
  ;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout logic [7:0] id_4;
  output supply0 id_3;
  inout supply0 id_2;
  inout wire id_1;
  assign id_2 = {!id_2 == 1, id_2};
  assign id_4[1] = id_4 == id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_1
  );
  assign id_3 = -1;
  id_6 :
  assert property (@(posedge ~id_4 == -1) id_1)
  else $clog2(35);
  ;
  assign id_6 = module_1 == -1;
endmodule
