0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/ALU.v,1503382503,verilog,,,,ALU,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/MUX2TO1.v,1503382104,verilog,,,,MUX2TO1,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/PC.v,1503384257,verilog,,,,PC,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/RegFile.v,1503381225,verilog,,,,REGFILE,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/testbench.v,1503384257,verilog,,,,testbench,,,,,,,,
