# DSP48A1 â€“ Spartan-6 FPGA Design

## ðŸ“Œ Project Overview

This project implements the **DSP48A1 slice** from the Spartan-6 FPGA family.
The work includes writing the RTL design, creating a testbench, running simulations in QuestaSim, and synthesizing the design using Vivado.

---

## ðŸ›  Tools Used

* **Verilog (RTL & Testbench)**
* **QuestaSim** (simulation)
* **Xilinx Vivado** (elaboration, synthesis, implementation)

---

## ðŸ“‚ Project Contents

1. **RTL code** â€“ Verilog source for DSP48A1 slice
2. **Testbench code** â€“ Verilog testbench for verification
3. **Schematic snippets** â€“ Captured results from vivado
4. **Waveform snippets** â€“ Captured results from simulation
5. **Constraint file** â€“ Defines 100 MHz clock

---

## ðŸš€ How to Run

### Simulation

1. Open **QuestaSim**.
2. Run the provided Testbench
3. Check the waveforms and verify results.

### Vivado

1. Open **Vivado**.
2. Add RTL and constraint files.
3. Run elaboration, synthesis, and implementation.
4. Review messages, utilization, timing, and device reports.

---

## ðŸ“– Reference

* [Xilinx Spartan-6 DSP48A1 Slice User Guide (UG389)](https://www.xilinx.com/support/documentation/user_guides/ug389.pdf)
