-rtt_value 10000
-Interconnect projection - "conservative"
-duty_cycle 1.0 
-NUCAdeviate (delay, dynamic power, leakage power, cycle time, area) 10:10000:10000:10000:10000
-num_ca 25 
-Force cache config - "false"
-io state "WRITE"
-single ended read ports 0
-associativity 1
-Ndbl 1
-Cache level (L2/L3) - "L3"
-Wire signaling (fullswing, lowswing, default) - "Global_30"
-activity_ca 0.5 
-Bitline floating - "false"
-NUCA bank count 0
-Add ECC - "true"
-Cache model (NUCA, UCA)  - "UCA"
-num_clk  2 
-num_dq 72 
-second metric "Bandwidth"
-mirror_in_bob "F"
-third metric "Energy"
-Interconnect Power Gating - "false"
-Tag array peripheral type - "itrs-hp"
-exclusive read port 1
-Data array cell type - "itrs-hp"
-DIMM model "ALL"
-tag size (b) "default"
-design objective (weight delay, dynamic power, leakage power, cycle time, area) 0:100:1000:0:100
-burst length 8
-Data array peripheral type - "itrs-hp"
-CL Power Gating - "false"
-mem_density 4 Gb 
-Core count 8
-output/input bus width 64.0
-activity_dq 1.0 
-Optimize ED or ED^2 (ED, ED^2, NONE): "ED"
-dram_type "DDR3"
-NUCAdesign objective (weight delay, dynamic power, leakage power, cycle time, area) 0:100:1000:0:100
-Print level (DETAILED, CONCISE) - "CONCISE"
-bus_freq 800 MHz 
-cache type "ram"
-num_mem_dq 2 
-capacity 80
-read-write port 0
-Print input parameters - "true"
-size (bytes) 0.0
-addr_timing 1.0 
-Wire inside mat - "semi-global"
-num_bobs 1
-UCA bank count 1
-num_dqs 18 
-Ndwl 1
-Array Power Gating - "false"
-WL Power Gating - "false"
-Ndsam2 0
-Ndsam1 0
-Nspd 0
-Wire outside mat - "semi-global"
-exclusive write port 1
-page size (bits) 8192
-ron_value 34
-operating temperature (K) 360
-internal prefetch width 8
-access mode (normal, sequential, fast) - "normal"
-Power Gating Performance Loss 0.01
-deviate (delay, dynamic power, leakage power, cycle time, area) 20:100000:100000:100000:100000
-num_channels_per_bob 1
-block size (bytes) 8.0
-Ndcm 1
-Tag array cell type - "itrs-hp"
-first metric "Cost"
-technology (u) 0.045
-mem_data_width 8 
