Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/Third Year/COA Lab/COA Final Shit/RISC_Customized_ALU_Submission/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/Third Year/COA Lab/COA Final Shit/RISC_Customized_ALU_Submission/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a_in' [D:/Third Year/COA Lab/COA Final Shit/RISC_Customized_ALU_Submission/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a_in' [D:/Third Year/COA Lab/COA Final Shit/RISC_Customized_ALU_Submission/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/COA Final Shit/RISC_Customized_ALU_Submission/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/COA Final Shit/RISC_Customized_ALU_Submission/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/COA Final Shit/RISC_Customized_ALU_Submission/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/COA Final Shit/RISC_Customized_ALU_Submission/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/COA Final Shit/RISC_Customized_ALU_Submission/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.ALU_Adder_default
Compiling module xil_defaultlib.Twos_Complement_default
Compiling module xil_defaultlib.ALU_Subtractor
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
