

================================================================
== Vitis HLS Report for 'omp_reconstruction_Pipeline_load_A_col'
================================================================
* Date:           Sun Nov 23 17:35:07 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        OMP_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  22.00 ns|  16.060 ns|     5.94 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  2.882 us|  2.882 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_A_col  |      129|      129|         3|          1|          1|   128|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i_1"   --->   Operation 7 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln208_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln208"   --->   Operation 8 'read' 'sext_ln208_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln208_cast = sext i62 %sext_ln208_read"   --->   Operation 9 'sext' 'sext_ln208_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_23, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [src_omp.cpp:209]   --->   Operation 13 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%icmp_ln209 = icmp_eq  i8 %j_1, i8 128" [src_omp.cpp:209]   --->   Operation 14 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln209 = add i8 %j_1, i8 1" [src_omp.cpp:209]   --->   Operation 15 'add' 'add_ln209' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %for.inc18.split, void %for.inc25.exitStub" [src_omp.cpp:209]   --->   Operation 16 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.74ns)   --->   "%switch_ln211 = switch i6 %i_1_read, void %arrayidx1710.case.47, i6 0, void %arrayidx1710.case.0, i6 1, void %arrayidx1710.case.1, i6 2, void %arrayidx1710.case.2, i6 3, void %arrayidx1710.case.3, i6 4, void %arrayidx1710.case.4, i6 5, void %arrayidx1710.case.5, i6 6, void %arrayidx1710.case.6, i6 7, void %arrayidx1710.case.7, i6 8, void %arrayidx1710.case.8, i6 9, void %arrayidx1710.case.9, i6 10, void %arrayidx1710.case.10, i6 11, void %arrayidx1710.case.11, i6 12, void %arrayidx1710.case.12, i6 13, void %arrayidx1710.case.13, i6 14, void %arrayidx1710.case.14, i6 15, void %arrayidx1710.case.15, i6 16, void %arrayidx1710.case.16, i6 17, void %arrayidx1710.case.17, i6 18, void %arrayidx1710.case.18, i6 19, void %arrayidx1710.case.19, i6 20, void %arrayidx1710.case.20, i6 21, void %arrayidx1710.case.21, i6 22, void %arrayidx1710.case.22, i6 23, void %arrayidx1710.case.23, i6 24, void %arrayidx1710.case.24, i6 25, void %arrayidx1710.case.25, i6 26, void %arrayidx1710.case.26, i6 27, void %arrayidx1710.case.27, i6 28, void %arrayidx1710.case.28, i6 29, void %arrayidx1710.case.29, i6 30, void %arrayidx1710.case.30, i6 31, void %arrayidx1710.case.31, i6 32, void %arrayidx1710.case.32, i6 33, void %arrayidx1710.case.33, i6 34, void %arrayidx1710.case.34, i6 35, void %arrayidx1710.case.35, i6 36, void %arrayidx1710.case.36, i6 37, void %arrayidx1710.case.37, i6 38, void %arrayidx1710.case.38, i6 39, void %arrayidx1710.case.39, i6 40, void %arrayidx1710.case.40, i6 41, void %arrayidx1710.case.41, i6 42, void %arrayidx1710.case.42, i6 43, void %arrayidx1710.case.43, i6 44, void %arrayidx1710.case.44, i6 45, void %arrayidx1710.case.45, i6 46, void %arrayidx1710.case.46" [src_omp.cpp:211]   --->   Operation 17 'switch' 'switch_ln211' <Predicate = (!icmp_ln209)> <Delay = 0.74>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln209 = store i8 %add_ln209, i8 %j" [src_omp.cpp:209]   --->   Operation 18 'store' 'store_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln209 = br void %for.inc18" [src_omp.cpp:209]   --->   Operation 19 'br' 'br_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 16.0>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln208_cast" [src_omp.cpp:208]   --->   Operation 21 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (16.0ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [src_omp.cpp:211]   --->   Operation 22 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln209)> <Delay = 16.0> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln211 = bitcast i32 %gmem1_addr_read" [src_omp.cpp:211]   --->   Operation 23 'bitcast' 'bitcast_ln211' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 172 'ret' 'ret_ln0' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i8 %j_1" [src_omp.cpp:209]   --->   Operation 24 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln210 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [src_omp.cpp:210]   --->   Operation 25 'specpipeline' 'specpipeline_ln210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln209 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [src_omp.cpp:209]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln209 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src_omp.cpp:209]   --->   Operation 27 'specloopname' 'specloopname_ln209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%A_local_addr = getelementptr i32 %A_local, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 28 'getelementptr' 'A_local_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%A_local_1_addr = getelementptr i32 %A_local_1, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 29 'getelementptr' 'A_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%A_local_2_addr = getelementptr i32 %A_local_2, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 30 'getelementptr' 'A_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%A_local_3_addr = getelementptr i32 %A_local_3, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 31 'getelementptr' 'A_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%A_local_4_addr = getelementptr i32 %A_local_4, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 32 'getelementptr' 'A_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%A_local_5_addr = getelementptr i32 %A_local_5, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 33 'getelementptr' 'A_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%A_local_6_addr = getelementptr i32 %A_local_6, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 34 'getelementptr' 'A_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%A_local_7_addr = getelementptr i32 %A_local_7, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 35 'getelementptr' 'A_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%A_local_8_addr = getelementptr i32 %A_local_8, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 36 'getelementptr' 'A_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%A_local_9_addr = getelementptr i32 %A_local_9, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 37 'getelementptr' 'A_local_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%A_local_10_addr = getelementptr i32 %A_local_10, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 38 'getelementptr' 'A_local_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%A_local_11_addr = getelementptr i32 %A_local_11, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 39 'getelementptr' 'A_local_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%A_local_12_addr = getelementptr i32 %A_local_12, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 40 'getelementptr' 'A_local_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%A_local_13_addr = getelementptr i32 %A_local_13, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 41 'getelementptr' 'A_local_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%A_local_14_addr = getelementptr i32 %A_local_14, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 42 'getelementptr' 'A_local_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%A_local_15_addr = getelementptr i32 %A_local_15, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 43 'getelementptr' 'A_local_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%A_local_16_addr = getelementptr i32 %A_local_16, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 44 'getelementptr' 'A_local_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%A_local_17_addr = getelementptr i32 %A_local_17, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 45 'getelementptr' 'A_local_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%A_local_18_addr = getelementptr i32 %A_local_18, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 46 'getelementptr' 'A_local_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%A_local_19_addr = getelementptr i32 %A_local_19, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 47 'getelementptr' 'A_local_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%A_local_20_addr = getelementptr i32 %A_local_20, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 48 'getelementptr' 'A_local_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%A_local_21_addr = getelementptr i32 %A_local_21, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 49 'getelementptr' 'A_local_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%A_local_22_addr = getelementptr i32 %A_local_22, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 50 'getelementptr' 'A_local_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%A_local_23_addr = getelementptr i32 %A_local_23, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 51 'getelementptr' 'A_local_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%A_local_24_addr = getelementptr i32 %A_local_24, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 52 'getelementptr' 'A_local_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%A_local_25_addr = getelementptr i32 %A_local_25, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 53 'getelementptr' 'A_local_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%A_local_26_addr = getelementptr i32 %A_local_26, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 54 'getelementptr' 'A_local_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%A_local_27_addr = getelementptr i32 %A_local_27, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 55 'getelementptr' 'A_local_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%A_local_28_addr = getelementptr i32 %A_local_28, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 56 'getelementptr' 'A_local_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%A_local_29_addr = getelementptr i32 %A_local_29, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 57 'getelementptr' 'A_local_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%A_local_30_addr = getelementptr i32 %A_local_30, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 58 'getelementptr' 'A_local_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%A_local_31_addr = getelementptr i32 %A_local_31, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 59 'getelementptr' 'A_local_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%A_local_32_addr = getelementptr i32 %A_local_32, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 60 'getelementptr' 'A_local_32_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%A_local_33_addr = getelementptr i32 %A_local_33, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 61 'getelementptr' 'A_local_33_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%A_local_34_addr = getelementptr i32 %A_local_34, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 62 'getelementptr' 'A_local_34_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%A_local_35_addr = getelementptr i32 %A_local_35, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 63 'getelementptr' 'A_local_35_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%A_local_36_addr = getelementptr i32 %A_local_36, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 64 'getelementptr' 'A_local_36_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%A_local_37_addr = getelementptr i32 %A_local_37, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 65 'getelementptr' 'A_local_37_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%A_local_38_addr = getelementptr i32 %A_local_38, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 66 'getelementptr' 'A_local_38_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%A_local_39_addr = getelementptr i32 %A_local_39, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 67 'getelementptr' 'A_local_39_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%A_local_40_addr = getelementptr i32 %A_local_40, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 68 'getelementptr' 'A_local_40_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%A_local_41_addr = getelementptr i32 %A_local_41, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 69 'getelementptr' 'A_local_41_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%A_local_42_addr = getelementptr i32 %A_local_42, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 70 'getelementptr' 'A_local_42_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%A_local_43_addr = getelementptr i32 %A_local_43, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 71 'getelementptr' 'A_local_43_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%A_local_44_addr = getelementptr i32 %A_local_44, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 72 'getelementptr' 'A_local_44_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%A_local_45_addr = getelementptr i32 %A_local_45, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 73 'getelementptr' 'A_local_45_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%A_local_46_addr = getelementptr i32 %A_local_46, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 74 'getelementptr' 'A_local_46_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%A_local_47_addr = getelementptr i32 %A_local_47, i64 0, i64 %zext_ln209" [src_omp.cpp:211]   --->   Operation 75 'getelementptr' 'A_local_47_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_46_addr" [src_omp.cpp:211]   --->   Operation 76 'store' 'store_ln211' <Predicate = (i_1_read == 46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 77 'br' 'br_ln211' <Predicate = (i_1_read == 46)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_45_addr" [src_omp.cpp:211]   --->   Operation 78 'store' 'store_ln211' <Predicate = (i_1_read == 45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 79 'br' 'br_ln211' <Predicate = (i_1_read == 45)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_44_addr" [src_omp.cpp:211]   --->   Operation 80 'store' 'store_ln211' <Predicate = (i_1_read == 44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 81 'br' 'br_ln211' <Predicate = (i_1_read == 44)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_43_addr" [src_omp.cpp:211]   --->   Operation 82 'store' 'store_ln211' <Predicate = (i_1_read == 43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 83 'br' 'br_ln211' <Predicate = (i_1_read == 43)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_42_addr" [src_omp.cpp:211]   --->   Operation 84 'store' 'store_ln211' <Predicate = (i_1_read == 42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 85 'br' 'br_ln211' <Predicate = (i_1_read == 42)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_41_addr" [src_omp.cpp:211]   --->   Operation 86 'store' 'store_ln211' <Predicate = (i_1_read == 41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 87 'br' 'br_ln211' <Predicate = (i_1_read == 41)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_40_addr" [src_omp.cpp:211]   --->   Operation 88 'store' 'store_ln211' <Predicate = (i_1_read == 40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 89 'br' 'br_ln211' <Predicate = (i_1_read == 40)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_39_addr" [src_omp.cpp:211]   --->   Operation 90 'store' 'store_ln211' <Predicate = (i_1_read == 39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 91 'br' 'br_ln211' <Predicate = (i_1_read == 39)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_38_addr" [src_omp.cpp:211]   --->   Operation 92 'store' 'store_ln211' <Predicate = (i_1_read == 38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 93 'br' 'br_ln211' <Predicate = (i_1_read == 38)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_37_addr" [src_omp.cpp:211]   --->   Operation 94 'store' 'store_ln211' <Predicate = (i_1_read == 37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 95 'br' 'br_ln211' <Predicate = (i_1_read == 37)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_36_addr" [src_omp.cpp:211]   --->   Operation 96 'store' 'store_ln211' <Predicate = (i_1_read == 36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 97 'br' 'br_ln211' <Predicate = (i_1_read == 36)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_35_addr" [src_omp.cpp:211]   --->   Operation 98 'store' 'store_ln211' <Predicate = (i_1_read == 35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 99 'br' 'br_ln211' <Predicate = (i_1_read == 35)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_34_addr" [src_omp.cpp:211]   --->   Operation 100 'store' 'store_ln211' <Predicate = (i_1_read == 34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 101 'br' 'br_ln211' <Predicate = (i_1_read == 34)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_33_addr" [src_omp.cpp:211]   --->   Operation 102 'store' 'store_ln211' <Predicate = (i_1_read == 33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 103 'br' 'br_ln211' <Predicate = (i_1_read == 33)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_32_addr" [src_omp.cpp:211]   --->   Operation 104 'store' 'store_ln211' <Predicate = (i_1_read == 32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 105 'br' 'br_ln211' <Predicate = (i_1_read == 32)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_31_addr" [src_omp.cpp:211]   --->   Operation 106 'store' 'store_ln211' <Predicate = (i_1_read == 31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 107 'br' 'br_ln211' <Predicate = (i_1_read == 31)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_30_addr" [src_omp.cpp:211]   --->   Operation 108 'store' 'store_ln211' <Predicate = (i_1_read == 30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 109 'br' 'br_ln211' <Predicate = (i_1_read == 30)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_29_addr" [src_omp.cpp:211]   --->   Operation 110 'store' 'store_ln211' <Predicate = (i_1_read == 29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 111 'br' 'br_ln211' <Predicate = (i_1_read == 29)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_28_addr" [src_omp.cpp:211]   --->   Operation 112 'store' 'store_ln211' <Predicate = (i_1_read == 28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 113 'br' 'br_ln211' <Predicate = (i_1_read == 28)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_27_addr" [src_omp.cpp:211]   --->   Operation 114 'store' 'store_ln211' <Predicate = (i_1_read == 27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 115 'br' 'br_ln211' <Predicate = (i_1_read == 27)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_26_addr" [src_omp.cpp:211]   --->   Operation 116 'store' 'store_ln211' <Predicate = (i_1_read == 26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 117 'br' 'br_ln211' <Predicate = (i_1_read == 26)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_25_addr" [src_omp.cpp:211]   --->   Operation 118 'store' 'store_ln211' <Predicate = (i_1_read == 25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 119 'br' 'br_ln211' <Predicate = (i_1_read == 25)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_24_addr" [src_omp.cpp:211]   --->   Operation 120 'store' 'store_ln211' <Predicate = (i_1_read == 24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 121 'br' 'br_ln211' <Predicate = (i_1_read == 24)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_23_addr" [src_omp.cpp:211]   --->   Operation 122 'store' 'store_ln211' <Predicate = (i_1_read == 23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 123 'br' 'br_ln211' <Predicate = (i_1_read == 23)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_22_addr" [src_omp.cpp:211]   --->   Operation 124 'store' 'store_ln211' <Predicate = (i_1_read == 22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 125 'br' 'br_ln211' <Predicate = (i_1_read == 22)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_21_addr" [src_omp.cpp:211]   --->   Operation 126 'store' 'store_ln211' <Predicate = (i_1_read == 21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 127 'br' 'br_ln211' <Predicate = (i_1_read == 21)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_20_addr" [src_omp.cpp:211]   --->   Operation 128 'store' 'store_ln211' <Predicate = (i_1_read == 20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 129 'br' 'br_ln211' <Predicate = (i_1_read == 20)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_19_addr" [src_omp.cpp:211]   --->   Operation 130 'store' 'store_ln211' <Predicate = (i_1_read == 19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 131 'br' 'br_ln211' <Predicate = (i_1_read == 19)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_18_addr" [src_omp.cpp:211]   --->   Operation 132 'store' 'store_ln211' <Predicate = (i_1_read == 18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 133 'br' 'br_ln211' <Predicate = (i_1_read == 18)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_17_addr" [src_omp.cpp:211]   --->   Operation 134 'store' 'store_ln211' <Predicate = (i_1_read == 17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 135 'br' 'br_ln211' <Predicate = (i_1_read == 17)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_16_addr" [src_omp.cpp:211]   --->   Operation 136 'store' 'store_ln211' <Predicate = (i_1_read == 16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 137 'br' 'br_ln211' <Predicate = (i_1_read == 16)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_15_addr" [src_omp.cpp:211]   --->   Operation 138 'store' 'store_ln211' <Predicate = (i_1_read == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 139 'br' 'br_ln211' <Predicate = (i_1_read == 15)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_14_addr" [src_omp.cpp:211]   --->   Operation 140 'store' 'store_ln211' <Predicate = (i_1_read == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 141 'br' 'br_ln211' <Predicate = (i_1_read == 14)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_13_addr" [src_omp.cpp:211]   --->   Operation 142 'store' 'store_ln211' <Predicate = (i_1_read == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 143 'br' 'br_ln211' <Predicate = (i_1_read == 13)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_12_addr" [src_omp.cpp:211]   --->   Operation 144 'store' 'store_ln211' <Predicate = (i_1_read == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 145 'br' 'br_ln211' <Predicate = (i_1_read == 12)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_11_addr" [src_omp.cpp:211]   --->   Operation 146 'store' 'store_ln211' <Predicate = (i_1_read == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 147 'br' 'br_ln211' <Predicate = (i_1_read == 11)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_10_addr" [src_omp.cpp:211]   --->   Operation 148 'store' 'store_ln211' <Predicate = (i_1_read == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 149 'br' 'br_ln211' <Predicate = (i_1_read == 10)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_9_addr" [src_omp.cpp:211]   --->   Operation 150 'store' 'store_ln211' <Predicate = (i_1_read == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 151 'br' 'br_ln211' <Predicate = (i_1_read == 9)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_8_addr" [src_omp.cpp:211]   --->   Operation 152 'store' 'store_ln211' <Predicate = (i_1_read == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 153 'br' 'br_ln211' <Predicate = (i_1_read == 8)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_7_addr" [src_omp.cpp:211]   --->   Operation 154 'store' 'store_ln211' <Predicate = (i_1_read == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 155 'br' 'br_ln211' <Predicate = (i_1_read == 7)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_6_addr" [src_omp.cpp:211]   --->   Operation 156 'store' 'store_ln211' <Predicate = (i_1_read == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 157 'br' 'br_ln211' <Predicate = (i_1_read == 6)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_5_addr" [src_omp.cpp:211]   --->   Operation 158 'store' 'store_ln211' <Predicate = (i_1_read == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 159 'br' 'br_ln211' <Predicate = (i_1_read == 5)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_4_addr" [src_omp.cpp:211]   --->   Operation 160 'store' 'store_ln211' <Predicate = (i_1_read == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 161 'br' 'br_ln211' <Predicate = (i_1_read == 4)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_3_addr" [src_omp.cpp:211]   --->   Operation 162 'store' 'store_ln211' <Predicate = (i_1_read == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 163 'br' 'br_ln211' <Predicate = (i_1_read == 3)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_2_addr" [src_omp.cpp:211]   --->   Operation 164 'store' 'store_ln211' <Predicate = (i_1_read == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 165 'br' 'br_ln211' <Predicate = (i_1_read == 2)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_1_addr" [src_omp.cpp:211]   --->   Operation 166 'store' 'store_ln211' <Predicate = (i_1_read == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 167 'br' 'br_ln211' <Predicate = (i_1_read == 1)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_addr" [src_omp.cpp:211]   --->   Operation 168 'store' 'store_ln211' <Predicate = (i_1_read == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 169 'br' 'br_ln211' <Predicate = (i_1_read == 0)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.23ns)   --->   "%store_ln211 = store i32 %bitcast_ln211, i7 %A_local_47_addr" [src_omp.cpp:211]   --->   Operation 170 'store' 'store_ln211' <Predicate = (i_1_read == 63) | (i_1_read == 62) | (i_1_read == 61) | (i_1_read == 60) | (i_1_read == 59) | (i_1_read == 58) | (i_1_read == 57) | (i_1_read == 56) | (i_1_read == 55) | (i_1_read == 54) | (i_1_read == 53) | (i_1_read == 52) | (i_1_read == 51) | (i_1_read == 50) | (i_1_read == 49) | (i_1_read == 48) | (i_1_read == 47)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1710.exit" [src_omp.cpp:211]   --->   Operation 171 'br' 'br_ln211' <Predicate = (i_1_read == 63) | (i_1_read == 62) | (i_1_read == 61) | (i_1_read == 60) | (i_1_read == 59) | (i_1_read == 58) | (i_1_read == 57) | (i_1_read == 56) | (i_1_read == 55) | (i_1_read == 54) | (i_1_read == 53) | (i_1_read == 52) | (i_1_read == 51) | (i_1_read == 50) | (i_1_read == 49) | (i_1_read == 48) | (i_1_read == 47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 22.000ns, clock uncertainty: 5.940ns.

 <State 1>: 1.192ns
The critical path consists of the following:
	'alloca' operation ('j') [52]  (0.000 ns)
	'load' operation ('j', src_omp.cpp:209) on local variable 'j' [60]  (0.000 ns)
	'add' operation ('add_ln209', src_omp.cpp:209) [64]  (0.765 ns)
	'store' operation ('store_ln209', src_omp.cpp:209) of variable 'add_ln209', src_omp.cpp:209 on local variable 'j' [267]  (0.427 ns)

 <State 2>: 16.060ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', src_omp.cpp:208) [62]  (0.000 ns)
	bus read operation ('gmem1_addr_read', src_omp.cpp:211) on port 'gmem1' (src_omp.cpp:211) [71]  (16.060 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('A_local_35_addr', src_omp.cpp:211) [108]  (0.000 ns)
	'store' operation ('store_ln211', src_omp.cpp:211) of variable 'bitcast_ln211', src_omp.cpp:211 on array 'A_local_35' [156]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
