head	1.4;
access;
symbols
	binutils-2_24-branch:1.4.0.36
	binutils-2_24-branchpoint:1.4
	binutils-2_21_1:1.4
	binutils-2_23_2:1.4
	binutils-2_23_1:1.4
	binutils-2_23:1.4
	binutils-2_23-branch:1.4.0.34
	binutils-2_23-branchpoint:1.4
	binutils-2_22_branch:1.4.0.32
	binutils-2_22:1.4
	binutils-2_22-branch:1.4.0.30
	binutils-2_22-branchpoint:1.4
	binutils-2_21:1.4
	binutils-2_21-branch:1.4.0.28
	binutils-2_21-branchpoint:1.4
	binutils-2_20_1:1.4
	binutils-2_20:1.4
	binutils-arc-20081103-branch:1.4.0.26
	binutils-arc-20081103-branchpoint:1.4
	binutils-2_20-branch:1.4.0.24
	binutils-2_20-branchpoint:1.4
	dje-cgen-play1-branch:1.4.0.22
	dje-cgen-play1-branchpoint:1.4
	arc-20081103-branch:1.4.0.20
	arc-20081103-branchpoint:1.4
	binutils-2_19_1:1.4
	binutils-2_19:1.4
	binutils-2_19-branch:1.4.0.18
	binutils-2_19-branchpoint:1.4
	binutils-2_18:1.4
	binutils-2_18-branch:1.4.0.16
	binutils-2_18-branchpoint:1.4
	binutils-csl-coldfire-4_1-32:1.4
	binutils-csl-sourcerygxx-4_1-32:1.4
	binutils-csl-innovasic-fido-3_4_4-33:1.4
	binutils-csl-sourcerygxx-3_4_4-32:1.4
	binutils-csl-coldfire-4_1-30:1.4
	binutils-csl-sourcerygxx-4_1-30:1.4
	binutils-csl-coldfire-4_1-28:1.4
	binutils-csl-sourcerygxx-4_1-29:1.4
	binutils-csl-sourcerygxx-4_1-28:1.4
	binutils-csl-arm-2006q3-27:1.4
	binutils-csl-sourcerygxx-4_1-27:1.4
	binutils-csl-arm-2006q3-26:1.4
	binutils-csl-sourcerygxx-4_1-26:1.4
	binutils-csl-sourcerygxx-4_1-25:1.4
	binutils-csl-sourcerygxx-4_1-24:1.4
	binutils-csl-sourcerygxx-4_1-23:1.4
	binutils-csl-sourcerygxx-4_1-21:1.4
	binutils-csl-arm-2006q3-21:1.4
	binutils-csl-sourcerygxx-4_1-22:1.4
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.4
	binutils-csl-sourcerygxx-4_1-20:1.4
	binutils-csl-arm-2006q3-19:1.4
	binutils-csl-sourcerygxx-4_1-19:1.4
	binutils-csl-sourcerygxx-4_1-18:1.4
	binutils-csl-renesas-4_1-9:1.4
	binutils-csl-sourcerygxx-3_4_4-25:1.4
	binutils-csl-renesas-4_1-8:1.4
	binutils-csl-renesas-4_1-7:1.4
	binutils-csl-renesas-4_1-6:1.4
	binutils-csl-sourcerygxx-4_1-17:1.4
	binutils-csl-sourcerygxx-4_1-14:1.4
	binutils-csl-sourcerygxx-4_1-15:1.4
	binutils-csl-sourcerygxx-4_1-13:1.4
	binutils-2_17:1.4
	binutils-csl-sourcerygxx-4_1-12:1.4
	binutils-csl-sourcerygxx-3_4_4-21:1.4
	binutils-csl-wrs-linux-3_4_4-24:1.4
	binutils-csl-wrs-linux-3_4_4-23:1.4
	binutils-csl-sourcerygxx-4_1-9:1.4
	binutils-csl-sourcerygxx-4_1-8:1.4
	binutils-csl-sourcerygxx-4_1-7:1.4
	binutils-csl-arm-2006q1-6:1.4
	binutils-csl-sourcerygxx-4_1-6:1.4
	binutils-csl-wrs-linux-3_4_4-22:1.4
	binutils-csl-coldfire-4_1-11:1.4
	binutils-csl-sourcerygxx-3_4_4-19:1.4
	binutils-csl-coldfire-4_1-10:1.4
	binutils-csl-sourcerygxx-4_1-5:1.4
	binutils-csl-sourcerygxx-4_1-4:1.4
	binutils-csl-wrs-linux-3_4_4-21:1.4
	binutils-csl-morpho-4_1-4:1.4
	binutils-csl-sourcerygxx-3_4_4-17:1.4
	binutils-csl-wrs-linux-3_4_4-20:1.4
	binutils-2_17-branch:1.4.0.14
	binutils-2_17-branchpoint:1.4
	binutils-csl-2_17-branch:1.4.0.12
	binutils-csl-2_17-branchpoint:1.4
	binutils-csl-gxxpro-3_4-branch:1.4.0.10
	binutils-csl-gxxpro-3_4-branchpoint:1.4
	binutils-2_16_1:1.4
	binutils-csl-arm-2005q1b:1.4
	binutils-2_16:1.4
	binutils-csl-arm-2005q1a:1.4
	binutils-csl-arm-2005q1-branch:1.4.0.8
	binutils-csl-arm-2005q1-branchpoint:1.4
	binutils-2_16-branch:1.4.0.6
	binutils-2_16-branchpoint:1.4
	csl-arm-2004-q3d:1.4
	csl-arm-2004-q3:1.4
	binutils-2_15:1.4
	binutils-2_15-branchpoint:1.4
	csl-arm-2004-q1a:1.4
	csl-arm-2004-q1:1.4
	binutils-2_15-branch:1.4.0.4
	cagney_bfdfile-20040213-branch:1.4.0.2
	cagney_bfdfile-20040213-branchpoint:1.4
	cagney_bigcore-20040122-branch:1.3.0.8
	cagney_bigcore-20040122-branchpoint:1.3
	csl-arm-2003-q4:1.3
	binutils-2_14:1.3
	binutils-2_14-branch:1.3.0.6
	binutils-2_14-branchpoint:1.3
	binutils-2_13_2_1:1.3
	binutils-2_13_2:1.3
	binutils-2_13_1:1.3
	binutils-2_13:1.3
	binutils-2_13-branchpoint:1.3
	binutils-2_13-branch:1.3.0.4
	binutils-2_12_1:1.3
	binutils-2_12:1.3
	binutils-2_12-branch:1.3.0.2
	binutils-2_12-branchpoint:1.3
	cygnus_cvs_20020108_pre:1.3
	binutils-2_11_2:1.1.1.1.4.1
	binutils-2_11_1:1.1.1.1.4.1
	binutils-2_11:1.1.1.1
	x86_64versiong3:1.1.1.1
	binutils-2_11-branch:1.1.1.1.0.4
	binutils-2_10_1:1.1.1.1
	binutils-2_10:1.1.1.1
	binutils-2_10-branch:1.1.1.1.0.2
	binutils-2_10-branchpoint:1.1.1.1
	binutils_latest_snapshot:1.4
	repo-unification-2000-02-06:1.1.1.1
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@# @;


1.4
date	2004.02.02.12.48.21;	author macro;	state Exp;
branches;
next	1.3;

1.3
date	2001.06.29.21.27.43;	author echristo;	state Exp;
branches;
next	1.2;

1.2
date	2001.05.15.12.11.13;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.51;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	99.05.03.07.28.51;	author rth;	state Exp;
branches
	1.1.1.1.4.1;
next	;

1.1.1.1.4.1
date	2001.06.11.10.04.58;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.4
log
@gas/
* config/tc-mips.c (add_got_offset_hilo): New function.
(macro): Use load_register() and add_got_offset_hilo() to load
constants instead of hardcoding code sequences throughout.

gas/testsuite/
* gas/mips/div.d: Update to accomodate changes in macro
expansions.
gas/mips/elf-rel-got-n32.d: Likewise.
gas/mips/elf-rel-got-n64.d: Likewise.
gas/mips/elf-rel-xgot-n32.d: Likewise.
gas/mips/elf-rel-xgot-n64.d: Likewise.
gas/mips/la-svr4pic.d: Likewise.
gas/mips/la-xgot.d: Likewise.
gas/mips/lca-svr4pic.d: Likewise.
gas/mips/lca-xgot.d: Likewise.
@
text
@#as: -march=r4000 -mtune=r4000
#objdump: -dr --prefix-addresses -mmips:4000
#name: MIPS div

# Test the div macro.

.*: +file format .*mips.*

Disassembly of section .text:
0+0000 <[^>]*> div	zero,a0,a1
0+0004 <[^>]*> bnez	a1,0+0010 <foo\+0x10>
0+0008 <[^>]*> div	zero,a0,a1
0+000c <[^>]*> break	(0x0,0x7|0x7)
0+0010 <[^>]*> li	at,-1
0+0014 <[^>]*> bne	a1,at,0+0028 <foo\+0x28>
0+0018 <[^>]*> lui	at,0x8000
0+001c <[^>]*> bne	a0,at,0+0028 <foo\+0x28>
0+0020 <[^>]*> nop
0+0024 <[^>]*> break	(0x0,0x6|0x6)
0+0028 <[^>]*> mflo	a0
0+002c <[^>]*> nop
0+0030 <[^>]*> bnez	a2,0+003c <foo\+0x3c>
0+0034 <[^>]*> div	zero,a1,a2
0+0038 <[^>]*> break	(0x0,0x7|0x7)
0+003c <[^>]*> li	at,-1
0+0040 <[^>]*> bne	a2,at,0+0054 <foo\+0x54>
0+0044 <[^>]*> lui	at,0x8000
0+0048 <[^>]*> bne	a1,at,0+0054 <foo\+0x54>
0+004c <[^>]*> nop
0+0050 <[^>]*> break	(0x0,0x6|0x6)
0+0054 <[^>]*> mflo	a0
0+0058 <[^>]*> move	a0,a0
0+005c <[^>]*> move	a0,a1
0+0060 <[^>]*> neg	a0,a0
0+0064 <[^>]*> neg	a0,a1
0+0068 <[^>]*> li	at,2
0+006c <[^>]*> div	zero,a0,at
0+0070 <[^>]*> mflo	a0
0+0074 <[^>]*> li	at,2
0+0078 <[^>]*> nop
0+007c <[^>]*> div	zero,a1,at
0+0080 <[^>]*> mflo	a0
0+0084 <[^>]*> li	at,0x8000
0+0088 <[^>]*> nop
0+008c <[^>]*> div	zero,a0,at
0+0090 <[^>]*> mflo	a0
0+0094 <[^>]*> li	at,0x8000
0+0098 <[^>]*> nop
0+009c <[^>]*> div	zero,a1,at
0+00a0 <[^>]*> mflo	a0
0+00a4 <[^>]*> li	at,-32768
0+00a8 <[^>]*> nop
0+00ac <[^>]*> div	zero,a0,at
0+00b0 <[^>]*> mflo	a0
0+00b4 <[^>]*> li	at,-32768
0+00b8 <[^>]*> nop
0+00bc <[^>]*> div	zero,a1,at
0+00c0 <[^>]*> mflo	a0
0+00c4 <[^>]*> lui	at,0x1
0+00c8 <[^>]*> nop
0+00cc <[^>]*> div	zero,a0,at
0+00d0 <[^>]*> mflo	a0
0+00d4 <[^>]*> lui	at,0x1
0+00d8 <[^>]*> nop
0+00dc <[^>]*> div	zero,a1,at
0+00e0 <[^>]*> mflo	a0
0+00e4 <[^>]*> lui	at,0x1
0+00e8 <[^>]*> ori	at,at,0xa5a5
0+00ec <[^>]*> div	zero,a0,at
0+00f0 <[^>]*> mflo	a0
0+00f4 <[^>]*> lui	at,0x1
0+00f8 <[^>]*> ori	at,at,0xa5a5
0+00fc <[^>]*> div	zero,a1,at
0+0100 <[^>]*> mflo	a0
	...
0+010c <[^>]*> divu	zero,a0,a1
0+0110 <[^>]*> bnez	a1,0+011c <foo\+0x11c>
0+0114 <[^>]*> divu	zero,a0,a1
0+0118 <[^>]*> break	(0x0,0x7|0x7)
0+011c <[^>]*> mflo	a0
0+0120 <[^>]*> nop
0+0124 <[^>]*> bnez	a2,0+0130 <foo\+0x130>
0+0128 <[^>]*> divu	zero,a1,a2
0+012c <[^>]*> break	(0x0,0x7|0x7)
0+0130 <[^>]*> mflo	a0
0+0134 <[^>]*> move	a0,a0
0+0138 <[^>]*> bnez	a2,0+0144 <foo\+0x144>
0+013c <[^>]*> div	zero,a1,a2
0+0140 <[^>]*> break	(0x0,0x7|0x7)
0+0144 <[^>]*> li	at,-1
0+0148 <[^>]*> bne	a2,at,0+015c <foo\+0x15c>
0+014c <[^>]*> lui	at,0x8000
0+0150 <[^>]*> bne	a1,at,0+015c <foo\+0x15c>
0+0154 <[^>]*> nop
0+0158 <[^>]*> break	(0x0,0x6|0x6)
0+015c <[^>]*> mfhi	a0
0+0160 <[^>]*> li	at,2
0+0164 <[^>]*> nop
0+0168 <[^>]*> divu	zero,a1,at
0+016c <[^>]*> mfhi	a0
0+0170 <[^>]*> nop
0+0174 <[^>]*> bnez	a2,0+0180 <foo\+0x180>
0+0178 <[^>]*> ddiv	zero,a1,a2
0+017c <[^>]*> break	(0x0,0x7|0x7)
0+0180 <[^>]*> (daddiu	at,zero,-1|li	at,-1)
0+0184 <[^>]*> bne	a2,at,0+019c <foo\+0x19c>
0+0188 <[^>]*> (daddiu	at,zero,1|li	at,1)
0+018c <[^>]*> dsll32	at,at,0x1f
0+0190 <[^>]*> bne	a1,at,0+019c <foo\+0x19c>
0+0194 <[^>]*> nop
0+0198 <[^>]*> break	(0x0,0x6|0x6)
0+019c <[^>]*> mflo	a0
0+01a0 <[^>]*> li	at,2
0+01a4 <[^>]*> nop
0+01a8 <[^>]*> ddivu	zero,a1,at
0+01ac <[^>]*> mflo	a0
0+01b0 <[^>]*> li	at,0x8000
0+01b4 <[^>]*> nop
0+01b8 <[^>]*> ddiv	zero,a1,at
0+01bc <[^>]*> mfhi	a0
0+01c0 <[^>]*> li	at,-32768
0+01c4 <[^>]*> nop
0+01c8 <[^>]*> ddivu	zero,a1,at
0+01cc <[^>]*> mfhi	a0
	...
@


1.3
log
@2001-06-28  Eric Christopher <echristo@@redhat.com>
	    H.J. Lu  <hjl@@gnu.org>

        * config/tc-mips.c (mips_arch): New. Use mips_arch instead
        of mips_cpu for the ISA selection.
        (md_longopts): Add OPTION_MARCH and OPTION_MTUNE.
        (md_parse_option): Handle OPTION_MARCH and OPTION_MTUNE.
	(mips_tune): New.  Use mips_tune for scheduling and optimization
	issues.
	(append_insn): Use mips_tune and mips_arch.
	(macro_build): Ditto.
	(mips_ip): Ditto.
	(md_begin): Handle mips_arch, mips_tune and mips_cpu.  For
	backwards compatability mips_cpu generates arch and tune.
	(md_show_usage): Document new behavior.

	* doc/c-mips.texi (MIPS Opts): Document -march and -mtune.
	Deprecate -mcpu.

	* NEWS: Update.

2001-06-28  Eric Christopher  <echristo@@redhat.com>

	* gas/mips/usd.d: Change for march/mtune.
	* gas/mips/ulh-xgot.d: Ditto.
	* gas/mips/uld.d: Ditto.
	* gas/mips/trunc.d: Ditto.
	* gas/mips/rol.d: Ditto.
	* gas/mips/nodelay.d: Ditto.
	* gas/mips/mul.d: Ditto.
	* gas/mips/mul-ilocks.d: Ditto.
	* gas/mips/trap20.d: Ditto.
	* gas/mips/mips4.d: Ditto.
	* gas/mips/mips16.d: Ditto.
	* gas/mips/lif-xgot.d: Ditto.
	* gas/mips/lif-svr4pic.d: Ditto.
	* gas/mips/ld-xgot.d: Ditto.
	* gas/mips/ld-svr4pic.d: Ditto.
	* gas/mips/ld-ilocks-addr32.d: Ditto.
	* gas/mips/lb-xgot.d: Ditto.
	* gas/mips/jal-xgot.d: Ditto.
	* gas/mips/jal-svr4pic.d: Ditto.
	* gas/mips/delay.d: Ditto.
	* gas/mips/lb-xgot-ilocks.d: Ditto.
	* gas/mips/div.d: Ditto.
	* gas/mips/break20.d: Ditto.
	* gas/mips/delay.d: Ditto.
	* gas/mips/elf_e_flags3.d: Ditto.
	* gas/mips/elf_e_flags4.d: Ditto.
	* gas/mips/lineno.d: Ditto.
	* gas/mips/mips16.d: Ditto.
	* gas/mips/mips4.d: Ditto.
	* gas/mips/mips4010.d: Ditto.
	* gas/mips/mips4650.d: Ditto.
@
text
@d105 1
a105 1
0+0180 <[^>]*> daddiu	at,zero,-1
d107 1
a107 1
0+0188 <[^>]*> daddiu	at,zero,1
@


1.2
log
@Fix MIPS disassembler so that it produces reassemblable code.
@
text
@d1 1
a2 1
#as: -mcpu=r4000
@


1.1
log
@Initial revision
@
text
@d10 3
a12 3
0+0000 <[^>]*> div	\$zero,\$a0,\$a1
0+0004 <[^>]*> bnez	\$a1,0+0010 <foo\+0x10>
0+0008 <[^>]*> div	\$zero,\$a0,\$a1
d14 4
a17 4
0+0010 <[^>]*> li	\$at,-1
0+0014 <[^>]*> bne	\$a1,\$at,0+0028 <foo\+0x28>
0+0018 <[^>]*> lui	\$at,0x8000
0+001c <[^>]*> bne	\$a0,\$at,0+0028 <foo\+0x28>
d20 1
a20 1
0+0028 <[^>]*> mflo	\$a0
d22 2
a23 2
0+0030 <[^>]*> bnez	\$a2,0+003c <foo\+0x3c>
0+0034 <[^>]*> div	\$zero,\$a1,\$a2
d25 4
a28 4
0+003c <[^>]*> li	\$at,-1
0+0040 <[^>]*> bne	\$a2,\$at,0+0054 <foo\+0x54>
0+0044 <[^>]*> lui	\$at,0x8000
0+0048 <[^>]*> bne	\$a1,\$at,0+0054 <foo\+0x54>
d31 9
a39 9
0+0054 <[^>]*> mflo	\$a0
0+0058 <[^>]*> move	\$a0,\$a0
0+005c <[^>]*> move	\$a0,\$a1
0+0060 <[^>]*> neg	\$a0,\$a0
0+0064 <[^>]*> neg	\$a0,\$a1
0+0068 <[^>]*> li	\$at,2
0+006c <[^>]*> div	\$zero,\$a0,\$at
0+0070 <[^>]*> mflo	\$a0
0+0074 <[^>]*> li	\$at,2
d41 3
a43 3
0+007c <[^>]*> div	\$zero,\$a1,\$at
0+0080 <[^>]*> mflo	\$a0
0+0084 <[^>]*> li	\$at,0x8000
d45 3
a47 3
0+008c <[^>]*> div	\$zero,\$a0,\$at
0+0090 <[^>]*> mflo	\$a0
0+0094 <[^>]*> li	\$at,0x8000
d49 3
a51 3
0+009c <[^>]*> div	\$zero,\$a1,\$at
0+00a0 <[^>]*> mflo	\$a0
0+00a4 <[^>]*> li	\$at,-32768
d53 3
a55 3
0+00ac <[^>]*> div	\$zero,\$a0,\$at
0+00b0 <[^>]*> mflo	\$a0
0+00b4 <[^>]*> li	\$at,-32768
d57 3
a59 3
0+00bc <[^>]*> div	\$zero,\$a1,\$at
0+00c0 <[^>]*> mflo	\$a0
0+00c4 <[^>]*> lui	\$at,0x1
d61 3
a63 3
0+00cc <[^>]*> div	\$zero,\$a0,\$at
0+00d0 <[^>]*> mflo	\$a0
0+00d4 <[^>]*> lui	\$at,0x1
d65 10
a74 10
0+00dc <[^>]*> div	\$zero,\$a1,\$at
0+00e0 <[^>]*> mflo	\$a0
0+00e4 <[^>]*> lui	\$at,0x1
0+00e8 <[^>]*> ori	\$at,\$at,0xa5a5
0+00ec <[^>]*> div	\$zero,\$a0,\$at
0+00f0 <[^>]*> mflo	\$a0
0+00f4 <[^>]*> lui	\$at,0x1
0+00f8 <[^>]*> ori	\$at,\$at,0xa5a5
0+00fc <[^>]*> div	\$zero,\$a1,\$at
0+0100 <[^>]*> mflo	\$a0
d76 3
a78 3
0+010c <[^>]*> divu	\$zero,\$a0,\$a1
0+0110 <[^>]*> bnez	\$a1,0+011c <foo\+0x11c>
0+0114 <[^>]*> divu	\$zero,\$a0,\$a1
d80 1
a80 1
0+011c <[^>]*> mflo	\$a0
d82 2
a83 2
0+0124 <[^>]*> bnez	\$a2,0+0130 <foo\+0x130>
0+0128 <[^>]*> divu	\$zero,\$a1,\$a2
d85 4
a88 4
0+0130 <[^>]*> mflo	\$a0
0+0134 <[^>]*> move	\$a0,\$a0
0+0138 <[^>]*> bnez	\$a2,0+0144 <foo\+0x144>
0+013c <[^>]*> div	\$zero,\$a1,\$a2
d90 4
a93 4
0+0144 <[^>]*> li	\$at,-1
0+0148 <[^>]*> bne	\$a2,\$at,0+015c <foo\+0x15c>
0+014c <[^>]*> lui	\$at,0x8000
0+0150 <[^>]*> bne	\$a1,\$at,0+015c <foo\+0x15c>
d96 2
a97 2
0+015c <[^>]*> mfhi	\$a0
0+0160 <[^>]*> li	\$at,2
d99 2
a100 2
0+0168 <[^>]*> divu	\$zero,\$a1,\$at
0+016c <[^>]*> mfhi	\$a0
d102 2
a103 2
0+0174 <[^>]*> bnez	\$a2,0+0180 <foo\+0x180>
0+0178 <[^>]*> ddiv	\$zero,\$a1,\$a2
d105 5
a109 5
0+0180 <[^>]*> daddiu	\$at,\$zero,-1
0+0184 <[^>]*> bne	\$a2,\$at,0+019c <foo\+0x19c>
0+0188 <[^>]*> daddiu	\$at,\$zero,1
0+018c <[^>]*> dsll32	\$at,\$at,0x1f
0+0190 <[^>]*> bne	\$a1,\$at,0+019c <foo\+0x19c>
d112 2
a113 2
0+019c <[^>]*> mflo	\$a0
0+01a0 <[^>]*> li	\$at,2
d115 3
a117 3
0+01a8 <[^>]*> ddivu	\$zero,\$a1,\$at
0+01ac <[^>]*> mflo	\$a0
0+01b0 <[^>]*> li	\$at,0x8000
d119 3
a121 3
0+01b8 <[^>]*> ddiv	\$zero,\$a1,\$at
0+01bc <[^>]*> mfhi	\$a0
0+01c0 <[^>]*> li	\$at,-32768
d123 2
a124 2
0+01c8 <[^>]*> ddivu	\$zero,\$a1,\$at
0+01cc <[^>]*> mfhi	\$a0
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@


1.1.1.1.4.1
log
@Merge from mainline.
@
text
@d10 3
a12 3
0+0000 <[^>]*> div	zero,a0,a1
0+0004 <[^>]*> bnez	a1,0+0010 <foo\+0x10>
0+0008 <[^>]*> div	zero,a0,a1
d14 4
a17 4
0+0010 <[^>]*> li	at,-1
0+0014 <[^>]*> bne	a1,at,0+0028 <foo\+0x28>
0+0018 <[^>]*> lui	at,0x8000
0+001c <[^>]*> bne	a0,at,0+0028 <foo\+0x28>
d20 1
a20 1
0+0028 <[^>]*> mflo	a0
d22 2
a23 2
0+0030 <[^>]*> bnez	a2,0+003c <foo\+0x3c>
0+0034 <[^>]*> div	zero,a1,a2
d25 4
a28 4
0+003c <[^>]*> li	at,-1
0+0040 <[^>]*> bne	a2,at,0+0054 <foo\+0x54>
0+0044 <[^>]*> lui	at,0x8000
0+0048 <[^>]*> bne	a1,at,0+0054 <foo\+0x54>
d31 9
a39 9
0+0054 <[^>]*> mflo	a0
0+0058 <[^>]*> move	a0,a0
0+005c <[^>]*> move	a0,a1
0+0060 <[^>]*> neg	a0,a0
0+0064 <[^>]*> neg	a0,a1
0+0068 <[^>]*> li	at,2
0+006c <[^>]*> div	zero,a0,at
0+0070 <[^>]*> mflo	a0
0+0074 <[^>]*> li	at,2
d41 3
a43 3
0+007c <[^>]*> div	zero,a1,at
0+0080 <[^>]*> mflo	a0
0+0084 <[^>]*> li	at,0x8000
d45 3
a47 3
0+008c <[^>]*> div	zero,a0,at
0+0090 <[^>]*> mflo	a0
0+0094 <[^>]*> li	at,0x8000
d49 3
a51 3
0+009c <[^>]*> div	zero,a1,at
0+00a0 <[^>]*> mflo	a0
0+00a4 <[^>]*> li	at,-32768
d53 3
a55 3
0+00ac <[^>]*> div	zero,a0,at
0+00b0 <[^>]*> mflo	a0
0+00b4 <[^>]*> li	at,-32768
d57 3
a59 3
0+00bc <[^>]*> div	zero,a1,at
0+00c0 <[^>]*> mflo	a0
0+00c4 <[^>]*> lui	at,0x1
d61 3
a63 3
0+00cc <[^>]*> div	zero,a0,at
0+00d0 <[^>]*> mflo	a0
0+00d4 <[^>]*> lui	at,0x1
d65 10
a74 10
0+00dc <[^>]*> div	zero,a1,at
0+00e0 <[^>]*> mflo	a0
0+00e4 <[^>]*> lui	at,0x1
0+00e8 <[^>]*> ori	at,at,0xa5a5
0+00ec <[^>]*> div	zero,a0,at
0+00f0 <[^>]*> mflo	a0
0+00f4 <[^>]*> lui	at,0x1
0+00f8 <[^>]*> ori	at,at,0xa5a5
0+00fc <[^>]*> div	zero,a1,at
0+0100 <[^>]*> mflo	a0
d76 3
a78 3
0+010c <[^>]*> divu	zero,a0,a1
0+0110 <[^>]*> bnez	a1,0+011c <foo\+0x11c>
0+0114 <[^>]*> divu	zero,a0,a1
d80 1
a80 1
0+011c <[^>]*> mflo	a0
d82 2
a83 2
0+0124 <[^>]*> bnez	a2,0+0130 <foo\+0x130>
0+0128 <[^>]*> divu	zero,a1,a2
d85 4
a88 4
0+0130 <[^>]*> mflo	a0
0+0134 <[^>]*> move	a0,a0
0+0138 <[^>]*> bnez	a2,0+0144 <foo\+0x144>
0+013c <[^>]*> div	zero,a1,a2
d90 4
a93 4
0+0144 <[^>]*> li	at,-1
0+0148 <[^>]*> bne	a2,at,0+015c <foo\+0x15c>
0+014c <[^>]*> lui	at,0x8000
0+0150 <[^>]*> bne	a1,at,0+015c <foo\+0x15c>
d96 2
a97 2
0+015c <[^>]*> mfhi	a0
0+0160 <[^>]*> li	at,2
d99 2
a100 2
0+0168 <[^>]*> divu	zero,a1,at
0+016c <[^>]*> mfhi	a0
d102 2
a103 2
0+0174 <[^>]*> bnez	a2,0+0180 <foo\+0x180>
0+0178 <[^>]*> ddiv	zero,a1,a2
d105 5
a109 5
0+0180 <[^>]*> daddiu	at,zero,-1
0+0184 <[^>]*> bne	a2,at,0+019c <foo\+0x19c>
0+0188 <[^>]*> daddiu	at,zero,1
0+018c <[^>]*> dsll32	at,at,0x1f
0+0190 <[^>]*> bne	a1,at,0+019c <foo\+0x19c>
d112 2
a113 2
0+019c <[^>]*> mflo	a0
0+01a0 <[^>]*> li	at,2
d115 3
a117 3
0+01a8 <[^>]*> ddivu	zero,a1,at
0+01ac <[^>]*> mflo	a0
0+01b0 <[^>]*> li	at,0x8000
d119 3
a121 3
0+01b8 <[^>]*> ddiv	zero,a1,at
0+01bc <[^>]*> mfhi	a0
0+01c0 <[^>]*> li	at,-32768
d123 2
a124 2
0+01c8 <[^>]*> ddivu	zero,a1,at
0+01cc <[^>]*> mfhi	a0
@


