Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Tue Dec  3 13:53:09 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       21          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   40          inf        0.000                      0                   40           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 4.220ns (64.341%)  route 2.339ns (35.659%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/DFF1/Q_reg/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/debounce_0/inst/DFF1/Q_reg/Q
                         net (fo=3, routed)           0.680     1.136    design_1_i/debounce_0/inst/DFF1/Q1
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.124     1.260 r  design_1_i/debounce_0/inst/DFF1/Y_INST_0/O
                         net (fo=1, routed)           1.659     2.919    Y_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.640     6.559 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000     6.559    Y
    Y14                                                               r  Y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.808ns  (logic 0.766ns (20.117%)  route 3.042ns (79.883%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/Q
                         net (fo=4, routed)           1.163     1.681    design_1_i/debounce_0/inst/clk_enable/counter_reg[15]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     1.805 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5/O
                         net (fo=1, routed)           0.815     2.620    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1/O
                         net (fo=18, routed)          1.064     3.808    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.808ns  (logic 0.766ns (20.117%)  route 3.042ns (79.883%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/Q
                         net (fo=4, routed)           1.163     1.681    design_1_i/debounce_0/inst/clk_enable/counter_reg[15]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     1.805 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5/O
                         net (fo=1, routed)           0.815     2.620    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1/O
                         net (fo=18, routed)          1.064     3.808    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.669ns  (logic 0.766ns (20.876%)  route 2.903ns (79.124%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/Q
                         net (fo=4, routed)           1.163     1.681    design_1_i/debounce_0/inst/clk_enable/counter_reg[15]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     1.805 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5/O
                         net (fo=1, routed)           0.815     2.620    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1/O
                         net (fo=18, routed)          0.926     3.669    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.669ns  (logic 0.766ns (20.876%)  route 2.903ns (79.124%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/Q
                         net (fo=4, routed)           1.163     1.681    design_1_i/debounce_0/inst/clk_enable/counter_reg[15]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     1.805 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5/O
                         net (fo=1, routed)           0.815     2.620    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1/O
                         net (fo=18, routed)          0.926     3.669    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.669ns  (logic 0.766ns (20.876%)  route 2.903ns (79.124%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/Q
                         net (fo=4, routed)           1.163     1.681    design_1_i/debounce_0/inst/clk_enable/counter_reg[15]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     1.805 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5/O
                         net (fo=1, routed)           0.815     2.620    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1/O
                         net (fo=18, routed)          0.926     3.669    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.669ns  (logic 0.766ns (20.876%)  route 2.903ns (79.124%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/Q
                         net (fo=4, routed)           1.163     1.681    design_1_i/debounce_0/inst/clk_enable/counter_reg[15]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     1.805 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5/O
                         net (fo=1, routed)           0.815     2.620    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1/O
                         net (fo=18, routed)          0.926     3.669    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.511ns  (logic 0.766ns (21.817%)  route 2.745ns (78.183%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/Q
                         net (fo=4, routed)           1.163     1.681    design_1_i/debounce_0/inst/clk_enable/counter_reg[15]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     1.805 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5/O
                         net (fo=1, routed)           0.815     2.620    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1/O
                         net (fo=18, routed)          0.767     3.511    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.511ns  (logic 0.766ns (21.817%)  route 2.745ns (78.183%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/Q
                         net (fo=4, routed)           1.163     1.681    design_1_i/debounce_0/inst/clk_enable/counter_reg[15]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     1.805 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5/O
                         net (fo=1, routed)           0.815     2.620    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1/O
                         net (fo=18, routed)          0.767     3.511    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.511ns  (logic 0.766ns (21.817%)  route 2.745ns (78.183%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[15]/Q
                         net (fo=4, routed)           1.163     1.681    design_1_i/debounce_0/inst/clk_enable/counter_reg[15]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     1.805 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5/O
                         net (fo=1, routed)           0.815     2.620    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_5_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.124     2.744 r  design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1/O
                         net (fo=18, routed)          0.767     3.511    design_1_i/debounce_0/inst/clk_enable/counter[0]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/DFF0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/DFF0/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/DFF0/Q_reg/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debounce_0/inst/DFF0/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    design_1_i/debounce_0/inst/clk_enable/D
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  design_1_i/debounce_0/inst/clk_enable/Q_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    design_1_i/debounce_0/inst/DFF0/Q_reg_0
    SLICE_X43Y33         FDRE                                         r  design_1_i/debounce_0/inst/DFF0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/DFF0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/DFF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/DFF0/Q_reg/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debounce_0/inst/DFF0/Q_reg/Q
                         net (fo=2, routed)           0.181     0.322    design_1_i/debounce_0/inst/clk_enable/D
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.367 r  design_1_i/debounce_0/inst/clk_enable/Q_i_1__0/O
                         net (fo=1, routed)           0.000     0.367    design_1_i/debounce_0/inst/DFF1/Q_reg_0
    SLICE_X43Y33         FDRE                                         r  design_1_i/debounce_0/inst/DFF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[10]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    design_1_i/debounce_0/inst/clk_enable/counter_reg[10]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    design_1_i/debounce_0/inst/clk_enable/counter_reg[8]_i_1_n_5
    SLICE_X42Y34         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[2]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[2]/Q
                         net (fo=3, routed)           0.126     0.290    design_1_i/debounce_0/inst/clk_enable/counter_reg[2]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.400    design_1_i/debounce_0/inst/clk_enable/counter_reg[0]_i_2_n_5
    SLICE_X42Y32         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[6]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[6]/Q
                         net (fo=2, routed)           0.127     0.291    design_1_i/debounce_0/inst/clk_enable/counter_reg[6]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    design_1_i/debounce_0/inst/clk_enable/counter_reg[4]_i_1_n_5
    SLICE_X42Y33         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/DFF2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/DFF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/DFF2/Q_reg/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debounce_0/inst/DFF2/Q_reg/Q
                         net (fo=2, routed)           0.230     0.371    design_1_i/debounce_0/inst/clk_enable/Q2
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.416 r  design_1_i/debounce_0/inst/clk_enable/Q_i_1/O
                         net (fo=1, routed)           0.000     0.416    design_1_i/debounce_0/inst/DFF2/Q_reg_0
    SLICE_X43Y33         FDRE                                         r  design_1_i/debounce_0/inst/DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.274ns (64.976%)  route 0.148ns (35.024%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[14]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[14]/Q
                         net (fo=4, routed)           0.148     0.312    design_1_i/debounce_0/inst/clk_enable/counter_reg[14]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.422 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.422    design_1_i/debounce_0/inst/clk_enable/counter_reg[12]_i_1_n_5
    SLICE_X42Y35         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[10]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    design_1_i/debounce_0/inst/clk_enable/counter_reg[10]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.435 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    design_1_i/debounce_0/inst/clk_enable/counter_reg[8]_i_1_n_4
    SLICE_X42Y34         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[2]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[2]/Q
                         net (fo=3, routed)           0.126     0.290    design_1_i/debounce_0/inst/clk_enable/counter_reg[2]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.436 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.436    design_1_i/debounce_0/inst/clk_enable/counter_reg[0]_i_2_n_4
    SLICE_X42Y32         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debounce_0/inst/clk_enable/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debounce_0/inst/clk_enable/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[6]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[6]/Q
                         net (fo=2, routed)           0.127     0.291    design_1_i/debounce_0/inst/clk_enable/counter_reg[6]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  design_1_i/debounce_0/inst/clk_enable/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.437    design_1_i/debounce_0/inst/clk_enable/counter_reg[4]_i_1_n_4
    SLICE_X42Y33         FDRE                                         r  design_1_i/debounce_0/inst/clk_enable/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





