begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 1992, 1993  *	The Regents of the University of California.  All rights reserved.  *  * This software was developed by the Computer Systems Engineering group  * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and  * contributed to Berkeley.  *  * All advertising materials mentioning features or use of this software  * must display the following acknowledgement:  *	This product includes software developed by the University of  *	California, Lawrence Berkeley Laboratory.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. All advertising materials mentioning features or use of this software  *    must display the following acknowledgement:  *	This product includes software developed by the University of  *	California, Berkeley and its contributors.  * 4. Neither the name of the University nor the names of its contributors  *    may be used to endorse or promote products derived from this software  *    without specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  *	@(#)cache.c	8.2 (Berkeley) 10/30/93  *  * from: $Header: cache.c,v 1.12 93/10/31 05:27:47 torek Exp $ (LBL)  */
end_comment

begin_comment
comment|/*  * Cache routines.  *  * TODO:  *	- rework range flush  */
end_comment

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<machine/ctlreg.h>
end_include

begin_include
include|#
directive|include
file|<machine/pte.h>
end_include

begin_include
include|#
directive|include
file|<sparc/sparc/asm.h>
end_include

begin_include
include|#
directive|include
file|<sparc/sparc/cache.h>
end_include

begin_decl_stmt
name|enum
name|vactype
name|vactype
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|cachestats
name|cachestats
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Enable the cache.  * We need to clear out the valid bits first.  */
end_comment

begin_function
name|void
name|cache_enable
parameter_list|()
block|{
specifier|register
name|u_int
name|i
decl_stmt|,
name|lim
decl_stmt|,
name|ls
decl_stmt|,
name|ts
decl_stmt|;
name|ls
operator|=
name|cacheinfo
operator|.
name|c_linesize
expr_stmt|;
name|ts
operator|=
name|cacheinfo
operator|.
name|c_totalsize
expr_stmt|;
for|for
control|(
name|i
operator|=
name|AC_CACHETAGS
operator|,
name|lim
operator|=
name|i
operator|+
name|ts
init|;
name|i
operator|<
name|lim
condition|;
name|i
operator|+=
name|ls
control|)
name|sta
argument_list|(
name|i
argument_list|,
name|ASI_CONTROL
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|stba
argument_list|(
name|AC_SYSENABLE
argument_list|,
name|ASI_CONTROL
argument_list|,
name|lduba
argument_list|(
name|AC_SYSENABLE
argument_list|,
name|ASI_CONTROL
argument_list|)
operator||
name|SYSEN_CACHE
argument_list|)
expr_stmt|;
name|cacheinfo
operator|.
name|c_enabled
operator|=
literal|1
expr_stmt|;
name|printf
argument_list|(
literal|"%d byte (%d/line) write-through %cw flush cache enabled\n"
argument_list|,
name|ts
argument_list|,
name|ls
argument_list|,
name|cacheinfo
operator|.
name|c_hwflush
condition|?
literal|'h'
else|:
literal|'s'
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Flush the current context from the cache.  *  * This is done by writing to each cache line in the `flush context'  * address space (or, for hardware flush, once to each page in the  * hardware flush space, for all cache pages).  */
end_comment

begin_function
name|void
name|cache_flush_context
parameter_list|()
block|{
specifier|register
name|char
modifier|*
name|p
decl_stmt|;
specifier|register
name|int
name|i
decl_stmt|,
name|ls
decl_stmt|;
name|cachestats
operator|.
name|cs_ncxflush
operator|++
expr_stmt|;
name|p
operator|=
operator|(
name|char
operator|*
operator|)
literal|0
expr_stmt|;
comment|/* addresses 0..cacheinfo.c_totalsize will do fine */
if|if
condition|(
name|cacheinfo
operator|.
name|c_hwflush
condition|)
block|{
name|ls
operator|=
name|NBPG
expr_stmt|;
name|i
operator|=
name|cacheinfo
operator|.
name|c_totalsize
operator|>>
name|PGSHIFT
expr_stmt|;
for|for
control|(
init|;
operator|--
name|i
operator|>=
literal|0
condition|;
name|p
operator|+=
name|ls
control|)
name|sta
argument_list|(
name|p
argument_list|,
name|ASI_HWFLUSHCTX
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|ls
operator|=
name|cacheinfo
operator|.
name|c_linesize
expr_stmt|;
name|i
operator|=
name|cacheinfo
operator|.
name|c_totalsize
operator|>>
name|cacheinfo
operator|.
name|c_l2linesize
expr_stmt|;
for|for
control|(
init|;
operator|--
name|i
operator|>=
literal|0
condition|;
name|p
operator|+=
name|ls
control|)
name|sta
argument_list|(
name|p
argument_list|,
name|ASI_FLUSHCTX
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_comment
comment|/*  * Flush the given virtual segment from the cache.  *  * This is also done by writing to each cache line, except that  * now the addresses must include the virtual segment number, and  * we use the `flush segment' space.  *  * Again, for hardware, we just write each page (in hw-flush space).  */
end_comment

begin_function
name|void
name|cache_flush_segment
parameter_list|(
name|vseg
parameter_list|)
specifier|register
name|int
name|vseg
decl_stmt|;
block|{
specifier|register
name|int
name|i
decl_stmt|,
name|ls
decl_stmt|;
specifier|register
name|char
modifier|*
name|p
decl_stmt|;
name|cachestats
operator|.
name|cs_nsgflush
operator|++
expr_stmt|;
name|p
operator|=
operator|(
name|char
operator|*
operator|)
name|VSTOVA
argument_list|(
name|vseg
argument_list|)
expr_stmt|;
comment|/* seg..seg+sz rather than 0..sz */
if|if
condition|(
name|cacheinfo
operator|.
name|c_hwflush
condition|)
block|{
name|ls
operator|=
name|NBPG
expr_stmt|;
name|i
operator|=
name|cacheinfo
operator|.
name|c_totalsize
operator|>>
name|PGSHIFT
expr_stmt|;
for|for
control|(
init|;
operator|--
name|i
operator|>=
literal|0
condition|;
name|p
operator|+=
name|ls
control|)
name|sta
argument_list|(
name|p
argument_list|,
name|ASI_HWFLUSHSEG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|ls
operator|=
name|cacheinfo
operator|.
name|c_linesize
expr_stmt|;
name|i
operator|=
name|cacheinfo
operator|.
name|c_totalsize
operator|>>
name|cacheinfo
operator|.
name|c_l2linesize
expr_stmt|;
for|for
control|(
init|;
operator|--
name|i
operator|>=
literal|0
condition|;
name|p
operator|+=
name|ls
control|)
name|sta
argument_list|(
name|p
argument_list|,
name|ASI_FLUSHSEG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_comment
comment|/*  * Flush the given virtual page from the cache.  * (va is the actual address, and must be aligned on a page boundary.)  * Again we write to each cache line.  */
end_comment

begin_function
name|void
name|cache_flush_page
parameter_list|(
name|va
parameter_list|)
name|int
name|va
decl_stmt|;
block|{
specifier|register
name|int
name|i
decl_stmt|,
name|ls
decl_stmt|;
specifier|register
name|char
modifier|*
name|p
decl_stmt|;
name|cachestats
operator|.
name|cs_npgflush
operator|++
expr_stmt|;
name|p
operator|=
operator|(
name|char
operator|*
operator|)
name|va
expr_stmt|;
if|if
condition|(
name|cacheinfo
operator|.
name|c_hwflush
condition|)
name|sta
argument_list|(
name|p
argument_list|,
name|ASI_HWFLUSHPG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
else|else
block|{
name|ls
operator|=
name|cacheinfo
operator|.
name|c_linesize
expr_stmt|;
name|i
operator|=
name|NBPG
operator|>>
name|cacheinfo
operator|.
name|c_l2linesize
expr_stmt|;
for|for
control|(
init|;
operator|--
name|i
operator|>=
literal|0
condition|;
name|p
operator|+=
name|ls
control|)
name|sta
argument_list|(
name|p
argument_list|,
name|ASI_FLUSHPG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_comment
comment|/*  * Flush a range of virtual addresses (in the current context).  * The first byte is at (base&~PGOFSET) and the last one is just  * before byte (base+len).  *  * We choose the best of (context,segment,page) here.  */
end_comment

begin_function
name|void
name|cache_flush
parameter_list|(
name|base
parameter_list|,
name|len
parameter_list|)
name|caddr_t
name|base
decl_stmt|;
specifier|register
name|u_int
name|len
decl_stmt|;
block|{
specifier|register
name|int
name|i
decl_stmt|,
name|ls
decl_stmt|,
name|baseoff
decl_stmt|;
specifier|register
name|char
modifier|*
name|p
decl_stmt|;
comment|/* 	 * Figure out how much must be flushed. 	 * 	 * If we need to do 16 pages, we can do a segment in the same 	 * number of loop iterations.  We can also do the context.  If 	 * we would need to do two segments, do the whole context. 	 * This might not be ideal (e.g., fsck likes to do 65536-byte 	 * reads, which might not necessarily be aligned). 	 * 	 * We could try to be sneaky here and use the direct mapping 	 * to avoid flushing things `below' the start and `above' the 	 * ending address (rather than rounding to whole pages and 	 * segments), but I did not want to debug that now and it is 	 * not clear it would help much. 	 * 	 * (XXX the magic number 16 is now wrong, must review policy) 	 */
name|baseoff
operator|=
operator|(
name|int
operator|)
name|base
operator|&
name|PGOFSET
expr_stmt|;
name|i
operator|=
operator|(
name|baseoff
operator|+
name|len
operator|+
name|PGOFSET
operator|)
operator|>>
name|PGSHIFT
expr_stmt|;
name|cachestats
operator|.
name|cs_nraflush
operator|++
expr_stmt|;
ifdef|#
directive|ifdef
name|notyet
name|cachestats
operator|.
name|cs_ra
index|[
name|min
argument_list|(
name|i
argument_list|,
name|MAXCACHERANGE
argument_list|)
index|]
operator|++
expr_stmt|;
endif|#
directive|endif
if|if
condition|(
name|i
operator|<=
literal|15
condition|)
block|{
comment|/* cache_flush_page, for i pages */
name|p
operator|=
operator|(
name|char
operator|*
operator|)
operator|(
operator|(
name|int
operator|)
name|base
operator|&
operator|~
name|baseoff
operator|)
expr_stmt|;
if|if
condition|(
name|cacheinfo
operator|.
name|c_hwflush
condition|)
block|{
for|for
control|(
init|;
operator|--
name|i
operator|>=
literal|0
condition|;
name|p
operator|+=
name|NBPG
control|)
name|sta
argument_list|(
name|p
argument_list|,
name|ASI_HWFLUSHPG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|ls
operator|=
name|cacheinfo
operator|.
name|c_linesize
expr_stmt|;
name|i
operator|<<=
name|PGSHIFT
operator|-
name|cacheinfo
operator|.
name|c_l2linesize
expr_stmt|;
for|for
control|(
init|;
operator|--
name|i
operator|>=
literal|0
condition|;
name|p
operator|+=
name|ls
control|)
name|sta
argument_list|(
name|p
argument_list|,
name|ASI_FLUSHPG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
return|return;
block|}
name|baseoff
operator|=
operator|(
name|u_int
operator|)
name|base
operator|&
name|SGOFSET
expr_stmt|;
name|i
operator|=
operator|(
name|baseoff
operator|+
name|len
operator|+
name|SGOFSET
operator|)
operator|>>
name|SGSHIFT
expr_stmt|;
if|if
condition|(
name|i
operator|==
literal|1
condition|)
name|cache_flush_segment
argument_list|(
name|VA_VSEG
argument_list|(
name|base
argument_list|)
argument_list|)
expr_stmt|;
else|else
name|cache_flush_context
argument_list|()
expr_stmt|;
block|}
end_function

end_unit

