INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cesar/Documents/School/EECS 443/Projects/C8VHDL/C8VHDL.srcs/sources_1/imports/new/TYPES.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cesar/Documents/School/EECS 443/Projects/C8VHDL/C8VHDL.srcs/sources_1/new/utilityFunctions.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cesar/Documents/School/EECS 443/Projects/C8VHDL/C8VHDL.srcs/sources_1/new/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cesar/Documents/School/EECS 443/Projects/C8VHDL/C8VHDL.srcs/sim_1/new/RAM_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_SIM
