design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/semi_cpu,Main,RUN_2025.06.07_09.36.33,flow completed,0h4m1s0ms,0h2m58s0ms,5424479.166666667,0.0384,54244.79166666667,-1,58.1579,601.61,2034,0,0,0,0,0,0,0,0,0,0,0,53406,14406,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,40999487.0,0.0,38.66,51.52,2.36,15.06,0.0,6851,7973,72,1051,0,0,0,7369,49,3,82,449,628,801,129,1720,489,497,77,1401,451,2,827,2083,4764,32331.007999999994,0.000744,0.000208,1.2e-05,0.00095,0.000273,7.24e-08,0.0011,0.000325,7.76e-08,2.36,10.0,100.0,10,1,1,50,50,0.3,1,10,0.66,0,sky130_fd_sc_hd,AREA 0
