
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Sat Sep 27 00:00:36 2025

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
######################### Formality Setup File ###########################
set synopsys_auto_setup true
true
set_svf "/home/IC/Final_Project/Synthesis/dft/$top_module.svf"
Error: Cannot open file: /home/IC/Final_Project/Synthesis/dft/SYS_TOP.svf (FM-203)
0
###################################################################
########################### Variables #############################
###################################################################
set SSLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################### Reference Container ############################
# Read Reference Design Verilog Files
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/UART_TX_FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/UART_TX_FSM.v'
Created container 'Ref'
Current container set to 'Ref'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/UART_TX_Parity.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/UART_TX_Parity.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/UART_TX_Serializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/UART_TX_Serializer.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/UART_TX_Top.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/UART_TX_Top.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/UART_RX_deserializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/UART_RX_deserializer.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/UART_RX_edge_counter.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/UART_RX_edge_counter.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/UART_RX_FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/UART_RX_FSM.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/UART_RX_parity_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/UART_RX_parity_check.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/UART_RX_sampler.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/UART_RX_sampler.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/UART_RX_start_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/UART_RX_start_check.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/UART_RX_stop_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/UART_RX_stop_check.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/UART_RX_Top.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/UART_RX_Top.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/UART_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/UART_TOP.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/SYS_CTRL.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/SYS_CTRL.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/ALU.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/ALU.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/RegFile.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/RegFile.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/DATA_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/DATA_SYNC.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/PULSE_GEN.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/PULSE_GEN.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_BIT_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_BIT_SYNC.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_MEM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_MEM.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_RD.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_RD.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_WR.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_WR.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_TOP.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/Clk_Divider.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/Clk_Divider.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/CLK_GATE.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/CLK_GATE.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/RST_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/RST_SYNC.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/CLKDIV_MUX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/CLKDIV_MUX.v'
1
read_verilog -container Ref "/home/IC/Final_Project/Synthesis/RTL/SYS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/Synthesis/RTL/SYS_TOP.v'
1
# Read Reference technology libraries
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Reference Design 
set_reference_design $top_module
Reference design set to 'Ref:/WORK/SYS_TOP'
1
set_top $top_module
Setting top design to 'Ref:/WORK/SYS_TOP'
Status:   Elaborating design SYS_TOP   ...  
Status:   Elaborating design RST_SYNC  NUM_STAGES=2 ...  
Information: Created design named 'RST_SYNC_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design DATA_SYNC  NUM_STAGES=2, BUS_WIDTH=8 ...  
Information: Created design named 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design PULSE_GEN   ...  
Status:   Elaborating design ASYNC_FIFO_TOP  DATA_WIDTH=8, DEPTH=8 ...  
Information: Created design named 'ASYNC_FIFO_TOP_DATA_WIDTH8_DEPTH8'. (FE-LINK-13)
Status:   Elaborating design ASYNC_FIFO_MEM  DATA_WIDTH=8, DEPTH=8 ...  
Information: Created design named 'ASYNC_FIFO_MEM_DATA_WIDTH8_DEPTH8'. (FE-LINK-13)
Status:   Elaborating design ASYNC_FIFO_BIT_SYNC  B_WIDTH=3, STAGES=2 ...  
Information: Created design named 'ASYNC_FIFO_BIT_SYNC_B_WIDTH3_STAGES2'. (FE-LINK-13)
Status:   Elaborating design ASYNC_FIFO_WR  B_WIDTH=3 ...  
Information: Created design named 'ASYNC_FIFO_WR_B_WIDTH3'. (FE-LINK-13)
Status:   Elaborating design ASYNC_FIFO_RD  B_WIDTH=3 ...  
Information: Created design named 'ASYNC_FIFO_RD_B_WIDTH3'. (FE-LINK-13)
Status:   Elaborating design Clk_Divider   ...  
Status:   Elaborating design CLKDIV_MUX   ...  
Status:   Elaborating design UART_TOP   ...  
Status:   Elaborating design UART_TX_Top   ...  
Status:   Elaborating design UART_Parity   ...  
Status:   Elaborating design UART_FSM   ...  
Status:   Elaborating design UART_Serializer   ...  
Status:   Elaborating design UART_RX_Top   ...  
Status:   Elaborating design UART_RX_deserializer   ...  
Status:   Elaborating design UART_RX_edge_counter   ...  
Status:   Elaborating design UART_RX_sampler   ...  
Status:   Elaborating design UART_RX_parity_check   ...  
Status:   Elaborating design UART_RX_start_check   ...  
Status:   Elaborating design UART_RX_stop_check   ...  
Status:   Elaborating design UART_RX_FSM   ...  
Status:   Elaborating design SYS_CTRL   ...  
Status:   Elaborating design RegFile  DEPTH=16, WIDTH=8 ...  
Information: Created design named 'RegFile_DEPTH16_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design ALU  WIDTH=8 ...  
Information: Created design named 'ALU_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design CLK_GATE   ...  
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Ref:/WORK/SYS_TOP'
Reference design set to 'Ref:/WORK/SYS_TOP'
1
######################## Implementation Container #########################
# Read Implementation Design Files
read_verilog -container Imp -netlist "/home/IC/Final_Project/DFT/dft/netlists/$top_module.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_Project/DFT/dft/netlists/SYS_TOP.v'
Created container 'Imp'
Current container set to 'Imp'
1
# Read Implementation technology libraries
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Implementation Design
set_implementation_design $top_module
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
set_top $top_module
Setting top design to 'Imp:/WORK/SYS_TOP'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/SYS_TOP'
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
########################## Don't verify ###########################
# do not verify scan out ports as a compare point 
# As it is existed only after synthesis and not existed in the RTL
#scan_out
set_dont_verify_points -type port Ref:/WORK/*/SO
Error: Unknown name: 'Ref:/WORK/*/SO' (FM-036)
0
set_dont_verify_points -type port Imp:/WORK/*/SO
Error: Unknown name: 'Imp:/WORK/*/SO' (FM-036)
0
############################# contants #############################
# all atpg enable (test_mode, scan_enable) are zero during formal compare
#test_mode
set_constant Ref:/WORK/*/test_mode 0
Error: Unknown name: 'Ref:/WORK/*/test_mode' (FM-036)
0
set_constant Imp:/WORK/*/test_mode 0
Set 'Imp:/WORK/SYS_TOP/test_mode' to constant 0
1
#scan_enable
set_constant Ref:/WORK/*/SE 0
Error: Unknown name: 'Ref:/WORK/*/SE' (FM-036)
0
set_constant Imp:/WORK/*/SE 0
Set 'Imp:/WORK/SYS_TOP/SE' to constant 0
1
########################### matching Compare points ##########################
match
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
Status:  Checking designs...
    Warning: 0 (12) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Matching...
    
*********************************** Matching Results ***********************************    
 366 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(4) Unmatched reference(implementation) compare points    
 0(2) Unmatched reference(implementation) primary inputs, black-box outputs    
 2(6) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Input ports (Port)                                                        0           2    
 Output ports (Port)                                                       0           4    
****************************************************************************************

1
################################# verify #####################################
set successful [verify]
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
    
*********************************** Matching Results ***********************************    
 366 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(4) Unmatched reference(implementation) compare points    
 0(2) Unmatched reference(implementation) primary inputs, black-box outputs    
 2(6) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Input ports (Port)                                                        0           2    
 Output ports (Port)                                                       0           4    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: Ref:/WORK/SYS_TOP
 Implementation design: Imp:/WORK/SYS_TOP
 366 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       3     362       1     366
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
report_passing_points    > "reports/passing_points.rpt"
report_failing_points    > "reports/failing_points.rpt"
report_aborted_points    > "reports/aborted_points.rpt"
report_unverified_points > "reports/unverified_points.rpt"
start_gui
     1  source -echo -verbose dft_fm_script.tcl
1
1
fm_shell (verify)> 
Maximum memory usage for this session: 456876 KB
CPU usage for this session: 11.2 seconds
Current time: Sat Sep 27 00:01:03 2025
Elapsed time: 37 seconds

Thank you for using Formality (R)!
