// Seed: 681474876
module module_0 #(
    parameter id_3 = 32'd4
) (
    id_1
);
  input wire id_1;
  uwire id_2 = 1;
  assign id_2 = id_2;
  assign id_2 = 1;
  logic _id_3;
  logic [7:0][id_3] id_4;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1
);
  logic id_3;
  module_0 modCall_1 (id_3);
  wire id_4;
  parameter id_5 = -1'b0;
  parameter id_6 = -1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  or primCall (id_12, id_8, id_7, id_5, id_9, id_4, id_13, id_11);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (id_12);
endmodule
