$date
	Wed Nov 19 13:39:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ctrl_unit_rv32i $end
$var wire 2 ! cu_storetype_tb [1:0] $end
$var wire 1 " cu_store_tb $end
$var wire 1 # cu_sltype_tb $end
$var wire 2 $ cu_shiftype_tb [1:0] $end
$var wire 1 % cu_rdwrite_tb $end
$var wire 2 & cu_rdtype_tb [1:0] $end
$var wire 3 ' cu_loadtype_tb [2:0] $end
$var wire 3 ( cu_immtype_tb [2:0] $end
$var wire 2 ) cu_gatype_tb [1:0] $end
$var wire 3 * cu_branchtype_tb [2:0] $end
$var wire 1 + cu_branch_tb $end
$var wire 1 , cu_adtype_tb $end
$var wire 1 - cu_PCtype_tb $end
$var wire 2 . cu_ALUtype_tb [1:0] $end
$var wire 1 / cu_ALU2src_tb $end
$var wire 1 0 cu_ALU1src_tb $end
$var reg 3 1 funct3_tb [2:0] $end
$var reg 7 2 funct7_tb [6:0] $end
$var reg 7 3 opcode_tb [6:0] $end
$scope module uut $end
$var wire 3 4 funct3 [2:0] $end
$var wire 7 5 funct7 [6:0] $end
$var wire 7 6 opcode [6:0] $end
$var reg 1 0 cu_ALU1src $end
$var reg 1 / cu_ALU2src $end
$var reg 2 7 cu_ALUtype [1:0] $end
$var reg 1 - cu_PCtype $end
$var reg 1 , cu_adtype $end
$var reg 1 + cu_branch $end
$var reg 3 8 cu_branchtype [2:0] $end
$var reg 2 9 cu_gatype [1:0] $end
$var reg 3 : cu_immtype [2:0] $end
$var reg 3 ; cu_loadtype [2:0] $end
$var reg 2 < cu_rdtype [1:0] $end
$var reg 1 % cu_rdwrite $end
$var reg 2 = cu_shiftype [1:0] $end
$var reg 1 # cu_sltype $end
$var reg 1 " cu_store $end
$var reg 2 > cu_storetype [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 >
b0 =
b0 <
b10 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
00
0/
b0 .
0-
0,
0+
b0 *
b0 )
b0 (
b10 '
b0 &
0%
b0 $
0#
0"
b0 !
$end
#10000
1%
b110011 3
b110011 6
#20000
1,
1%
b100000 2
b100000 5
#30000
b10 .
b10 7
1%
0,
b0 2
b0 5
b1 1
b1 4
#40000
1#
1%
b11 .
b11 7
b11 1
b11 4
#50000
b10 )
b10 9
1%
0#
b1 .
b1 7
b100 1
b100 4
#60000
b1 $
b1 =
1%
b0 )
b0 9
b10 .
b10 7
b101 1
b101 4
#70000
1%
b11 $
b11 =
b10 .
b10 7
b100000 2
b100000 5
#80000
1/
1%
b0 $
b0 =
b0 .
b0 7
b0 2
b0 5
b0 1
b0 4
b10011 3
b10011 6
#90000
b10 )
b10 9
b1 .
b1 7
1%
1/
b100 1
b100 4
#100000
b1 &
b1 <
1%
b0 )
b0 9
b0 .
b0 7
1/
b10 1
b10 4
b11 3
b11 6
#110000
b11 '
b11 ;
1%
b1 &
b1 <
1/
b11 1
b11 4
#120000
b10 !
b10 >
1"
b1 (
b1 :
b10 '
b10 ;
0%
b0 &
b0 <
1/
b10 1
b10 4
b100011 3
b100011 6
#130000
b0 !
b0 >
1"
b1 (
b1 :
1/
b0 1
b0 4
#140000
1-
1+
10
0"
b10 (
b10 :
1/
b1100011 3
b1100011 6
#150000
b101 *
b101 8
1-
1+
b10 (
b10 :
1/
10
b1 1
b1 4
#160000
1%
b11 &
b11 <
0-
b0 *
b0 8
0+
b11 (
b11 :
1/
00
b110111 3
b110111 6
#170000
10
1%
b0 &
b0 <
b11 (
b11 :
1/
b10111 3
b10111 6
#180000
1-
1+
b10 &
b10 <
1%
b100 (
b100 :
1/
10
b1101111 3
b1101111 6
#190000
1-
1+
1%
b10 &
b10 <
b0 (
b0 :
1/
00
b1100111 3
b1100111 6
#200000
