// Seed: 375741008
macromodule module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  final @(negedge 1'h0 or posedge 1'd0) id_1 = 1'b0;
  assign module_2.id_1 = 0;
  assign id_2 = id_2;
  always id_1 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    output logic id_0
);
  assign id_0 = 1;
  initial id_0 <= id_2 - 1;
  id_3(
      1, 1
  );
  assign id_2 = id_2;
  wire id_4, id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    output tri id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri1 id_3
    , id_9,
    input uwire id_4,
    output wor id_5,
    input supply1 id_6,
    output supply1 id_7
);
  wire id_10, id_11;
  tri id_12, id_13, id_14;
  wire id_15;
  genvar id_16;
  module_0 modCall_1 (id_15);
  id_17(
      .id_0(1)
  );
  wand id_18 = 1;
  wire id_19, id_20;
  wire id_21, id_22;
  id_23(
      1, id_14, id_11, id_10
  );
  tri1 id_24, id_25;
  assign id_12 = 1;
  wire id_26;
  always $display(id_24, id_25, 1);
  wire id_27 = id_27;
endmodule
