
*** Running vivado
    with args -log zsys_axis_fb_conv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_axis_fb_conv_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source zsys_axis_fb_conv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/parallels/zynqberry_0/zynqberry_ip_2019-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top zsys_axis_fb_conv_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2016.195 ; gain = 200.715 ; free physical = 27084 ; free virtual = 31003
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_axis_fb_conv_0_0' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ip/zsys_axis_fb_conv_0_0/synth/zsys_axis_fb_conv_0_0.vhd:73]
	Parameter C_FB_MODE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axis_fb_conv_v1_0' declared at '/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/83c4/src/axis_fb_conv_v1_0.vhd:21' bound to instance 'U0' of component 'axis_fb_conv_v1_0' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ip/zsys_axis_fb_conv_0_0/synth/zsys_axis_fb_conv_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axis_fb_conv_v1_0' [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/83c4/src/axis_fb_conv_v1_0.vhd:47]
	Parameter C_FB_MODE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_fb_conv_v1_0' (1#1) [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ipshared/83c4/src/axis_fb_conv_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'zsys_axis_fb_conv_0_0' (2#1) [/home/parallels/zynqberry_0/zynqberry_0.srcs/sources_1/bd/zsys/ip/zsys_axis_fb_conv_0_0/synth/zsys_axis_fb_conv_0_0.vhd:73]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_aresetn
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2081.914 ; gain = 266.434 ; free physical = 27046 ; free virtual = 30966
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2081.914 ; gain = 266.434 ; free physical = 27128 ; free virtual = 31049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2081.914 ; gain = 266.434 ; free physical = 27128 ; free virtual = 31049
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2081.914 ; gain = 0.000 ; free physical = 27122 ; free virtual = 31043
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.758 ; gain = 0.000 ; free physical = 27074 ; free virtual = 30995
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2169.727 ; gain = 2.969 ; free physical = 27143 ; free virtual = 31064
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27190 ; free virtual = 31109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27190 ; free virtual = 31109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27190 ; free virtual = 31109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27191 ; free virtual = 31110
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design zsys_axis_fb_conv_0_0 has an empty top module
WARNING: [Synth 8-3331] design zsys_axis_fb_conv_0_0 has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design zsys_axis_fb_conv_0_0 has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design zsys_axis_fb_conv_0_0 has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design zsys_axis_fb_conv_0_0 has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design zsys_axis_fb_conv_0_0 has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design zsys_axis_fb_conv_0_0 has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design zsys_axis_fb_conv_0_0 has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design zsys_axis_fb_conv_0_0 has unconnected port s_axis_tdata[24]
WARNING: [Synth 8-3331] design zsys_axis_fb_conv_0_0 has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design zsys_axis_fb_conv_0_0 has unconnected port s_axis_aresetn
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27170 ; free virtual = 31091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27990 ; free virtual = 31924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27990 ; free virtual = 31924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27989 ; free virtual = 31923
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27822 ; free virtual = 31764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27821 ; free virtual = 31764
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27821 ; free virtual = 31764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27821 ; free virtual = 31764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27821 ; free virtual = 31764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27821 ; free virtual = 31764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27821 ; free virtual = 31764
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2169.727 ; gain = 266.434 ; free physical = 27881 ; free virtual = 31816
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2169.727 ; gain = 354.246 ; free physical = 27881 ; free virtual = 31815
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2169.727 ; gain = 0.000 ; free physical = 27873 ; free virtual = 31808
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.508 ; gain = 0.000 ; free physical = 27851 ; free virtual = 31786
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2177.508 ; gain = 590.336 ; free physical = 27971 ; free virtual = 31905
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.508 ; gain = 0.000 ; free physical = 27971 ; free virtual = 31905
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/parallels/zynqberry_0/zynqberry_0.runs/zsys_axis_fb_conv_0_0_synth_1/zsys_axis_fb_conv_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zsys_axis_fb_conv_0_0, cache-ID = cdf16e12973b1502
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.508 ; gain = 0.000 ; free physical = 27944 ; free virtual = 31878
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/parallels/zynqberry_0/zynqberry_0.runs/zsys_axis_fb_conv_0_0_synth_1/zsys_axis_fb_conv_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zsys_axis_fb_conv_0_0_utilization_synth.rpt -pb zsys_axis_fb_conv_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 21 21:11:34 2020...
