# RISC-V Tests Workload

## Description

OpenXiangshan's fork of RISC-V instruction set architecture (ISA) tests for verifying processor compliance. These tests validate the correct implementation of RISC-V instructions across different extensions and modes.

This is an AM workload.
