<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\impl\gwsynthesis\Z80_goauld.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\Z80_goauld.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Apr  9 17:00:25 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>11700</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7439</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>52</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>17</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1448</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>bus_reset_n </td>
</tr>
<tr>
<td>clock_audio</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>vdp4/clk_audio </td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>VideoDLClk </td>
</tr>
<tr>
<td>clock_3m6</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>bus_clk_3m6 </td>
</tr>
<tr>
<td>clock_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clock_108m</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>ex_clk_27m </td>
<td>clock_27m</td>
<td>clk_108m </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>4.630</td>
<td>0.000</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clk_main/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clk_main/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clk_main/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock_audio</td>
<td>3.600(MHz)</td>
<td>438.251(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_27m</td>
<td>27.000(MHz)</td>
<td>84.437(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clock_108m</td>
<td>108.000(MHz)</td>
<td style="color: #FF0000;" class = "error">74.889(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clock_reset!</h4>
<h4>No timing paths to get frequency of clock_VideoDLClk!</h4>
<h4>No timing paths to get frequency of clock_3m6!</h4>
<h4>No timing paths to get frequency of clk_main/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_main/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_main/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_3m6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_3m6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Setup</td>
<td>-10.538</td>
<td>17</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 200 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.094</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>state_demux_0_s6/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>13.318</td>
</tr>
<tr>
<td>2</td>
<td>0.318</td>
<td>cpu1/RD_s0/Q</td>
<td>vdp4/io_state_r_s7/D</td>
<td>clock_108m:[F]</td>
<td>clock_27m:[R]</td>
<td>4.630</td>
<td>-3.055</td>
<td>7.296</td>
</tr>
<tr>
<td>3</td>
<td>0.641</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/cs_latch_0_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-3.058</td>
<td>11.606</td>
</tr>
<tr>
<td>4</td>
<td>0.717</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_7_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.455</td>
</tr>
<tr>
<td>5</td>
<td>0.724</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_6_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.448</td>
</tr>
<tr>
<td>6</td>
<td>0.754</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_5_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.418</td>
</tr>
<tr>
<td>7</td>
<td>0.779</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuReq_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-3.058</td>
<td>11.468</td>
</tr>
<tr>
<td>8</td>
<td>0.786</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_1_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.386</td>
</tr>
<tr>
<td>9</td>
<td>0.808</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_3_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.364</td>
</tr>
<tr>
<td>10</td>
<td>0.822</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
<td>cpu1/u0/IR_2_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>5.310</td>
</tr>
<tr>
<td>11</td>
<td>0.845</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_3_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.327</td>
</tr>
<tr>
<td>12</td>
<td>0.871</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.353</td>
</tr>
<tr>
<td>13</td>
<td>0.936</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_1_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.236</td>
</tr>
<tr>
<td>14</td>
<td>0.955</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuWrt_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-3.058</td>
<td>11.292</td>
</tr>
<tr>
<td>15</td>
<td>0.988</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_7_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.185</td>
</tr>
<tr>
<td>16</td>
<td>1.162</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_5_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.011</td>
</tr>
<tr>
<td>17</td>
<td>1.242</td>
<td>vdp4/u_v9958/IRAMADR_12_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>4.889</td>
</tr>
<tr>
<td>18</td>
<td>1.301</td>
<td>vdp4/u_v9958/IRAMADR_11_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>4.831</td>
</tr>
<tr>
<td>19</td>
<td>1.404</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_2_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.769</td>
</tr>
<tr>
<td>20</td>
<td>1.424</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>4.707</td>
</tr>
<tr>
<td>21</td>
<td>1.551</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_2_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.621</td>
</tr>
<tr>
<td>22</td>
<td>1.555</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_0_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.618</td>
</tr>
<tr>
<td>23</td>
<td>1.558</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_4_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.614</td>
</tr>
<tr>
<td>24</td>
<td>1.580</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_0_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.592</td>
</tr>
<tr>
<td>25</td>
<td>1.587</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_4_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.586</td>
</tr>
<tr>
<td>26</td>
<td>1.654</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>4.477</td>
</tr>
<tr>
<td>27</td>
<td>1.685</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>4.446</td>
</tr>
<tr>
<td>28</td>
<td>1.777</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
<td>cpu1/u0/IR_3_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>4.354</td>
</tr>
<tr>
<td>29</td>
<td>1.803</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_6_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.369</td>
</tr>
<tr>
<td>30</td>
<td>1.833</td>
<td>vdp4/u_v9958/IRAMADR_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>4.299</td>
</tr>
<tr>
<td>31</td>
<td>2.030</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
<td>cpu1/u0/IR_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>4.101</td>
</tr>
<tr>
<td>32</td>
<td>2.063</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>4.069</td>
</tr>
<tr>
<td>33</td>
<td>2.070</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuAdr_0_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-3.058</td>
<td>10.178</td>
</tr>
<tr>
<td>34</td>
<td>2.103</td>
<td>vdp4/u_v9958/IRAMADR_15_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>4.028</td>
</tr>
<tr>
<td>35</td>
<td>2.131</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/cs_latch_1_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-3.058</td>
<td>10.116</td>
</tr>
<tr>
<td>36</td>
<td>2.141</td>
<td>vdp4/u_v9958/IRAMADR_10_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>3.990</td>
</tr>
<tr>
<td>37</td>
<td>2.312</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>3.819</td>
</tr>
<tr>
<td>38</td>
<td>2.327</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
<td>cpu1/u0/IR_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>3.804</td>
</tr>
<tr>
<td>39</td>
<td>2.332</td>
<td>vdp4/u_v9958/IRAMADR_5_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>3.799</td>
</tr>
<tr>
<td>40</td>
<td>2.525</td>
<td>vdp4/u_v9958/IRAMADR_6_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>3.606</td>
</tr>
<tr>
<td>41</td>
<td>2.619</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
<td>cpu1/u0/IR_4_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>3.512</td>
</tr>
<tr>
<td>42</td>
<td>1.317</td>
<td>cpu1/RD_s0/Q</td>
<td>ex_bus_rd_n_ff_s1/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.003</td>
<td>3.275</td>
</tr>
<tr>
<td>43</td>
<td>2.690</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
<td>cpu1/u0/IR_6_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>3.442</td>
</tr>
<tr>
<td>44</td>
<td>1.366</td>
<td>cpu1/RD_s0/Q</td>
<td>state_iso_0_s2/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.003</td>
<td>3.226</td>
</tr>
<tr>
<td>45</td>
<td>2.764</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
<td>cpu1/u0/IR_7_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>3.368</td>
</tr>
<tr>
<td>46</td>
<td>2.851</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
<td>cpu1/u0/IR_5_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>3.281</td>
</tr>
<tr>
<td>47</td>
<td>2.882</td>
<td>vdp4/u_v9958/n1524_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>3.250</td>
</tr>
<tr>
<td>48</td>
<td>3.060</td>
<td>vdp4/u_v9958/n1524_s0/Q</td>
<td>memory_ctrl/vram/MemDin_10_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>3.072</td>
</tr>
<tr>
<td>49</td>
<td>3.067</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/off_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>3.065</td>
</tr>
<tr>
<td>50</td>
<td>3.265</td>
<td>vdp4/u_v9958/n1524_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.866</td>
</tr>
<tr>
<td>51</td>
<td>3.287</td>
<td>vdp4/u_v9958/n1524_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.844</td>
</tr>
<tr>
<td>52</td>
<td>3.328</td>
<td>vdp4/u_v9958/n1524_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.804</td>
</tr>
<tr>
<td>53</td>
<td>3.328</td>
<td>vdp4/u_v9958/n1524_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.803</td>
</tr>
<tr>
<td>54</td>
<td>3.328</td>
<td>vdp4/u_v9958/n1524_s0/Q</td>
<td>memory_ctrl/vram/MemDin_14_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.803</td>
</tr>
<tr>
<td>55</td>
<td>3.328</td>
<td>vdp4/u_v9958/n1461_s0/Q</td>
<td>memory_ctrl/vram/MemDin_8_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.803</td>
</tr>
<tr>
<td>56</td>
<td>3.331</td>
<td>vdp4/u_v9958/n1524_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.800</td>
</tr>
<tr>
<td>57</td>
<td>3.342</td>
<td>vdp4/u_v9958/n1461_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.789</td>
</tr>
<tr>
<td>58</td>
<td>3.419</td>
<td>vdp4/u_v9958/n1524_s0/Q</td>
<td>memory_ctrl/vram/MemDin_9_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.713</td>
</tr>
<tr>
<td>59</td>
<td>3.459</td>
<td>vdp4/u_v9958/n1524_s0/Q</td>
<td>memory_ctrl/vram/MemDin_13_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.672</td>
</tr>
<tr>
<td>60</td>
<td>3.486</td>
<td>vdp4/u_v9958/n1524_s0/Q</td>
<td>memory_ctrl/vram/MemDin_15_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.645</td>
</tr>
<tr>
<td>61</td>
<td>3.509</td>
<td>vdp4/u_v9958/n1524_s0/Q</td>
<td>memory_ctrl/vram/MemDin_11_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.622</td>
</tr>
<tr>
<td>62</td>
<td>3.572</td>
<td>vdp4/u_v9958/n1457_s0/Q</td>
<td>memory_ctrl/vram/MemDin_12_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.559</td>
</tr>
<tr>
<td>63</td>
<td>3.572</td>
<td>vdp4/u_v9958/n1457_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.559</td>
</tr>
<tr>
<td>64</td>
<td>3.629</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.596</td>
</tr>
<tr>
<td>65</td>
<td>3.696</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.528</td>
</tr>
<tr>
<td>66</td>
<td>3.708</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.516</td>
</tr>
<tr>
<td>67</td>
<td>3.708</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.516</td>
</tr>
<tr>
<td>68</td>
<td>3.753</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.472</td>
</tr>
<tr>
<td>69</td>
<td>3.753</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.472</td>
</tr>
<tr>
<td>70</td>
<td>3.848</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuAdr_1_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-3.058</td>
<td>8.399</td>
</tr>
<tr>
<td>71</td>
<td>3.851</td>
<td>vdp4/u_v9958/PRAMWE_N_s1/Q</td>
<td>memory_ctrl/sdram_write_s1/RESET</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.281</td>
</tr>
<tr>
<td>72</td>
<td>3.851</td>
<td>vdp4/u_v9958/PRAMWE_N_s1/Q</td>
<td>memory_ctrl/sdram_read_s1/RESET</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.281</td>
</tr>
<tr>
<td>73</td>
<td>3.861</td>
<td>vdp4/u_v9958/IRAMADR_6_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_6_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.270</td>
</tr>
<tr>
<td>74</td>
<td>3.880</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.344</td>
</tr>
<tr>
<td>75</td>
<td>3.883</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.341</td>
</tr>
<tr>
<td>76</td>
<td>3.890</td>
<td>vdp4/u_v9958/IRAMADR_11_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_11_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.241</td>
</tr>
<tr>
<td>77</td>
<td>3.892</td>
<td>vdp4/u_v9958/IRAMADR_12_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_12_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.240</td>
</tr>
<tr>
<td>78</td>
<td>3.950</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.181</td>
</tr>
<tr>
<td>79</td>
<td>1.977</td>
<td>cpu1/RD_s0/Q</td>
<td>state_iso_1_s5/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.003</td>
<td>2.615</td>
</tr>
<tr>
<td>80</td>
<td>4.027</td>
<td>vdp4/u_v9958/IRAMADR_5_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_5_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.104</td>
</tr>
<tr>
<td>81</td>
<td>4.043</td>
<td>vdp4/u_v9958/IRAMADR_3_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_3_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.088</td>
</tr>
<tr>
<td>82</td>
<td>4.043</td>
<td>vdp4/u_v9958/IRAMADR_7_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_7_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.088</td>
</tr>
<tr>
<td>83</td>
<td>4.052</td>
<td>vdp4/u_v9958/IRAMADR_1_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.079</td>
</tr>
<tr>
<td>84</td>
<td>4.058</td>
<td>vdp4/u_v9958/IRAMADR_2_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_2_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.074</td>
</tr>
<tr>
<td>85</td>
<td>4.078</td>
<td>vdp4/u_v9958/U_INTERRUPT/FF_HSYNC_INT_N_s1/Q</td>
<td>cpu1/u0/INT_s_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.053</td>
</tr>
<tr>
<td>86</td>
<td>4.100</td>
<td>vdp4/u_v9958/IRAMADR_9_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_9_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.031</td>
</tr>
<tr>
<td>87</td>
<td>4.106</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_8_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>2.025</td>
</tr>
<tr>
<td>88</td>
<td>4.116</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_3_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>2.718</td>
</tr>
<tr>
<td>89</td>
<td>4.119</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_4_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>2.715</td>
</tr>
<tr>
<td>90</td>
<td>4.119</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_5_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>2.715</td>
</tr>
<tr>
<td>91</td>
<td>4.119</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_6_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>2.715</td>
</tr>
<tr>
<td>92</td>
<td>4.119</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_7_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>2.715</td>
</tr>
<tr>
<td>93</td>
<td>4.194</td>
<td>vdp4/u_v9958/IRAMADR_4_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_4_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>1.937</td>
</tr>
<tr>
<td>94</td>
<td>4.300</td>
<td>vdp4/u_v9958/IRAMADR_10_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_10_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>1.831</td>
</tr>
<tr>
<td>95</td>
<td>4.300</td>
<td>vdp4/u_v9958/IRAMADR_15_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_15_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>1.831</td>
</tr>
<tr>
<td>96</td>
<td>4.323</td>
<td>vdp4/u_v9958/IRAMADR_13_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_13_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>1.809</td>
</tr>
<tr>
<td>97</td>
<td>4.338</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/IORQ_n_i_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>2.496</td>
</tr>
<tr>
<td>98</td>
<td>4.366</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_2_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>2.467</td>
</tr>
<tr>
<td>99</td>
<td>4.369</td>
<td>cpu1/RD_s5/I1</td>
<td>cpu1/RD_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>2.465</td>
</tr>
<tr>
<td>100</td>
<td>4.377</td>
<td>vdp4/u_v9958/IRAMADR_14_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_14_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>3.058</td>
<td>1.754</td>
</tr>
<tr>
<td>101</td>
<td>4.395</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_0_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>2.438</td>
</tr>
<tr>
<td>102</td>
<td>4.579</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.645</td>
</tr>
<tr>
<td>103</td>
<td>4.596</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_1_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.649</td>
</tr>
<tr>
<td>104</td>
<td>4.598</td>
<td>cpu1/WR_n_i_s5/I2</td>
<td>cpu1/WR_n_i_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>2.235</td>
</tr>
<tr>
<td>105</td>
<td>4.620</td>
<td>cpu1/MREQ_s12/I2</td>
<td>cpu1/MREQ_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>2.214</td>
</tr>
<tr>
<td>106</td>
<td>4.630</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_6_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.615</td>
</tr>
<tr>
<td>107</td>
<td>4.683</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_2_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.562</td>
</tr>
<tr>
<td>108</td>
<td>4.727</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_4_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.518</td>
</tr>
<tr>
<td>109</td>
<td>4.766</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_1_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>2.068</td>
</tr>
<tr>
<td>110</td>
<td>4.780</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_7_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.465</td>
</tr>
<tr>
<td>111</td>
<td>4.817</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_0_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.428</td>
</tr>
<tr>
<td>112</td>
<td>4.864</td>
<td>memory_ctrl/vram/busy_s5/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.360</td>
</tr>
<tr>
<td>113</td>
<td>4.865</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_5_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.380</td>
</tr>
<tr>
<td>114</td>
<td>4.871</td>
<td>clk_falling_3m6_s0/I0</td>
<td>cpu1/Wait_s_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>1.963</td>
</tr>
<tr>
<td>115</td>
<td>4.872</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_13_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.373</td>
</tr>
<tr>
<td>116</td>
<td>2.452</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ex_bus_wr_n_ff_s1/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.003</td>
<td>2.140</td>
</tr>
<tr>
<td>117</td>
<td>4.949</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.296</td>
</tr>
<tr>
<td>118</td>
<td>4.964</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.260</td>
</tr>
<tr>
<td>119</td>
<td>4.967</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_3_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.278</td>
</tr>
<tr>
<td>120</td>
<td>5.040</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.184</td>
</tr>
<tr>
<td>121</td>
<td>5.052</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.172</td>
</tr>
<tr>
<td>122</td>
<td>5.073</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_9_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.171</td>
</tr>
<tr>
<td>123</td>
<td>5.073</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_10_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.171</td>
</tr>
<tr>
<td>124</td>
<td>5.110</td>
<td>dn1/n9_s0/Q</td>
<td>dn1/n7_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.115</td>
</tr>
<tr>
<td>125</td>
<td>5.115</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_15_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.130</td>
</tr>
<tr>
<td>126</td>
<td>5.125</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_14_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.120</td>
</tr>
<tr>
<td>127</td>
<td>5.146</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_12_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.098</td>
</tr>
<tr>
<td>128</td>
<td>5.152</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_8_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>0.944</td>
<td>3.093</td>
</tr>
<tr>
<td>129</td>
<td>5.180</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.045</td>
</tr>
<tr>
<td>130</td>
<td>5.453</td>
<td>dn1/n9_s0/Q</td>
<td>dn1/n8_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.771</td>
</tr>
<tr>
<td>131</td>
<td>5.453</td>
<td>dn1/n9_s0/Q</td>
<td>dn1/n7_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.771</td>
</tr>
<tr>
<td>132</td>
<td>5.492</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.733</td>
</tr>
<tr>
<td>133</td>
<td>5.492</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.733</td>
</tr>
<tr>
<td>134</td>
<td>5.504</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.720</td>
</tr>
<tr>
<td>135</td>
<td>5.504</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/state_2_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.720</td>
</tr>
<tr>
<td>136</td>
<td>5.515</td>
<td>clk_falling_3m6_s0/I0</td>
<td>cpu1/MReq_Inhibit_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-2.274</td>
<td>1.319</td>
</tr>
<tr>
<td>137</td>
<td>5.517</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.707</td>
</tr>
<tr>
<td>138</td>
<td>5.517</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.707</td>
</tr>
<tr>
<td>139</td>
<td>5.517</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.707</td>
</tr>
<tr>
<td>140</td>
<td>5.525</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/r_read_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.699</td>
</tr>
<tr>
<td>141</td>
<td>5.668</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/ff_busy_s2/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.556</td>
</tr>
<tr>
<td>142</td>
<td>5.701</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.523</td>
</tr>
<tr>
<td>143</td>
<td>5.701</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.523</td>
</tr>
<tr>
<td>144</td>
<td>5.701</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.523</td>
</tr>
<tr>
<td>145</td>
<td>5.705</td>
<td>counter_demux_2_s0/Q</td>
<td>msel_0_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.519</td>
</tr>
<tr>
<td>146</td>
<td>5.877</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2/Q</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.347</td>
</tr>
<tr>
<td>147</td>
<td>5.922</td>
<td>counter_demux_2_s0/Q</td>
<td>msel_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.302</td>
</tr>
<tr>
<td>148</td>
<td>5.940</td>
<td>counter_demux_3_s0/Q</td>
<td>msel_1_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.285</td>
</tr>
<tr>
<td>149</td>
<td>6.081</td>
<td>clk_enable_3m6_s1/I1</td>
<td>cpu1/u0/R_0_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-2.271</td>
<td>5.380</td>
</tr>
<tr>
<td>150</td>
<td>6.081</td>
<td>clk_enable_3m6_s1/I1</td>
<td>cpu1/u0/R_1_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-2.271</td>
<td>5.380</td>
</tr>
<tr>
<td>151</td>
<td>6.081</td>
<td>clk_enable_3m6_s1/I1</td>
<td>cpu1/u0/R_2_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-2.271</td>
<td>5.380</td>
</tr>
<tr>
<td>152</td>
<td>6.081</td>
<td>clk_enable_3m6_s1/I1</td>
<td>cpu1/u0/R_3_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-2.271</td>
<td>5.380</td>
</tr>
<tr>
<td>153</td>
<td>6.129</td>
<td>clk_enable_3m6_s1/I1</td>
<td>cpu1/u0/R_6_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-2.271</td>
<td>5.332</td>
</tr>
<tr>
<td>154</td>
<td>6.136</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/cycles_0_s0/SET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.089</td>
</tr>
<tr>
<td>155</td>
<td>6.201</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_4_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.024</td>
</tr>
<tr>
<td>156</td>
<td>6.201</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_9_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.024</td>
</tr>
<tr>
<td>157</td>
<td>6.201</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_10_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.024</td>
</tr>
<tr>
<td>158</td>
<td>6.204</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_oen_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.021</td>
</tr>
<tr>
<td>159</td>
<td>6.214</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.011</td>
</tr>
<tr>
<td>160</td>
<td>6.214</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_9_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.011</td>
</tr>
<tr>
<td>161</td>
<td>6.214</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_10_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.011</td>
</tr>
<tr>
<td>162</td>
<td>6.214</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.011</td>
</tr>
<tr>
<td>163</td>
<td>6.214</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.011</td>
</tr>
<tr>
<td>164</td>
<td>6.214</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_13_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.011</td>
</tr>
<tr>
<td>165</td>
<td>6.237</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.987</td>
</tr>
<tr>
<td>166</td>
<td>6.237</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.987</td>
</tr>
<tr>
<td>167</td>
<td>6.237</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.987</td>
</tr>
<tr>
<td>168</td>
<td>6.237</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.987</td>
</tr>
<tr>
<td>169</td>
<td>6.237</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.987</td>
</tr>
<tr>
<td>170</td>
<td>6.237</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_6_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.987</td>
</tr>
<tr>
<td>171</td>
<td>6.252</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.973</td>
</tr>
<tr>
<td>172</td>
<td>6.273</td>
<td>counter_demux_2_s0/Q</td>
<td>msel_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.951</td>
</tr>
<tr>
<td>173</td>
<td>6.275</td>
<td>clk_enable_3m6_s1/I1</td>
<td>cpu1/u0/R_4_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-2.271</td>
<td>5.186</td>
</tr>
<tr>
<td>174</td>
<td>6.275</td>
<td>clk_enable_3m6_s1/I1</td>
<td>cpu1/u0/R_5_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-2.271</td>
<td>5.186</td>
</tr>
<tr>
<td>175</td>
<td>6.337</td>
<td>bus_din[6].dn/n9_s0/Q</td>
<td>bus_din[6].dn/n7_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.887</td>
</tr>
<tr>
<td>176</td>
<td>6.345</td>
<td>bus_din[3].dn/n9_s0/Q</td>
<td>bus_din[3].dn/n7_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.879</td>
</tr>
<tr>
<td>177</td>
<td>6.349</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemWR_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.876</td>
</tr>
<tr>
<td>178</td>
<td>6.362</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemDin_14_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.862</td>
</tr>
<tr>
<td>179</td>
<td>6.366</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_1_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.858</td>
</tr>
<tr>
<td>180</td>
<td>6.366</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_5_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.858</td>
</tr>
<tr>
<td>181</td>
<td>6.366</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_13_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.858</td>
</tr>
<tr>
<td>182</td>
<td>6.371</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemRefresh_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.853</td>
</tr>
<tr>
<td>183</td>
<td>6.371</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemRD_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.853</td>
</tr>
<tr>
<td>184</td>
<td>6.373</td>
<td>counter_iso_2_s0/Q</td>
<td>ex_bus_wr_n_ff_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.851</td>
</tr>
<tr>
<td>185</td>
<td>6.384</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemDin_11_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.841</td>
</tr>
<tr>
<td>186</td>
<td>6.384</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemDin_12_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.841</td>
</tr>
<tr>
<td>187</td>
<td>6.384</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_14_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.841</td>
</tr>
<tr>
<td>188</td>
<td>6.387</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_15_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.838</td>
</tr>
<tr>
<td>189</td>
<td>6.387</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_21_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.838</td>
</tr>
<tr>
<td>190</td>
<td>6.388</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_2_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.836</td>
</tr>
<tr>
<td>191</td>
<td>6.390</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/MemAddr_14_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.835</td>
</tr>
<tr>
<td>192</td>
<td>6.391</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.833</td>
</tr>
<tr>
<td>193</td>
<td>6.391</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_14_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.833</td>
</tr>
<tr>
<td>194</td>
<td>6.398</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/cycles_1_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.827</td>
</tr>
<tr>
<td>195</td>
<td>6.398</td>
<td>memory_ctrl/sdram_write_s1/Q</td>
<td>memory_ctrl/vram/cycles_2_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.827</td>
</tr>
<tr>
<td>196</td>
<td>6.420</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.804</td>
</tr>
<tr>
<td>197</td>
<td>6.420</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_8_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.804</td>
</tr>
<tr>
<td>198</td>
<td>6.420</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.804</td>
</tr>
<tr>
<td>199</td>
<td>6.420</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_10_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.804</td>
</tr>
<tr>
<td>200</td>
<td>6.420</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.804</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.336</td>
<td>vdp4/audioclkd/n126_s0/I3</td>
<td>vdp4/audioclkd/clkd_s0/D</td>
<td>clock_audio:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.292</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.124</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_3_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.505</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.124</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_6_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.505</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.124</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_13_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.505</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.124</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_14_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.505</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.037</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
<td>clock_audio:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-2.549</td>
<td>0.558</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.008</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.620</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.008</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_5_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.620</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.001</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_4_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.628</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.001</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_5_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.628</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.999</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_2_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.999</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_10_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.999</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_15_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.999</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_18_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.997</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.997</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.997</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_11_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.997</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_12_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.997</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_19_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.997</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_20_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.997</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_21_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.997</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/video_data_22_s0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.996</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_7_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.633</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.990</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.639</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.990</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.639</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.791</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_11_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.645</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_3_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.869</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.645</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_3_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.869</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.576</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_0_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.576</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_0_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.532</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_6_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.756</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.532</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_6_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.756</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.339</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_11_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.336</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_5_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.312</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_5_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.537</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.272</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_4_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.496</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.272</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_4_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.496</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.185</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_10_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.409</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.150</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_9_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.374</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.146</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_9_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.370</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.135</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_10_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.359</td>
</tr>
<tr>
<td>17</td>
<td>0.228</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_8_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.997</td>
</tr>
<tr>
<td>18</td>
<td>0.363</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_14_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.861</td>
</tr>
<tr>
<td>19</td>
<td>0.388</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_12_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.836</td>
</tr>
<tr>
<td>20</td>
<td>0.442</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_2_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.782</td>
</tr>
<tr>
<td>21</td>
<td>0.445</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_14_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.779</td>
</tr>
<tr>
<td>22</td>
<td>0.448</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.704</td>
<td>0.552</td>
<td>2.517</td>
</tr>
<tr>
<td>23</td>
<td>0.448</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.704</td>
<td>0.552</td>
<td>2.517</td>
</tr>
<tr>
<td>24</td>
<td>4.144</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.558</td>
<td>2.517</td>
</tr>
<tr>
<td>25</td>
<td>34.367</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.517</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.773</td>
<td>counter_reset_0_s0/CLEAR</td>
<td>counter_reset_0_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.773</td>
<td>counter_reset_1_s0/CLEAR</td>
<td>counter_reset_1_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.773</td>
<td>counter_reset_2_s0/CLEAR</td>
<td>counter_reset_2_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.773</td>
<td>counter_reset_3_s0/CLEAR</td>
<td>counter_reset_3_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.773</td>
<td>counter_reset_4_s0/CLEAR</td>
<td>counter_reset_4_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.773</td>
<td>counter_reset_5_s0/CLEAR</td>
<td>counter_reset_5_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.773</td>
<td>counter_reset_6_s0/CLEAR</td>
<td>counter_reset_6_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.773</td>
<td>counter_reset_7_s0/CLEAR</td>
<td>counter_reset_7_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.773</td>
<td>counter_reset_8_s0/CLEAR</td>
<td>counter_reset_8_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.773</td>
<td>counter_reset_9_s0/CLEAR</td>
<td>counter_reset_9_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.773</td>
<td>counter_reset_10_s0/CLEAR</td>
<td>counter_reset_10_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.773</td>
<td>counter_reset_11_s0/CLEAR</td>
<td>counter_reset_11_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.773</td>
<td>counter_reset_12_s0/CLEAR</td>
<td>counter_reset_12_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.773</td>
<td>counter_reset_13_s0/CLEAR</td>
<td>counter_reset_13_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.773</td>
<td>counter_reset_14_s0/CLEAR</td>
<td>counter_reset_14_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.773</td>
<td>counter_reset_15_s0/CLEAR</td>
<td>counter_reset_15_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.773</td>
<td>rst_step_s0/CLEAR</td>
<td>rst_step_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.564</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-4.746</td>
<td>2.368</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.564</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-4.746</td>
<td>2.368</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.564</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-4.746</td>
<td>2.368</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.562</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.741</td>
<td>2.368</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.562</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.741</td>
<td>2.368</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.562</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.741</td>
<td>2.368</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.403</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>2.368</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.403</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>2.368</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.867</td>
<td>3.867</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.867</td>
<td>3.867</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>counter_demux_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.867</td>
<td>3.867</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>counter_demux_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.867</td>
<td>3.867</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>counter_demux_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.867</td>
<td>3.867</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>bus_addr_demux_6_s1</td>
</tr>
<tr>
<td>6</td>
<td>2.867</td>
<td>3.867</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>bus_din[0].dn/n9_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.867</td>
<td>3.867</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>bus_din[5].dn/n7_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.867</td>
<td>3.867</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.867</td>
<td>3.867</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>cpu1/u0/TmpAddr_13_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.867</td>
<td>3.867</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>cpu1/u0/TmpAddr_11_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 200 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_demux_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.647</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>7.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>7.674</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][B]</td>
<td>cpu1/u0/n1106_s1/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[3][B]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>9.721</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][A]</td>
<td>cpu1/u0/A_i_3_s6/I1</td>
</tr>
<tr>
<td>10.092</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R34C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s6/F</td>
</tr>
<tr>
<td>11.473</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>bus_addr_demux_3_s11/I0</td>
</tr>
<tr>
<td>11.844</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_3_s11/F</td>
</tr>
<tr>
<td>11.853</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>bus_addr_demux_3_s10/I2</td>
</tr>
<tr>
<td>12.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_3_s10/F</td>
</tr>
<tr>
<td>13.030</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][A]</td>
<td>n136_s0/I0</td>
</tr>
<tr>
<td>13.579</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">n136_s0/COUT</td>
</tr>
<tr>
<td>13.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td>n137_s0/CIN</td>
</tr>
<tr>
<td>13.614</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n137_s0/COUT</td>
</tr>
<tr>
<td>13.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][A]</td>
<td>n138_s0/CIN</td>
</tr>
<tr>
<td>13.650</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">n138_s0/COUT</td>
</tr>
<tr>
<td>13.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][B]</td>
<td>n139_s0/CIN</td>
</tr>
<tr>
<td>13.685</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">n139_s0/COUT</td>
</tr>
<tr>
<td>13.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][A]</td>
<td>n140_s0/CIN</td>
</tr>
<tr>
<td>13.720</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">n140_s0/COUT</td>
</tr>
<tr>
<td>13.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][B]</td>
<td>n141_s0/CIN</td>
</tr>
<tr>
<td>13.755</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n141_s0/COUT</td>
</tr>
<tr>
<td>13.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td>n142_s0/CIN</td>
</tr>
<tr>
<td>13.790</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">n142_s0/COUT</td>
</tr>
<tr>
<td>13.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][B]</td>
<td>n143_s0/CIN</td>
</tr>
<tr>
<td>13.826</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">n143_s0/COUT</td>
</tr>
<tr>
<td>13.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td>n144_s0/CIN</td>
</tr>
<tr>
<td>13.861</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">n144_s0/COUT</td>
</tr>
<tr>
<td>13.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n145_s0/CIN</td>
</tr>
<tr>
<td>13.896</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">n145_s0/COUT</td>
</tr>
<tr>
<td>13.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>n146_s0/CIN</td>
</tr>
<tr>
<td>13.931</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">n146_s0/COUT</td>
</tr>
<tr>
<td>13.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>n147_s0/CIN</td>
</tr>
<tr>
<td>13.966</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">n147_s0/COUT</td>
</tr>
<tr>
<td>13.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td>n148_s0/CIN</td>
</tr>
<tr>
<td>14.002</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">n148_s0/COUT</td>
</tr>
<tr>
<td>15.127</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>n187_s6/I3</td>
</tr>
<tr>
<td>15.589</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" background: #97FFFF;">n187_s6/F</td>
</tr>
<tr>
<td>15.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">state_demux_0_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>state_demux_0_s6/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>state_demux_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.176, 31.359%; route: 6.882, 51.672%; tC2Q: 2.260, 16.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/io_state_r_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>34.682</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>34.914</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R32C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>36.072</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>ex_bus_rd_n_d_s1/I1</td>
</tr>
<tr>
<td>36.627</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_rd_n_d_s1/F</td>
</tr>
<tr>
<td>38.158</td>
<td>1.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>vdp4/io_state_r_s6/I3</td>
</tr>
<tr>
<td>38.529</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s6/F</td>
</tr>
<tr>
<td>39.185</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[3][A]</td>
<td>vdp4/io_state_r_s5/I1</td>
</tr>
<tr>
<td>39.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C14[3][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s5/F</td>
</tr>
<tr>
<td>39.982</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C15[1][B]</td>
<td>vdp4/io_state_r_s4/I1</td>
</tr>
<tr>
<td>40.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C15[1][B]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s4/F</td>
</tr>
<tr>
<td>41.607</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][B]</td>
<td>vdp4/CpuDbo_7_s4/I3</td>
</tr>
<tr>
<td>41.978</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][B]</td>
<td style=" background: #97FFFF;">vdp4/CpuDbo_7_s4/F</td>
</tr>
<tr>
<td>41.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][B]</td>
<td style=" font-weight:bold;">vdp4/io_state_r_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[2][B]</td>
<td>vdp4/io_state_r_s7/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/io_state_r_s7</td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C40[2][B]</td>
<td>vdp4/io_state_r_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.039, 27.945%; route: 5.025, 68.875%; tC2Q: 0.232, 3.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.049</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>32.309</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>33.241</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>33.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>34.356</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>cpu1/u0/n1105_s2/I2</td>
</tr>
<tr>
<td>34.727</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>34.974</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>cpu1/u0/n1105_s1/I1</td>
</tr>
<tr>
<td>35.491</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>36.452</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>36.905</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>37.759</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>vdp4/n111_s3/I1</td>
</tr>
<tr>
<td>38.212</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">vdp4/n111_s3/F</td>
</tr>
<tr>
<td>38.634</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>vdp4/n111_s2/I3</td>
</tr>
<tr>
<td>39.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C14[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n111_s2/F</td>
</tr>
<tr>
<td>40.608</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[3][A]</td>
<td>vdp4/n112_s1/I1</td>
</tr>
<tr>
<td>41.125</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C40[3][A]</td>
<td style=" background: #97FFFF;">vdp4/n112_s1/F</td>
</tr>
<tr>
<td>41.655</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[1][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[1][A]</td>
<td>vdp4/cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C40[1][A]</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.237, 27.891%; route: 6.109, 52.637%; tC2Q: 2.260, 19.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>10.727</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_7_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>bios1/mem_r_mem_r_1_7_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 27.119%; route: 3.902, 46.152%; tC2Q: 2.260, 26.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>10.720</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_6_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>bios1/mem_r_mem_r_1_6_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 27.141%; route: 3.895, 46.108%; tC2Q: 2.260, 26.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>10.690</td>
<td>1.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_5_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>bios1/mem_r_mem_r_1_5_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 27.238%; route: 3.865, 45.917%; tC2Q: 2.260, 26.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.049</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>32.309</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>33.241</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>33.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>34.356</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>cpu1/u0/n1105_s2/I2</td>
</tr>
<tr>
<td>34.727</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>34.974</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>cpu1/u0/n1105_s1/I1</td>
</tr>
<tr>
<td>35.491</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>36.452</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>36.905</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>37.759</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>vdp4/n111_s3/I1</td>
</tr>
<tr>
<td>38.212</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">vdp4/n111_s3/F</td>
</tr>
<tr>
<td>38.634</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>vdp4/n111_s2/I3</td>
</tr>
<tr>
<td>39.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C14[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n111_s2/F</td>
</tr>
<tr>
<td>40.947</td>
<td>1.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>vdp4/n77_s2/I3</td>
</tr>
<tr>
<td>41.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s2/F</td>
</tr>
<tr>
<td>41.517</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" font-weight:bold;">vdp4/CpuReq_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>vdp4/CpuReq_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>vdp4/CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.290, 28.689%; route: 5.918, 51.604%; tC2Q: 2.260, 19.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>10.658</td>
<td>1.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_1_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>bios1/mem_r_mem_r_1_1_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 27.342%; route: 3.833, 45.710%; tC2Q: 2.260, 26.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>10.636</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_3_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>bios1/mem_r_mem_r_1_3_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 27.414%; route: 3.811, 45.567%; tC2Q: 2.260, 27.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
</tr>
<tr>
<td>7.328</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>cpu_din_2_s5/I0</td>
</tr>
<tr>
<td>7.877</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s5/F</td>
</tr>
<tr>
<td>7.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cpu_din_2_s2/I0</td>
</tr>
<tr>
<td>8.433</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s2/F</td>
</tr>
<tr>
<td>10.177</td>
<td>1.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>cpu1/u0/n1138_s0/I0</td>
</tr>
<tr>
<td>10.639</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1138_s0/F</td>
</tr>
<tr>
<td>10.639</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>cpu1/u0/IR_2_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.566, 29.493%; route: 3.512, 66.137%; tC2Q: 0.232, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>10.598</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_3_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 27.537%; route: 3.774, 45.322%; tC2Q: 2.260, 27.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_ADAREG_G[14]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>10.624</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td style=" font-weight:bold;">bios1/mem_r_ADAREG_G[14]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 27.069%; route: 3.832, 45.875%; tC2Q: 2.260, 27.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>10.507</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_1_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>bios1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 27.842%; route: 3.683, 44.718%; tC2Q: 2.260, 27.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.049</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>32.309</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>33.241</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>33.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>34.356</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>cpu1/u0/n1105_s2/I2</td>
</tr>
<tr>
<td>34.727</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>34.974</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>cpu1/u0/n1105_s1/I1</td>
</tr>
<tr>
<td>35.491</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>36.452</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>36.905</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>37.759</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>vdp4/n111_s3/I1</td>
</tr>
<tr>
<td>38.212</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">vdp4/n111_s3/F</td>
</tr>
<tr>
<td>38.634</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>vdp4/n111_s2/I3</td>
</tr>
<tr>
<td>39.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C14[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n111_s2/F</td>
</tr>
<tr>
<td>40.879</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td>vdp4/n78_s3/I2</td>
</tr>
<tr>
<td>41.341</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">vdp4/n78_s3/F</td>
</tr>
<tr>
<td>41.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" font-weight:bold;">vdp4/CpuWrt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td>vdp4/CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[0][B]</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.182, 28.179%; route: 5.850, 51.808%; tC2Q: 2.260, 20.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>10.456</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_7_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>bios1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 28.016%; route: 3.632, 44.371%; tC2Q: 2.260, 27.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>10.282</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_5_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>bios1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 28.624%; route: 3.458, 43.163%; tC2Q: 2.260, 28.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_12_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C33[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_12_s1/Q</td>
</tr>
<tr>
<td>7.198</td>
<td>1.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n368_s16/I1</td>
</tr>
<tr>
<td>7.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s16/F</td>
</tr>
<tr>
<td>8.371</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n368_s14/I2</td>
</tr>
<tr>
<td>8.888</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s14/F</td>
</tr>
<tr>
<td>10.219</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 21.148%; route: 3.623, 74.107%; tC2Q: 0.232, 4.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_11_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C33[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_11_s1/Q</td>
</tr>
<tr>
<td>7.200</td>
<td>1.638</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n371_s16/I1</td>
</tr>
<tr>
<td>7.770</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n371_s16/F</td>
</tr>
<tr>
<td>7.942</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n371_s14/I2</td>
</tr>
<tr>
<td>8.497</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n371_s14/F</td>
</tr>
<tr>
<td>10.160</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.289%; route: 3.474, 71.909%; tC2Q: 0.232, 4.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>10.040</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_2_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bios1/mem_r_mem_r_1_2_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 29.516%; route: 3.216, 41.392%; tC2Q: 2.260, 29.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C37[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>7.139</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][A]</td>
<td>memory_ctrl/vram/n45_s0/I1</td>
</tr>
<tr>
<td>7.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C23[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>8.294</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n386_s5/I2</td>
</tr>
<tr>
<td>8.811</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n386_s5/F</td>
</tr>
<tr>
<td>10.037</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.970, 20.606%; route: 3.505, 74.466%; tC2Q: 0.232, 4.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>9.892</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_2_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>bios1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>bios1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 30.089%; route: 3.068, 40.255%; tC2Q: 2.260, 29.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_0_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>bios1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 30.101%; route: 3.065, 40.230%; tC2Q: 2.260, 29.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>9.885</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_4_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_1_4_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 30.116%; route: 3.061, 40.202%; tC2Q: 2.260, 29.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_0_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_1_0_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 30.201%; route: 3.039, 40.032%; tC2Q: 2.260, 29.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>9.857</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_4_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>bios1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 30.229%; route: 3.033, 39.978%; tC2Q: 2.260, 29.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path26</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C37[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>7.139</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][A]</td>
<td>memory_ctrl/vram/n45_s0/I1</td>
</tr>
<tr>
<td>7.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C23[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>8.100</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n384_s5/I1</td>
</tr>
<tr>
<td>8.553</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n384_s5/F</td>
</tr>
<tr>
<td>9.807</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.906, 20.235%; route: 3.339, 74.583%; tC2Q: 0.232, 5.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path27</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C37[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>7.139</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][A]</td>
<td>memory_ctrl/vram/n45_s0/I1</td>
</tr>
<tr>
<td>7.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C23[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>8.266</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n390_s5/I2</td>
</tr>
<tr>
<td>8.821</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n390_s5/F</td>
</tr>
<tr>
<td>9.776</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 22.670%; route: 3.206, 72.112%; tC2Q: 0.232, 5.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path28</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
</tr>
<tr>
<td>7.041</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>cpu_din_3_s4/I0</td>
</tr>
<tr>
<td>7.494</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s4/F</td>
</tr>
<tr>
<td>7.907</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>cpu_din_3_s2/I1</td>
</tr>
<tr>
<td>8.462</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s2/F</td>
</tr>
<tr>
<td>9.134</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>cpu1/u0/n1137_s0/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1137_s0/F</td>
</tr>
<tr>
<td>9.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>cpu1/u0/IR_3_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 35.762%; route: 2.565, 58.910%; tC2Q: 0.232, 5.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path29</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>9.641</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_6_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.293, 31.115%; route: 2.816, 38.218%; tC2Q: 2.260, 30.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path30</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_1_s1/Q</td>
</tr>
<tr>
<td>7.038</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n377_s15/I1</td>
</tr>
<tr>
<td>7.608</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s15/F</td>
</tr>
<tr>
<td>7.780</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n377_s14/I0</td>
</tr>
<tr>
<td>8.297</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s14/F</td>
</tr>
<tr>
<td>9.628</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 25.287%; route: 2.980, 69.316%; tC2Q: 0.232, 5.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path31</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
</tr>
<tr>
<td>6.786</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][A]</td>
<td>cpu_din_0_s4/I0</td>
</tr>
<tr>
<td>7.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s4/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>cpu_din_0_s2/I0</td>
</tr>
<tr>
<td>7.614</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s2/F</td>
</tr>
<tr>
<td>9.060</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td>cpu1/u0/n1140_s0/I0</td>
</tr>
<tr>
<td>9.431</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1140_s0/F</td>
</tr>
<tr>
<td>9.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td>cpu1/u0/IR_0_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C12[0][B]</td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.195, 29.136%; route: 2.674, 65.207%; tC2Q: 0.232, 5.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path32</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C37[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>7.139</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][A]</td>
<td>memory_ctrl/vram/n45_s0/I1</td>
</tr>
<tr>
<td>7.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C23[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>7.614</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n388_s5/I0</td>
</tr>
<tr>
<td>8.067</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n388_s5/F</td>
</tr>
<tr>
<td>9.398</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.906, 22.268%; route: 2.931, 72.030%; tC2Q: 0.232, 5.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path33</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.049</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>32.309</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>33.241</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>33.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>34.646</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu1/u0/n1109_s2/I2</td>
</tr>
<tr>
<td>35.099</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>35.755</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>36.304</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>36.477</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>cpu1/u0/n1109_s0/I0</td>
</tr>
<tr>
<td>36.848</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>37.807</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>38.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>40.227</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" font-weight:bold;">vdp4/CpuAdr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>vdp4/CpuAdr_0_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 22.215%; route: 5.657, 55.579%; tC2Q: 2.260, 22.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path34</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_15_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_15_s1/Q</td>
</tr>
<tr>
<td>6.789</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n359_s16/I1</td>
</tr>
<tr>
<td>7.242</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s16/F</td>
</tr>
<tr>
<td>7.655</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n359_s14/I2</td>
</tr>
<tr>
<td>8.026</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s14/F</td>
</tr>
<tr>
<td>9.357</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.824, 20.458%; route: 2.972, 73.782%; tC2Q: 0.232, 5.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path35</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.049</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>32.309</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>33.241</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>33.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>34.356</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>cpu1/u0/n1105_s2/I2</td>
</tr>
<tr>
<td>34.727</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>34.974</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>cpu1/u0/n1105_s1/I1</td>
</tr>
<tr>
<td>35.491</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>36.452</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>36.905</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>37.759</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>vdp4/n111_s3/I1</td>
</tr>
<tr>
<td>38.212</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">vdp4/n111_s3/F</td>
</tr>
<tr>
<td>38.634</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>vdp4/n111_s2/I3</td>
</tr>
<tr>
<td>39.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C14[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n111_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C15[1][A]</td>
<td>vdp4/n111_s4/I2</td>
</tr>
<tr>
<td>40.165</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C15[1][A]</td>
<td style=" background: #97FFFF;">vdp4/n111_s4/F</td>
</tr>
<tr>
<td>40.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[1][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[1][A]</td>
<td>vdp4/cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C15[1][A]</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.269, 32.316%; route: 4.587, 45.343%; tC2Q: 2.260, 22.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path36</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_10_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_10_s1/Q</td>
</tr>
<tr>
<td>6.789</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n374_s16/I1</td>
</tr>
<tr>
<td>7.338</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n374_s16/F</td>
</tr>
<tr>
<td>7.511</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n374_s14/I2</td>
</tr>
<tr>
<td>8.066</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n374_s14/F</td>
</tr>
<tr>
<td>9.320</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 27.666%; route: 2.654, 66.520%; tC2Q: 0.232, 5.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path37</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C39[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_8_s1/Q</td>
</tr>
<tr>
<td>6.984</td>
<td>1.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n356_s15/I1</td>
</tr>
<tr>
<td>7.445</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s15/F</td>
</tr>
<tr>
<td>7.447</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n356_s14/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s14/F</td>
</tr>
<tr>
<td>9.149</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 21.811%; route: 2.754, 72.115%; tC2Q: 0.232, 6.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path38</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
</tr>
<tr>
<td>7.599</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td>cpu_din_1_s9/I0</td>
</tr>
<tr>
<td>7.970</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s9/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td>cpu1/u0/n1139_s1/I1</td>
</tr>
<tr>
<td>8.349</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1139_s1/F</td>
</tr>
<tr>
<td>8.763</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][B]</td>
<td>cpu1/u0/n1139_s0/I0</td>
</tr>
<tr>
<td>9.134</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1139_s0/F</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[2][B]</td>
<td>cpu1/u0/IR_1_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C9[2][B]</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.113, 29.256%; route: 2.459, 64.646%; tC2Q: 0.232, 6.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path39</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_5_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C39[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_5_s1/Q</td>
</tr>
<tr>
<td>7.063</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n365_s15/I1</td>
</tr>
<tr>
<td>7.525</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s15/F</td>
</tr>
<tr>
<td>7.526</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n365_s14/I0</td>
</tr>
<tr>
<td>7.979</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s14/F</td>
</tr>
<tr>
<td>9.128</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.915, 24.086%; route: 2.652, 69.806%; tC2Q: 0.232, 6.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path40</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_6_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C39[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_6_s1/Q</td>
</tr>
<tr>
<td>7.229</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n362_s9/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s9/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n362_s8/I1</td>
</tr>
<tr>
<td>8.936</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s8/F</td>
</tr>
<tr>
<td>8.936</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 28.366%; route: 2.351, 65.201%; tC2Q: 0.232, 6.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path41</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
</tr>
<tr>
<td>6.620</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>cpu_din_4_s3/I0</td>
</tr>
<tr>
<td>7.082</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s3/F</td>
</tr>
<tr>
<td>7.083</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu_din_4_s1/I1</td>
</tr>
<tr>
<td>7.454</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>8.293</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td>cpu1/u0/n1136_s0/I0</td>
</tr>
<tr>
<td>8.842</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1136_s0/F</td>
</tr>
<tr>
<td>8.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td>cpu1/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C14[0][A]</td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.382, 39.347%; route: 1.898, 54.047%; tC2Q: 0.232, 6.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path42</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ex_bus_rd_n_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>7.136</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R32C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>8.294</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>ex_bus_rd_n_d_s1/I1</td>
</tr>
<tr>
<td>8.849</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_rd_n_d_s1/F</td>
</tr>
<tr>
<td>9.808</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>n380_s9/I0</td>
</tr>
<tr>
<td>10.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">n380_s9/F</td>
</tr>
<tr>
<td>10.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">ex_bus_rd_n_ff_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>ex_bus_rd_n_ff_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>ex_bus_rd_n_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 28.275%; route: 2.117, 64.641%; tC2Q: 0.232, 7.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path43</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
</tr>
<tr>
<td>6.543</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>cpu_din_6_s3/I0</td>
</tr>
<tr>
<td>7.005</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s3/F</td>
</tr>
<tr>
<td>7.007</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>cpu_din_6_s1/I1</td>
</tr>
<tr>
<td>7.562</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C14[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>8.400</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][B]</td>
<td>cpu1/u0/n1134_s0/I0</td>
</tr>
<tr>
<td>8.771</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1134_s0/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][B]</td>
<td>cpu1/u0/IR_6_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C13[0][B]</td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.388, 40.330%; route: 1.822, 52.929%; tC2Q: 0.232, 6.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path44</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_iso_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>7.136</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R32C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>8.294</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>ex_bus_rd_n_d_s1/I1</td>
</tr>
<tr>
<td>8.849</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_rd_n_d_s1/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>n390_s12/I0</td>
</tr>
<tr>
<td>10.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">n390_s12/F</td>
</tr>
<tr>
<td>10.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">state_iso_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>state_iso_0_s2/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>state_iso_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 34.878%; route: 1.869, 57.929%; tC2Q: 0.232, 7.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path45</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
</tr>
<tr>
<td>6.709</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>cpu_din_7_s4/I0</td>
</tr>
<tr>
<td>7.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s4/F</td>
</tr>
<tr>
<td>7.173</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>cpu_din_7_s1/I1</td>
</tr>
<tr>
<td>7.626</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>8.148</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1133_s0/I2</td>
</tr>
<tr>
<td>8.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1133_s0/F</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/IR_7_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.464, 43.471%; route: 1.672, 49.640%; tC2Q: 0.232, 6.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path46</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
</tr>
<tr>
<td>6.863</td>
<td>1.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>cpu_din_5_s3/I0</td>
</tr>
<tr>
<td>7.234</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s3/F</td>
</tr>
<tr>
<td>7.238</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>cpu_din_5_s1/I1</td>
</tr>
<tr>
<td>7.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>8.239</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>cpu1/u0/n1135_s0/I0</td>
</tr>
<tr>
<td>8.610</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1135_s0/F</td>
</tr>
<tr>
<td>8.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>cpu1/u0/IR_5_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.297, 39.537%; route: 1.752, 53.391%; tC2Q: 0.232, 7.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path47</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1524_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>vdp4/u_v9958/n1524_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1524_s0/Q</td>
</tr>
<tr>
<td>6.799</td>
<td>1.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[3][A]</td>
<td>memory_ctrl/sdram_din_10_s0/I0</td>
</tr>
<tr>
<td>7.354</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_10_s0/F</td>
</tr>
<tr>
<td>8.030</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>memory_ctrl/vram/n54_s0/I0</td>
</tr>
<tr>
<td>8.579</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n54_s0/F</td>
</tr>
<tr>
<td>8.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 33.974%; route: 1.914, 58.886%; tC2Q: 0.232, 7.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path48</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1524_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>vdp4/u_v9958/n1524_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1524_s0/Q</td>
</tr>
<tr>
<td>6.799</td>
<td>1.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[3][A]</td>
<td>memory_ctrl/sdram_din_10_s0/I0</td>
</tr>
<tr>
<td>7.354</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_10_s0/F</td>
</tr>
<tr>
<td>8.401</td>
<td>1.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>memory_ctrl/vram/MemDin_10_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_10_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>memory_ctrl/vram/MemDin_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.069%; route: 2.285, 74.378%; tC2Q: 0.232, 7.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path49</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C37[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>7.139</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][A]</td>
<td>memory_ctrl/vram/n45_s0/I1</td>
</tr>
<tr>
<td>7.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C23[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.781%; route: 2.380, 77.649%; tC2Q: 0.232, 7.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path50</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1524_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>vdp4/u_v9958/n1524_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1524_s0/Q</td>
</tr>
<tr>
<td>6.505</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][A]</td>
<td>memory_ctrl/sdram_din_13_s0/I0</td>
</tr>
<tr>
<td>6.958</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_13_s0/F</td>
</tr>
<tr>
<td>7.646</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>memory_ctrl/vram/n51_s0/I0</td>
</tr>
<tr>
<td>8.195</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n51_s0/F</td>
</tr>
<tr>
<td>8.195</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.002, 34.960%; route: 1.632, 56.945%; tC2Q: 0.232, 8.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path51</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1524_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>vdp4/u_v9958/n1524_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1524_s0/Q</td>
</tr>
<tr>
<td>6.534</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[2][B]</td>
<td>memory_ctrl/sdram_din_15_s0/I0</td>
</tr>
<tr>
<td>6.987</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_15_s0/F</td>
</tr>
<tr>
<td>7.603</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>memory_ctrl/vram/n49_s0/I0</td>
</tr>
<tr>
<td>8.173</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n49_s0/F</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 35.969%; route: 1.589, 55.873%; tC2Q: 0.232, 8.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path52</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1524_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>vdp4/u_v9958/n1524_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1524_s0/Q</td>
</tr>
<tr>
<td>6.799</td>
<td>1.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>memory_ctrl/sdram_din_9_s0/I0</td>
</tr>
<tr>
<td>7.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_9_s0/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>memory_ctrl/vram/n55_s0/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n55_s0/F</td>
</tr>
<tr>
<td>8.133</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.915, 32.635%; route: 1.657, 59.090%; tC2Q: 0.232, 8.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path53</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1524_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>vdp4/u_v9958/n1524_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1524_s0/Q</td>
</tr>
<tr>
<td>6.412</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>memory_ctrl/sdram_din_14_s0/I0</td>
</tr>
<tr>
<td>6.967</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C24[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_14_s0/F</td>
</tr>
<tr>
<td>7.762</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>memory_ctrl/vram/n50_s0/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n50_s0/F</td>
</tr>
<tr>
<td>8.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 33.031%; route: 1.645, 58.693%; tC2Q: 0.232, 8.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path54</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1524_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>vdp4/u_v9958/n1524_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1524_s0/Q</td>
</tr>
<tr>
<td>6.412</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>memory_ctrl/sdram_din_14_s0/I0</td>
</tr>
<tr>
<td>6.967</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C24[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_14_s0/F</td>
</tr>
<tr>
<td>8.133</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>memory_ctrl/vram/MemDin_14_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_14_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>memory_ctrl/vram/MemDin_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 19.797%; route: 2.016, 71.927%; tC2Q: 0.232, 8.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path55</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1461_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>vdp4/u_v9958/n1461_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1461_s0/Q</td>
</tr>
<tr>
<td>6.786</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>memory_ctrl/sdram_din_8_s0/I1</td>
</tr>
<tr>
<td>7.239</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_8_s0/F</td>
</tr>
<tr>
<td>8.132</td>
<td>0.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td>memory_ctrl/vram/MemDin_8_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_8_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[2][B]</td>
<td>memory_ctrl/vram/MemDin_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 16.161%; route: 2.118, 75.563%; tC2Q: 0.232, 8.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path56</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1524_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>vdp4/u_v9958/n1524_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1524_s0/Q</td>
</tr>
<tr>
<td>6.805</td>
<td>1.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>memory_ctrl/sdram_din_11_s0/I0</td>
</tr>
<tr>
<td>7.176</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_11_s0/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>memory_ctrl/vram/n53_s0/I0</td>
</tr>
<tr>
<td>8.130</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n53_s0/F</td>
</tr>
<tr>
<td>8.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 32.853%; route: 1.648, 58.863%; tC2Q: 0.232, 8.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path57</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1461_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>vdp4/u_v9958/n1461_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1461_s0/Q</td>
</tr>
<tr>
<td>6.786</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>memory_ctrl/sdram_din_8_s0/I1</td>
</tr>
<tr>
<td>7.239</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_8_s0/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>memory_ctrl/vram/n56_s0/I0</td>
</tr>
<tr>
<td>8.119</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n56_s0/F</td>
</tr>
<tr>
<td>8.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.915, 32.804%; route: 1.642, 58.878%; tC2Q: 0.232, 8.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path58</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1524_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>vdp4/u_v9958/n1524_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1524_s0/Q</td>
</tr>
<tr>
<td>6.799</td>
<td>1.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>memory_ctrl/sdram_din_9_s0/I0</td>
</tr>
<tr>
<td>7.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_9_s0/F</td>
</tr>
<tr>
<td>8.042</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>memory_ctrl/vram/MemDin_9_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_9_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>memory_ctrl/vram/MemDin_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 16.699%; route: 2.028, 74.749%; tC2Q: 0.232, 8.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path59</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1524_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>vdp4/u_v9958/n1524_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1524_s0/Q</td>
</tr>
<tr>
<td>6.505</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][A]</td>
<td>memory_ctrl/sdram_din_13_s0/I0</td>
</tr>
<tr>
<td>6.958</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_13_s0/F</td>
</tr>
<tr>
<td>8.001</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>memory_ctrl/vram/MemDin_13_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_13_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>memory_ctrl/vram/MemDin_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 16.954%; route: 1.987, 74.363%; tC2Q: 0.232, 8.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path60</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1524_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>vdp4/u_v9958/n1524_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1524_s0/Q</td>
</tr>
<tr>
<td>6.534</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[2][B]</td>
<td>memory_ctrl/sdram_din_15_s0/I0</td>
</tr>
<tr>
<td>6.987</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_15_s0/F</td>
</tr>
<tr>
<td>7.974</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>memory_ctrl/vram/MemDin_15_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_15_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>memory_ctrl/vram/MemDin_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 17.126%; route: 1.960, 74.103%; tC2Q: 0.232, 8.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path61</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1524_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>vdp4/u_v9958/n1524_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1524_s0/Q</td>
</tr>
<tr>
<td>6.805</td>
<td>1.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>memory_ctrl/sdram_din_11_s0/I0</td>
</tr>
<tr>
<td>7.176</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_11_s0/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>memory_ctrl/vram/MemDin_11_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_11_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>memory_ctrl/vram/MemDin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 14.147%; route: 2.019, 77.006%; tC2Q: 0.232, 8.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path62</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1457_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td>vdp4/u_v9958/n1457_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1457_s0/Q</td>
</tr>
<tr>
<td>6.438</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>memory_ctrl/sdram_din_12_s0/I1</td>
</tr>
<tr>
<td>6.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_12_s0/F</td>
</tr>
<tr>
<td>7.888</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>memory_ctrl/vram/MemDin_12_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_12_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>memory_ctrl/vram/MemDin_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 21.689%; route: 1.772, 69.244%; tC2Q: 0.232, 9.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path63</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1457_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td>vdp4/u_v9958/n1457_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1457_s0/Q</td>
</tr>
<tr>
<td>6.438</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>memory_ctrl/sdram_din_12_s0/I1</td>
</tr>
<tr>
<td>6.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_12_s0/F</td>
</tr>
<tr>
<td>7.517</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>memory_ctrl/vram/n52_s0/I0</td>
</tr>
<tr>
<td>7.888</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n52_s0/F</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 36.188%; route: 1.401, 54.746%; tC2Q: 0.232, 9.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path64</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s4/I0</td>
</tr>
<tr>
<td>6.648</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s4/F</td>
</tr>
<tr>
<td>7.867</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.594, 46.357%; route: 2.770, 49.496%; tC2Q: 0.232, 4.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path65</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I1</td>
</tr>
<tr>
<td>6.561</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>7.799</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 45.352%; route: 2.789, 50.451%; tC2Q: 0.232, 4.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path66</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I1</td>
</tr>
<tr>
<td>6.561</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>7.788</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 45.447%; route: 2.777, 50.347%; tC2Q: 0.232, 4.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path67</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I1</td>
</tr>
<tr>
<td>6.561</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>7.788</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 45.447%; route: 2.777, 50.347%; tC2Q: 0.232, 4.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path68</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I1</td>
</tr>
<tr>
<td>6.561</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>7.743</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 45.817%; route: 2.733, 49.943%; tC2Q: 0.232, 4.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path69</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I1</td>
</tr>
<tr>
<td>6.561</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>7.743</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 45.817%; route: 2.733, 49.943%; tC2Q: 0.232, 4.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path70</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.049</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>32.309</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>33.241</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>33.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>34.052</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[3][B]</td>
<td>cpu1/u0/n1108_s2/I2</td>
</tr>
<tr>
<td>34.514</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1108_s2/F</td>
</tr>
<tr>
<td>34.515</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[2][A]</td>
<td>cpu1/u0/n1108_s1/I1</td>
</tr>
<tr>
<td>35.064</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1108_s1/F</td>
</tr>
<tr>
<td>35.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[1][B]</td>
<td>cpu1/u0/n1108_s0/I0</td>
</tr>
<tr>
<td>35.527</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1108_s0/F</td>
</tr>
<tr>
<td>35.703</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][A]</td>
<td>cpu1/u0/A_i_1_s6/I1</td>
</tr>
<tr>
<td>36.258</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R35C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">vdp4/CpuAdr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>vdp4/CpuAdr_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.399, 28.563%; route: 3.740, 44.529%; tC2Q: 2.260, 26.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path71</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/PRAMWE_N_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>vdp4/u_v9958/PRAMWE_N_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C34[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/PRAMWE_N_s1/Q</td>
</tr>
<tr>
<td>6.896</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>memory_ctrl/sdram_write_s4/I0</td>
</tr>
<tr>
<td>7.466</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_write_s4/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 24.993%; route: 1.479, 64.835%; tC2Q: 0.232, 10.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path72</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/PRAMWE_N_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/sdram_read_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>vdp4/u_v9958/PRAMWE_N_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C34[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/PRAMWE_N_s1/Q</td>
</tr>
<tr>
<td>6.896</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][A]</td>
<td>memory_ctrl/VrmWre_s0/I0</td>
</tr>
<tr>
<td>7.466</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/VrmWre_s0/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_read_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>memory_ctrl/sdram_read_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/sdram_read_s1</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>memory_ctrl/sdram_read_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 24.993%; route: 1.479, 64.835%; tC2Q: 0.232, 10.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path73</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_6_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C39[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_6_s1/Q</td>
</tr>
<tr>
<td>7.600</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>memory_ctrl/vram/MemAddr_6_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_6_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>memory_ctrl/vram/MemAddr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 89.781%; tC2Q: 0.232, 10.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path74</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I1</td>
</tr>
<tr>
<td>6.561</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>7.616</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 46.911%; route: 2.605, 48.748%; tC2Q: 0.232, 4.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path75</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>6.099</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I1</td>
</tr>
<tr>
<td>6.561</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 46.935%; route: 2.602, 48.722%; tC2Q: 0.232, 4.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path76</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_11_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C33[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_11_s1/Q</td>
</tr>
<tr>
<td>7.571</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>memory_ctrl/vram/MemAddr_11_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_11_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>memory_ctrl/vram/MemAddr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.009, 89.649%; tC2Q: 0.232, 10.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path77</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_12_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C33[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_12_s1/Q</td>
</tr>
<tr>
<td>7.569</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>memory_ctrl/vram/MemAddr_12_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_12_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>memory_ctrl/vram/MemAddr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.008, 89.642%; tC2Q: 0.232, 10.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path78</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C37[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>7.510</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>memory_ctrl/vram/MemAddr_0_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_0_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>memory_ctrl/vram/MemAddr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 89.363%; tC2Q: 0.232, 10.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path79</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_iso_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>7.136</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R32C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>8.399</td>
<td>1.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n389_s18/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n389_s18/F</td>
</tr>
<tr>
<td>8.970</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>n389_s20/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">n389_s20/F</td>
</tr>
<tr>
<td>9.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">state_iso_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>state_iso_1_s5/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>state_iso_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 42.791%; route: 1.264, 48.337%; tC2Q: 0.232, 8.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path80</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_5_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C39[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_5_s1/Q</td>
</tr>
<tr>
<td>7.434</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>memory_ctrl/vram/MemAddr_5_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_5_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>memory_ctrl/vram/MemAddr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.872, 88.975%; tC2Q: 0.232, 11.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path81</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_3_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C35[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_3_s1/Q</td>
</tr>
<tr>
<td>7.417</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>memory_ctrl/vram/MemAddr_3_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_3_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>memory_ctrl/vram/MemAddr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.856, 88.890%; tC2Q: 0.232, 11.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path82</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_7_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C39[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_7_s1/Q</td>
</tr>
<tr>
<td>7.417</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>memory_ctrl/vram/MemAddr_7_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_7_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>memory_ctrl/vram/MemAddr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.856, 88.890%; tC2Q: 0.232, 11.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path83</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_1_s1/Q</td>
</tr>
<tr>
<td>7.409</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>memory_ctrl/vram/MemAddr_1_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_1_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>memory_ctrl/vram/MemAddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 88.843%; tC2Q: 0.232, 11.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path84</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_2_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_2_s1/Q</td>
</tr>
<tr>
<td>7.403</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_2_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_2_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.842, 88.812%; tC2Q: 0.232, 11.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path85</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_INTERRUPT/FF_HSYNC_INT_N_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/INT_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>vdp4/u_v9958/U_INTERRUPT/FF_HSYNC_INT_N_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_INTERRUPT/FF_HSYNC_INT_N_s1/Q</td>
</tr>
<tr>
<td>6.248</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td>cpu1/u0/n2330_s2/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2330_s2/F</td>
</tr>
<tr>
<td>7.012</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>cpu1/u0/n2330_s1/I2</td>
</tr>
<tr>
<td>7.383</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2330_s1/F</td>
</tr>
<tr>
<td>7.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/INT_s_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>cpu1/u0/INT_s_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/INT_s_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>cpu1/u0/INT_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 43.247%; route: 0.933, 45.455%; tC2Q: 0.232, 11.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path86</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_9_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_9_s1/Q</td>
</tr>
<tr>
<td>7.360</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>memory_ctrl/vram/MemAddr_9_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_9_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>memory_ctrl/vram/MemAddr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.799, 88.577%; tC2Q: 0.232, 11.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path87</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C39[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_8_s1/Q</td>
</tr>
<tr>
<td>7.354</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>memory_ctrl/vram/MemAddr_8_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_8_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>memory_ctrl/vram/MemAddr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.793, 88.544%; tC2Q: 0.232, 11.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path88</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.264</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>140.591</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.607</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 12.030%; route: 1.016, 37.372%; tC2Q: 1.375, 50.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path89</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.264</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>140.591</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.604</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 12.044%; route: 1.013, 37.299%; tC2Q: 1.375, 50.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path90</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.264</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>140.591</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.604</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 12.044%; route: 1.013, 37.299%; tC2Q: 1.375, 50.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path91</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.264</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>140.591</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.604</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 12.044%; route: 1.013, 37.299%; tC2Q: 1.375, 50.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path92</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.264</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>140.591</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.604</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 12.044%; route: 1.013, 37.299%; tC2Q: 1.375, 50.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path93</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[2][B]</td>
<td>vdp4/u_v9958/IRAMADR_4_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C39[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_4_s1/Q</td>
</tr>
<tr>
<td>7.267</td>
<td>1.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_4_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_4_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.705, 88.026%; tC2Q: 0.232, 11.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path94</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_10_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_10_s1/Q</td>
</tr>
<tr>
<td>7.160</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>memory_ctrl/vram/MemAddr_10_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_10_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>memory_ctrl/vram/MemAddr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 87.329%; tC2Q: 0.232, 12.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path95</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_15_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_15_s1/Q</td>
</tr>
<tr>
<td>7.160</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_15_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 87.329%; tC2Q: 0.232, 12.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path96</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_13_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C34[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_13_s1/Q</td>
</tr>
<tr>
<td>7.138</td>
<td>1.577</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>memory_ctrl/vram/MemAddr_13_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.577, 87.172%; tC2Q: 0.232, 12.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path97</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.264</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>140.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R32C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>140.670</td>
<td>0.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[3][A]</td>
<td>cpu1/IORQ_n_i_s4/I0</td>
</tr>
<tr>
<td>141.240</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>141.385</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7[2][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[2][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C7[2][A]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 37.705%; route: 0.179, 7.185%; tC2Q: 1.375, 55.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path98</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.264</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>140.591</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.356</td>
<td>0.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 13.254%; route: 0.765, 31.002%; tC2Q: 1.375, 55.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path99</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.264</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[1][B]</td>
<td style=" font-weight:bold;">cpu1/RD_s5/I1</td>
</tr>
<tr>
<td>140.635</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C7[1][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s5/F</td>
</tr>
<tr>
<td>140.640</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[2][B]</td>
<td>cpu1/RD_s3/I2</td>
</tr>
<tr>
<td>141.210</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>141.354</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 38.175%; route: 0.149, 6.028%; tC2Q: 1.375, 55.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path100</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_14_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_14_s1/Q</td>
</tr>
<tr>
<td>7.084</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>memory_ctrl/vram/MemAddr_14_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
<tr>
<td>11.461</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.775%; tC2Q: 0.232, 13.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path101</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.264</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>140.591</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.327</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 13.411%; route: 0.736, 30.184%; tC2Q: 1.375, 56.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path102</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>6.310</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I0</td>
</tr>
<tr>
<td>6.772</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>6.917</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.475, 53.279%; route: 1.938, 41.727%; tC2Q: 0.232, 4.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path103</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>13.088</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_1_s/I2</td>
</tr>
<tr>
<td>13.643</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_1_s/F</td>
</tr>
<tr>
<td>14.630</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td>memory_ctrl/vram/sdram_dout16_1_s/I0</td>
</tr>
<tr>
<td>15.179</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_1_s/F</td>
</tr>
<tr>
<td>15.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_1_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_1_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C22[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.258%; route: 2.313, 63.383%; tC2Q: 0.232, 6.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path104</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.410</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[1][B]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s5/I2</td>
</tr>
<tr>
<td>140.980</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C7[1][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>141.124</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 25.501%; route: 0.144, 6.452%; tC2Q: 1.521, 68.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path105</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/MREQ_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.410</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[2][B]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s12/I2</td>
</tr>
<tr>
<td>140.959</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s12/F</td>
</tr>
<tr>
<td>141.103</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C7[1][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 24.794%; route: 0.144, 6.513%; tC2Q: 1.521, 68.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path106</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>13.000</td>
<td>1.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_6_s/I2</td>
</tr>
<tr>
<td>13.453</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C2[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_6_s/F</td>
</tr>
<tr>
<td>14.684</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td>memory_ctrl/vram/sdram_dout16_6_s/I0</td>
</tr>
<tr>
<td>15.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_6_s/F</td>
</tr>
<tr>
<td>15.146</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td>memory_ctrl/vdp_dout_ff_6_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_6_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C22[1][B]</td>
<td>memory_ctrl/vdp_dout_ff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.915, 25.311%; route: 2.468, 68.272%; tC2Q: 0.232, 6.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path107</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>13.088</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_2_s/I2</td>
</tr>
<tr>
<td>13.643</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_2_s/F</td>
</tr>
<tr>
<td>14.630</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>memory_ctrl/vram/sdram_dout16_2_s/I0</td>
</tr>
<tr>
<td>15.092</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_2_s/F</td>
</tr>
<tr>
<td>15.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>memory_ctrl/vdp_dout_ff_2_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_2_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>memory_ctrl/vdp_dout_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 28.554%; route: 2.313, 64.932%; tC2Q: 0.232, 6.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path108</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>13.009</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_4_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C2[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_4_s/F</td>
</tr>
<tr>
<td>14.500</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>memory_ctrl/vram/sdram_dout16_4_s/I0</td>
</tr>
<tr>
<td>15.049</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_4_s/F</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_4_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_4_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.002, 28.480%; route: 2.284, 64.926%; tC2Q: 0.232, 6.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path109</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>140.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.264</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>140.591</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>140.957</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C8[0][B]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 15.813%; route: 0.366, 17.675%; tC2Q: 1.375, 66.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path110</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>12.834</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_7_s/I2</td>
</tr>
<tr>
<td>13.389</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C2[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_7_s/F</td>
</tr>
<tr>
<td>14.624</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>memory_ctrl/vram/sdram_dout16_7_s/I0</td>
</tr>
<tr>
<td>14.995</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_7_s/F</td>
</tr>
<tr>
<td>14.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_7_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_7_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 26.727%; route: 2.307, 66.577%; tC2Q: 0.232, 6.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path111</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>13.033</td>
<td>1.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>13.550</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C2[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>14.588</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>memory_ctrl/vram/sdram_dout16_0_s/I0</td>
</tr>
<tr>
<td>14.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_0_s/F</td>
</tr>
<tr>
<td>14.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_0_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_0_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 25.903%; route: 2.308, 67.330%; tC2Q: 0.232, 6.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path112</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/busy_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>memory_ctrl/vram/busy_s5/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s5/Q</td>
</tr>
<tr>
<td>3.202</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n322_s12/I2</td>
</tr>
<tr>
<td>3.655</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C20[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n322_s12/F</td>
</tr>
<tr>
<td>4.078</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n709_s1/I2</td>
</tr>
<tr>
<td>4.449</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n709_s1/F</td>
</tr>
<tr>
<td>4.863</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n709_s0/I0</td>
</tr>
<tr>
<td>5.412</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n709_s0/F</td>
</tr>
<tr>
<td>6.631</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_BA_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.373, 31.490%; route: 2.755, 63.189%; tC2Q: 0.232, 5.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path113</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>13.012</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_5_s/I2</td>
</tr>
<tr>
<td>13.383</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C2[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_5_s/F</td>
</tr>
<tr>
<td>14.448</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>memory_ctrl/vram/sdram_dout16_5_s/I0</td>
</tr>
<tr>
<td>14.910</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_5_s/F</td>
</tr>
<tr>
<td>14.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_5_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_5_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 24.646%; route: 2.315, 68.489%; tC2Q: 0.232, 6.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path114</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>140.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_falling_3m6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Wait_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>139.601</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td style=" font-weight:bold;">clk_falling_3m6_s0/I0</td>
</tr>
<tr>
<td>140.063</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">clk_falling_3m6_s0/F</td>
</tr>
<tr>
<td>140.852</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/Wait_s_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[0][A]</td>
<td>cpu1/Wait_s_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/Wait_s_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C10[0][A]</td>
<td>cpu1/Wait_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 23.540%; route: 0.789, 40.199%; tC2Q: 0.712, 36.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path115</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>12.840</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_13_s/I2</td>
</tr>
<tr>
<td>13.395</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_13_s/F</td>
</tr>
<tr>
<td>14.354</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>memory_ctrl/vram/sdram_dout16_13_s/I0</td>
</tr>
<tr>
<td>14.903</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_13_s/F</td>
</tr>
<tr>
<td>14.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>memory_ctrl/vdp_dout_ff_13_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_13_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>memory_ctrl/vdp_dout_ff_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 32.732%; route: 2.037, 60.389%; tC2Q: 0.232, 6.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path116</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>7.136</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>R34C7[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>8.495</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>n382_s7/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n382_s7/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" font-weight:bold;">ex_bus_wr_n_ff_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>ex_bus_wr_n_ff_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 25.655%; route: 1.359, 63.504%; tC2Q: 0.232, 10.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path117</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>12.927</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_11_s/I2</td>
</tr>
<tr>
<td>13.482</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_11_s/F</td>
</tr>
<tr>
<td>14.365</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>memory_ctrl/vram/sdram_dout16_11_s/I0</td>
</tr>
<tr>
<td>14.827</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_11_s/F</td>
</tr>
<tr>
<td>14.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 30.853%; route: 2.047, 62.109%; tC2Q: 0.232, 7.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path118</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_0_s2/Q</td>
</tr>
<tr>
<td>3.195</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s2/I2</td>
</tr>
<tr>
<td>3.765</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s2/F</td>
</tr>
<tr>
<td>3.766</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>4.283</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>5.256</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>6.532</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 38.893%; route: 2.371, 55.662%; tC2Q: 0.232, 5.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path119</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>13.012</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_3_s/I2</td>
</tr>
<tr>
<td>13.383</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C2[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_3_s/F</td>
</tr>
<tr>
<td>14.347</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>memory_ctrl/vram/sdram_dout16_3_s/I0</td>
</tr>
<tr>
<td>14.809</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_3_s/F</td>
</tr>
<tr>
<td>14.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_3_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_3_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 25.410%; route: 2.213, 67.513%; tC2Q: 0.232, 7.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path120</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_0_s2/Q</td>
</tr>
<tr>
<td>3.195</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s2/I2</td>
</tr>
<tr>
<td>3.765</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s2/F</td>
</tr>
<tr>
<td>3.766</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>4.283</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>5.256</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 39.601%; route: 2.295, 54.855%; tC2Q: 0.232, 5.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path121</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_0_s2/Q</td>
</tr>
<tr>
<td>3.195</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s2/I2</td>
</tr>
<tr>
<td>3.765</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s2/F</td>
</tr>
<tr>
<td>3.766</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>4.283</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>5.256</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>6.443</td>
<td>1.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 39.719%; route: 2.283, 54.719%; tC2Q: 0.232, 5.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path122</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>12.927</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_9_s/I2</td>
</tr>
<tr>
<td>13.444</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_9_s/F</td>
</tr>
<tr>
<td>14.331</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>memory_ctrl/vram/sdram_dout16_9_s/I0</td>
</tr>
<tr>
<td>14.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_9_s/F</td>
</tr>
<tr>
<td>14.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>memory_ctrl/vdp_dout_ff_9_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_9_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>memory_ctrl/vdp_dout_ff_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 28.000%; route: 2.051, 64.685%; tC2Q: 0.232, 7.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path123</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>12.927</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_10_s/I2</td>
</tr>
<tr>
<td>13.444</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_10_s/F</td>
</tr>
<tr>
<td>14.331</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>memory_ctrl/vram/sdram_dout16_10_s/I0</td>
</tr>
<tr>
<td>14.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_10_s/F</td>
</tr>
<tr>
<td>14.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>memory_ctrl/vdp_dout_ff_10_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_10_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>memory_ctrl/vdp_dout_ff_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 28.000%; route: 2.051, 64.685%; tC2Q: 0.232, 7.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path124</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn1/n9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dn1/n7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dn1/n9_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR49[A]</td>
<td style=" font-weight:bold;">dn1/n9_s0/Q</td>
</tr>
<tr>
<td>5.672</td>
<td>3.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][A]</td>
<td>dn1/n7_s2/I0</td>
</tr>
<tr>
<td>6.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[3][A]</td>
<td style=" background: #97FFFF;">dn1/n7_s2/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">dn1/n7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 13.853%; route: 3.313, 80.508%; tC2Q: 0.232, 5.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path125</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>12.927</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_15_s/I2</td>
</tr>
<tr>
<td>13.482</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_15_s/F</td>
</tr>
<tr>
<td>14.199</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>memory_ctrl/vram/sdram_dout16_15_s/I0</td>
</tr>
<tr>
<td>14.661</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_15_s/F</td>
</tr>
<tr>
<td>14.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_15_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_15_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 32.490%; route: 1.881, 60.099%; tC2Q: 0.232, 7.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path126</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>12.840</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_14_s/I2</td>
</tr>
<tr>
<td>13.395</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_14_s/F</td>
</tr>
<tr>
<td>14.189</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>memory_ctrl/vram/sdram_dout16_14_s/I0</td>
</tr>
<tr>
<td>14.651</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_14_s/F</td>
</tr>
<tr>
<td>14.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_14_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_14_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 32.593%; route: 1.871, 59.972%; tC2Q: 0.232, 7.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path127</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>12.915</td>
<td>1.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[3][A]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_12_s/I2</td>
</tr>
<tr>
<td>13.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C39[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_12_s/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>memory_ctrl/vram/sdram_dout16_12_s/I0</td>
</tr>
<tr>
<td>14.629</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_12_s/F</td>
</tr>
<tr>
<td>14.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_12_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_12_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 29.692%; route: 1.946, 62.820%; tC2Q: 0.232, 7.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path128</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.763</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>12.915</td>
<td>1.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_8_s/I2</td>
</tr>
<tr>
<td>13.368</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_8_s/F</td>
</tr>
<tr>
<td>14.162</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>memory_ctrl/vram/sdram_dout16_8_s/I0</td>
</tr>
<tr>
<td>14.624</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_8_s/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R15C29[0][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.845</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_8_s0/G</td>
</tr>
<tr>
<td>19.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_8_s0</td>
</tr>
<tr>
<td>19.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.915, 29.584%; route: 1.946, 62.916%; tC2Q: 0.232, 7.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path129</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_0_s2/Q</td>
</tr>
<tr>
<td>3.195</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s2/I2</td>
</tr>
<tr>
<td>3.765</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s2/F</td>
</tr>
<tr>
<td>3.766</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>4.283</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>5.256</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>6.316</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 40.967%; route: 2.156, 53.297%; tC2Q: 0.232, 5.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path130</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn1/n9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dn1/n8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dn1/n9_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR49[A]</td>
<td style=" font-weight:bold;">dn1/n9_s0/Q</td>
</tr>
<tr>
<td>6.043</td>
<td>3.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" font-weight:bold;">dn1/n8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>dn1/n8_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>dn1/n8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.539, 93.848%; tC2Q: 0.232, 6.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path131</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn1/n9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dn1/n7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dn1/n9_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR49[A]</td>
<td style=" font-weight:bold;">dn1/n9_s0/Q</td>
</tr>
<tr>
<td>5.672</td>
<td>3.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>dn1/n22_s0/I0</td>
</tr>
<tr>
<td>6.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">dn1/n22_s0/F</td>
</tr>
<tr>
<td>6.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">dn1/n7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 9.837%; route: 3.168, 84.011%; tC2Q: 0.232, 6.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path132</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s1/I3</td>
</tr>
<tr>
<td>4.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s1/F</td>
</tr>
<tr>
<td>5.315</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s0/I1</td>
</tr>
<tr>
<td>5.642</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s0/F</td>
</tr>
<tr>
<td>6.004</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.253, 33.569%; route: 2.248, 60.216%; tC2Q: 0.232, 6.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path133</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s1/I3</td>
</tr>
<tr>
<td>4.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s1/F</td>
</tr>
<tr>
<td>5.315</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s0/I1</td>
</tr>
<tr>
<td>5.642</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s0/F</td>
</tr>
<tr>
<td>6.004</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.253, 33.569%; route: 2.248, 60.216%; tC2Q: 0.232, 6.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path134</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n346_s2/I0</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n346_s2/F</td>
</tr>
<tr>
<td>3.932</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n322_s15/I3</td>
</tr>
<tr>
<td>4.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n322_s15/F</td>
</tr>
<tr>
<td>4.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n322_s11/I2</td>
</tr>
<tr>
<td>4.854</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n322_s11/F</td>
</tr>
<tr>
<td>5.277</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n322_s16/I2</td>
</tr>
<tr>
<td>5.847</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n322_s16/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 50.188%; route: 1.621, 43.575%; tC2Q: 0.232, 6.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path135</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n346_s2/I0</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n346_s2/F</td>
</tr>
<tr>
<td>3.932</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n322_s15/I3</td>
</tr>
<tr>
<td>4.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n322_s15/F</td>
</tr>
<tr>
<td>4.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n322_s11/I2</td>
</tr>
<tr>
<td>4.854</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n322_s11/F</td>
</tr>
<tr>
<td>5.277</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n322_s16/I2</td>
</tr>
<tr>
<td>5.847</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n322_s16/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>memory_ctrl/vram/u_sdram/state_2_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>memory_ctrl/vram/u_sdram/state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 50.188%; route: 1.621, 43.575%; tC2Q: 0.232, 6.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path136</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>140.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>145.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_falling_3m6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>139.601</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td style=" font-weight:bold;">clk_falling_3m6_s0/I0</td>
</tr>
<tr>
<td>140.063</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">clk_falling_3m6_s0/F</td>
</tr>
<tr>
<td>140.208</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">cpu1/MReq_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>145.793</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>cpu1/MReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>145.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
<tr>
<td>145.723</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 35.021%; route: 0.146, 11.033%; tC2Q: 0.712, 53.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path137</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s1/I3</td>
</tr>
<tr>
<td>4.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s1/F</td>
</tr>
<tr>
<td>5.315</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s0/I1</td>
</tr>
<tr>
<td>5.642</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s0/F</td>
</tr>
<tr>
<td>5.978</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.253, 33.800%; route: 2.222, 59.941%; tC2Q: 0.232, 6.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path138</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s1/I3</td>
</tr>
<tr>
<td>4.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s1/F</td>
</tr>
<tr>
<td>5.315</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s0/I1</td>
</tr>
<tr>
<td>5.642</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s0/F</td>
</tr>
<tr>
<td>5.978</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.253, 33.800%; route: 2.222, 59.941%; tC2Q: 0.232, 6.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path139</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s1/I3</td>
</tr>
<tr>
<td>4.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s1/F</td>
</tr>
<tr>
<td>5.315</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s0/I1</td>
</tr>
<tr>
<td>5.642</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s0/F</td>
</tr>
<tr>
<td>5.978</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.253, 33.800%; route: 2.222, 59.941%; tC2Q: 0.232, 6.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path140</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/r_read_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>memory_ctrl/vram/r_read_s3/I3</td>
</tr>
<tr>
<td>5.275</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/r_read_s3/F</td>
</tr>
<tr>
<td>5.277</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>memory_ctrl/vram/r_read_s2/I0</td>
</tr>
<tr>
<td>5.826</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/r_read_s2/F</td>
</tr>
<tr>
<td>5.971</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/r_read_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>memory_ctrl/vram/r_read_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>memory_ctrl/vram/r_read_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 44.683%; route: 1.814, 49.045%; tC2Q: 0.232, 6.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path141</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/ff_busy_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n346_s2/I0</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n346_s2/F</td>
</tr>
<tr>
<td>3.932</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n322_s15/I3</td>
</tr>
<tr>
<td>4.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n322_s15/F</td>
</tr>
<tr>
<td>4.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n322_s11/I2</td>
</tr>
<tr>
<td>4.854</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n322_s11/F</td>
</tr>
<tr>
<td>5.038</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>memory_ctrl/vram/u_sdram/ff_busy_s4/I2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/ff_busy_s4/F</td>
</tr>
<tr>
<td>5.828</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/ff_busy_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/ff_busy_s2/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/ff_busy_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.759, 49.462%; route: 1.565, 44.014%; tC2Q: 0.232, 6.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path142</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s1/I3</td>
</tr>
<tr>
<td>4.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s1/F</td>
</tr>
<tr>
<td>5.315</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s0/I1</td>
</tr>
<tr>
<td>5.642</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s0/F</td>
</tr>
<tr>
<td>5.795</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.253, 35.562%; route: 2.038, 57.853%; tC2Q: 0.232, 6.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path143</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s1/I3</td>
</tr>
<tr>
<td>4.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s1/F</td>
</tr>
<tr>
<td>5.315</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s0/I1</td>
</tr>
<tr>
<td>5.642</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s0/F</td>
</tr>
<tr>
<td>5.795</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.253, 35.562%; route: 2.038, 57.853%; tC2Q: 0.232, 6.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path144</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s1/I3</td>
</tr>
<tr>
<td>4.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s1/F</td>
</tr>
<tr>
<td>5.315</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s0/I1</td>
</tr>
<tr>
<td>5.642</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s0/F</td>
</tr>
<tr>
<td>5.795</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.253, 35.562%; route: 2.038, 57.853%; tC2Q: 0.232, 6.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path145</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_demux_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>msel_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>counter_demux_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">counter_demux_2_s0/Q</td>
</tr>
<tr>
<td>3.171</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>n202_s5/I0</td>
</tr>
<tr>
<td>3.633</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">n202_s5/F</td>
</tr>
<tr>
<td>3.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>n202_s4/I3</td>
</tr>
<tr>
<td>4.189</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">n202_s4/F</td>
</tr>
<tr>
<td>5.791</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">msel_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>msel_0_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>msel_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 28.898%; route: 2.270, 64.510%; tC2Q: 0.232, 6.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path146</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_0_s2/Q</td>
</tr>
<tr>
<td>3.195</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s2/I2</td>
</tr>
<tr>
<td>3.765</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s2/F</td>
</tr>
<tr>
<td>3.766</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>4.283</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>4.536</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n711_s1/I3</td>
</tr>
<tr>
<td>4.863</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n711_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.414, 42.241%; route: 1.701, 50.828%; tC2Q: 0.232, 6.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path147</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_demux_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>msel_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>counter_demux_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">counter_demux_2_s0/Q</td>
</tr>
<tr>
<td>3.171</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>msel_0_s3/I2</td>
</tr>
<tr>
<td>3.633</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" background: #97FFFF;">msel_0_s3/F</td>
</tr>
<tr>
<td>3.805</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>msel_0_s2/I1</td>
</tr>
<tr>
<td>4.354</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">msel_0_s2/F</td>
</tr>
<tr>
<td>5.573</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">msel_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>msel_0_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>msel_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.011, 30.618%; route: 2.059, 62.356%; tC2Q: 0.232, 7.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path148</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_demux_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>msel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td>counter_demux_3_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R12C17[2][B]</td>
<td style=" font-weight:bold;">counter_demux_3_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>n191_s2/I1</td>
</tr>
<tr>
<td>3.578</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">n191_s2/F</td>
</tr>
<tr>
<td>3.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>n191_s1/I3</td>
</tr>
<tr>
<td>4.096</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">n191_s1/F</td>
</tr>
<tr>
<td>5.556</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT34[B]</td>
<td style=" font-weight:bold;">msel_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[B]</td>
<td>msel_1_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[B]</td>
<td>msel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 33.093%; route: 1.966, 59.844%; tC2Q: 0.232, 7.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path149</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_enable_3m6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>139.863</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">clk_enable_3m6_s1/I1</td>
</tr>
<tr>
<td>140.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s1/F</td>
</tr>
<tr>
<td>142.682</td>
<td>2.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[1][B]</td>
<td>cpu1/u0/n1542_s3/I0</td>
</tr>
<tr>
<td>143.144</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1542_s3/F</td>
</tr>
<tr>
<td>143.147</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>cpu1/u0/R_6_s3/I3</td>
</tr>
<tr>
<td>143.717</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R39C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/R_6_s3/F</td>
</tr>
<tr>
<td>144.269</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.419</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu1/u0/R_0_s0/CLK</td>
</tr>
<tr>
<td>150.384</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/R_0_s0</td>
</tr>
<tr>
<td>150.349</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu1/u0/R_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.271</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 29.500%; route: 2.819, 52.405%; tC2Q: 0.973, 18.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path150</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_enable_3m6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>139.863</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">clk_enable_3m6_s1/I1</td>
</tr>
<tr>
<td>140.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s1/F</td>
</tr>
<tr>
<td>142.682</td>
<td>2.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[1][B]</td>
<td>cpu1/u0/n1542_s3/I0</td>
</tr>
<tr>
<td>143.144</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1542_s3/F</td>
</tr>
<tr>
<td>143.147</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>cpu1/u0/R_6_s3/I3</td>
</tr>
<tr>
<td>143.717</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R39C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/R_6_s3/F</td>
</tr>
<tr>
<td>144.269</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.419</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>cpu1/u0/R_1_s0/CLK</td>
</tr>
<tr>
<td>150.384</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/R_1_s0</td>
</tr>
<tr>
<td>150.349</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>cpu1/u0/R_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.271</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 29.500%; route: 2.819, 52.405%; tC2Q: 0.973, 18.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path151</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_enable_3m6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>139.863</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">clk_enable_3m6_s1/I1</td>
</tr>
<tr>
<td>140.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s1/F</td>
</tr>
<tr>
<td>142.682</td>
<td>2.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[1][B]</td>
<td>cpu1/u0/n1542_s3/I0</td>
</tr>
<tr>
<td>143.144</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1542_s3/F</td>
</tr>
<tr>
<td>143.147</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>cpu1/u0/R_6_s3/I3</td>
</tr>
<tr>
<td>143.717</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R39C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/R_6_s3/F</td>
</tr>
<tr>
<td>144.269</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.419</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td>cpu1/u0/R_2_s0/CLK</td>
</tr>
<tr>
<td>150.384</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/R_2_s0</td>
</tr>
<tr>
<td>150.349</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C19[1][A]</td>
<td>cpu1/u0/R_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.271</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 29.500%; route: 2.819, 52.405%; tC2Q: 0.973, 18.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path152</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_enable_3m6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>139.863</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">clk_enable_3m6_s1/I1</td>
</tr>
<tr>
<td>140.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s1/F</td>
</tr>
<tr>
<td>142.682</td>
<td>2.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[1][B]</td>
<td>cpu1/u0/n1542_s3/I0</td>
</tr>
<tr>
<td>143.144</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1542_s3/F</td>
</tr>
<tr>
<td>143.147</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>cpu1/u0/R_6_s3/I3</td>
</tr>
<tr>
<td>143.717</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R39C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/R_6_s3/F</td>
</tr>
<tr>
<td>144.269</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/R_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.419</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>cpu1/u0/R_3_s0/CLK</td>
</tr>
<tr>
<td>150.384</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/R_3_s0</td>
</tr>
<tr>
<td>150.349</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>cpu1/u0/R_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.271</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 29.500%; route: 2.819, 52.405%; tC2Q: 0.973, 18.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path153</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_enable_3m6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>139.863</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">clk_enable_3m6_s1/I1</td>
</tr>
<tr>
<td>140.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s1/F</td>
</tr>
<tr>
<td>142.682</td>
<td>2.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[1][B]</td>
<td>cpu1/u0/n1542_s3/I0</td>
</tr>
<tr>
<td>143.144</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1542_s3/F</td>
</tr>
<tr>
<td>143.147</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>cpu1/u0/R_6_s3/I3</td>
</tr>
<tr>
<td>143.717</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R39C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/R_6_s3/F</td>
</tr>
<tr>
<td>144.221</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.419</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[2][A]</td>
<td>cpu1/u0/R_6_s0/CLK</td>
</tr>
<tr>
<td>150.384</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/R_6_s0</td>
</tr>
<tr>
<td>150.349</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C19[2][A]</td>
<td>cpu1/u0/R_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.271</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 29.766%; route: 2.771, 51.975%; tC2Q: 0.973, 18.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path154</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.483</td>
<td>0.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>memory_ctrl/vram/n357_s1/I0</td>
</tr>
<tr>
<td>5.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n357_s1/F</td>
</tr>
<tr>
<td>5.360</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 35.744%; route: 1.753, 56.745%; tC2Q: 0.232, 7.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path155</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>memory_ctrl/sdram_address_21_s4/I2</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_21_s4/F</td>
</tr>
<tr>
<td>5.295</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_4_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.132%; route: 1.760, 58.195%; tC2Q: 0.232, 7.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path156</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>memory_ctrl/sdram_address_21_s4/I2</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_21_s4/F</td>
</tr>
<tr>
<td>5.295</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>memory_ctrl/vram/MemAddr_9_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>memory_ctrl/vram/MemAddr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.132%; route: 1.760, 58.195%; tC2Q: 0.232, 7.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path157</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>memory_ctrl/sdram_address_21_s4/I2</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_21_s4/F</td>
</tr>
<tr>
<td>5.295</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>memory_ctrl/vram/MemAddr_10_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>memory_ctrl/vram/MemAddr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.132%; route: 1.760, 58.195%; tC2Q: 0.232, 7.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path158</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_oen_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s1/I3</td>
</tr>
<tr>
<td>4.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s1/F</td>
</tr>
<tr>
<td>4.578</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n428_s5/I0</td>
</tr>
<tr>
<td>5.148</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n428_s5/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_oen_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_oen_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_oen_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 49.527%; route: 1.293, 42.793%; tC2Q: 0.232, 7.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path159</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.282</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_4_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.277%; route: 1.747, 58.017%; tC2Q: 0.232, 7.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path160</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.282</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>memory_ctrl/vram/MemAddr_9_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>memory_ctrl/vram/MemAddr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.277%; route: 1.747, 58.017%; tC2Q: 0.232, 7.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path161</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.282</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>memory_ctrl/vram/MemAddr_10_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>memory_ctrl/vram/MemAddr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.277%; route: 1.747, 58.017%; tC2Q: 0.232, 7.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path162</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.282</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>memory_ctrl/vram/MemAddr_1_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>memory_ctrl/vram/MemAddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.279%; route: 1.747, 58.015%; tC2Q: 0.232, 7.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path163</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.282</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>memory_ctrl/vram/MemAddr_5_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>memory_ctrl/vram/MemAddr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.279%; route: 1.747, 58.015%; tC2Q: 0.232, 7.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path164</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.282</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>memory_ctrl/vram/MemAddr_13_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.279%; route: 1.747, 58.015%; tC2Q: 0.232, 7.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path165</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.502</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n589_s5/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s5/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s4/I2</td>
</tr>
<tr>
<td>3.817</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s4/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s2/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s2/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n557_s2/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n557_s2/F</td>
</tr>
<tr>
<td>5.259</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 69.089%; route: 0.692, 23.179%; tC2Q: 0.231, 7.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path166</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.502</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n589_s5/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s5/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s4/I2</td>
</tr>
<tr>
<td>3.817</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s4/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s2/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s2/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n557_s2/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n557_s2/F</td>
</tr>
<tr>
<td>5.259</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 69.089%; route: 0.692, 23.179%; tC2Q: 0.231, 7.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path167</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.502</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n589_s5/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s5/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s4/I2</td>
</tr>
<tr>
<td>3.817</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s4/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s2/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s2/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n557_s2/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n557_s2/F</td>
</tr>
<tr>
<td>5.259</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 69.089%; route: 0.692, 23.179%; tC2Q: 0.231, 7.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path168</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.502</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n589_s5/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s5/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s4/I2</td>
</tr>
<tr>
<td>3.817</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s4/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s2/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s2/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n557_s2/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n557_s2/F</td>
</tr>
<tr>
<td>5.259</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 69.089%; route: 0.692, 23.179%; tC2Q: 0.231, 7.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path169</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.502</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n589_s5/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s5/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s4/I2</td>
</tr>
<tr>
<td>3.817</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s4/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s2/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s2/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n557_s2/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n557_s2/F</td>
</tr>
<tr>
<td>5.259</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 69.089%; route: 0.692, 23.179%; tC2Q: 0.231, 7.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path170</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.502</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n589_s5/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s5/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s4/I2</td>
</tr>
<tr>
<td>3.817</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s4/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s2/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s2/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n557_s2/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n557_s2/F</td>
</tr>
<tr>
<td>5.259</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 69.089%; route: 0.692, 23.179%; tC2Q: 0.231, 7.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path171</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_2_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.717%; route: 1.709, 57.479%; tC2Q: 0.232, 7.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path172</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_demux_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>msel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>counter_demux_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">counter_demux_2_s0/Q</td>
</tr>
<tr>
<td>3.171</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>msel_1_s3/I3</td>
</tr>
<tr>
<td>3.720</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">msel_1_s3/F</td>
</tr>
<tr>
<td>3.892</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>msel_1_s2/I0</td>
</tr>
<tr>
<td>4.219</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">msel_1_s2/F</td>
</tr>
<tr>
<td>5.223</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[B]</td>
<td style=" font-weight:bold;">msel_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[B]</td>
<td>msel_1_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[B]</td>
<td>msel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.876, 29.682%; route: 1.843, 62.457%; tC2Q: 0.232, 7.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path173</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_enable_3m6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>139.863</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">clk_enable_3m6_s1/I1</td>
</tr>
<tr>
<td>140.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s1/F</td>
</tr>
<tr>
<td>142.682</td>
<td>2.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[1][B]</td>
<td>cpu1/u0/n1542_s3/I0</td>
</tr>
<tr>
<td>143.144</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1542_s3/F</td>
</tr>
<tr>
<td>143.147</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>cpu1/u0/R_6_s3/I3</td>
</tr>
<tr>
<td>143.717</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R39C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/R_6_s3/F</td>
</tr>
<tr>
<td>144.075</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/R_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.419</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][B]</td>
<td>cpu1/u0/R_4_s0/CLK</td>
</tr>
<tr>
<td>150.384</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/R_4_s0</td>
</tr>
<tr>
<td>150.349</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C19[0][B]</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.271</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 30.604%; route: 2.625, 50.623%; tC2Q: 0.973, 18.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path174</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_enable_3m6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C12[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>139.863</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">clk_enable_3m6_s1/I1</td>
</tr>
<tr>
<td>140.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s1/F</td>
</tr>
<tr>
<td>142.682</td>
<td>2.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[1][B]</td>
<td>cpu1/u0/n1542_s3/I0</td>
</tr>
<tr>
<td>143.144</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1542_s3/F</td>
</tr>
<tr>
<td>143.147</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>cpu1/u0/R_6_s3/I3</td>
</tr>
<tr>
<td>143.717</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R39C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/R_6_s3/F</td>
</tr>
<tr>
<td>144.075</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.419</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>cpu1/u0/R_5_s0/CLK</td>
</tr>
<tr>
<td>150.384</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/R_5_s0</td>
</tr>
<tr>
<td>150.349</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.271</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 30.604%; route: 2.625, 50.623%; tC2Q: 0.973, 18.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path175</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_din[6].dn/n9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_din[6].dn/n7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[B]</td>
<td>bus_din[6].dn/n9_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOB6[B]</td>
<td style=" font-weight:bold;">bus_din[6].dn/n9_s0/Q</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td>bus_din[6].dn/n7_s2/I0</td>
</tr>
<tr>
<td>5.014</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td style=" background: #97FFFF;">bus_din[6].dn/n7_s2/F</td>
</tr>
<tr>
<td>5.158</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">bus_din[6].dn/n7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>bus_din[6].dn/n7_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>bus_din[6].dn/n7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 16.002%; route: 2.193, 75.962%; tC2Q: 0.232, 8.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path176</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_din[3].dn/n9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_din[3].dn/n7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB18[A]</td>
<td>bus_din[3].dn/n9_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOB18[A]</td>
<td style=" font-weight:bold;">bus_din[3].dn/n9_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>2.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>bus_din[3].dn/n7_s2/I0</td>
</tr>
<tr>
<td>5.006</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td style=" background: #97FFFF;">bus_din[3].dn/n7_s2/F</td>
</tr>
<tr>
<td>5.150</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">bus_din[3].dn/n7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>bus_din[3].dn/n7_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>bus_din[3].dn/n7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 11.358%; route: 2.320, 80.584%; tC2Q: 0.232, 8.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path177</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemWR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>memory_ctrl/vram/n335_s1/I0</td>
</tr>
<tr>
<td>4.790</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n335_s1/F</td>
</tr>
<tr>
<td>5.147</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemWR_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>memory_ctrl/vram/MemWR_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>memory_ctrl/vram/MemWR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 35.365%; route: 1.627, 56.567%; tC2Q: 0.232, 8.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path178</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.133</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>memory_ctrl/vram/MemDin_14_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>memory_ctrl/vram/MemDin_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.061%; route: 1.598, 55.832%; tC2Q: 0.232, 8.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path179</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>memory_ctrl/sdram_address_21_s4/I2</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_21_s4/F</td>
</tr>
<tr>
<td>5.129</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>memory_ctrl/vram/MemAddr_1_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>memory_ctrl/vram/MemAddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.112%; route: 1.594, 55.770%; tC2Q: 0.232, 8.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path180</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>memory_ctrl/sdram_address_21_s4/I2</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_21_s4/F</td>
</tr>
<tr>
<td>5.129</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>memory_ctrl/vram/MemAddr_5_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>memory_ctrl/vram/MemAddr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.112%; route: 1.594, 55.770%; tC2Q: 0.232, 8.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path181</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>memory_ctrl/sdram_address_21_s4/I2</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_21_s4/F</td>
</tr>
<tr>
<td>5.129</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>memory_ctrl/vram/MemAddr_13_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.112%; route: 1.594, 55.770%; tC2Q: 0.232, 8.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path182</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemRefresh_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>memory_ctrl/vram/n335_s1/I0</td>
</tr>
<tr>
<td>4.790</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n335_s1/F</td>
</tr>
<tr>
<td>5.125</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemRefresh_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>memory_ctrl/vram/MemRefresh_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>memory_ctrl/vram/MemRefresh_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 35.643%; route: 1.604, 56.226%; tC2Q: 0.232, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path183</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemRD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>memory_ctrl/vram/n335_s1/I0</td>
</tr>
<tr>
<td>4.790</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n335_s1/F</td>
</tr>
<tr>
<td>5.125</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemRD_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td>memory_ctrl/vram/MemRD_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[1][B]</td>
<td>memory_ctrl/vram/MemRD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 35.643%; route: 1.604, 56.226%; tC2Q: 0.232, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path184</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_iso_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>counter_iso_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">counter_iso_2_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>n389_s17/I1</td>
</tr>
<tr>
<td>3.230</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">n389_s17/F</td>
</tr>
<tr>
<td>3.402</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>n389_s15/I3</td>
</tr>
<tr>
<td>3.957</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">n389_s15/F</td>
</tr>
<tr>
<td>4.223</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>n380_s8/I2</td>
</tr>
<tr>
<td>4.793</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n380_s8/F</td>
</tr>
<tr>
<td>5.122</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" font-weight:bold;">ex_bus_wr_n_ff_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>ex_bus_wr_n_ff_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.695, 59.450%; route: 0.924, 32.413%; tC2Q: 0.232, 8.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path185</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>memory_ctrl/vram/MemDin_11_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>memory_ctrl/vram/MemDin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.329%; route: 1.577, 55.505%; tC2Q: 0.232, 8.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path186</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>memory_ctrl/vram/MemDin_12_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>memory_ctrl/vram/MemDin_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.329%; route: 1.577, 55.505%; tC2Q: 0.232, 8.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path187</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>memory_ctrl/vram/MemAddr_14_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.329%; route: 1.577, 55.505%; tC2Q: 0.232, 8.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path188</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_15_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.369%; route: 1.574, 55.455%; tC2Q: 0.232, 8.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path189</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>memory_ctrl/vram/MemAddr_21_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>memory_ctrl/vram/MemAddr_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.369%; route: 1.574, 55.455%; tC2Q: 0.232, 8.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path190</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>memory_ctrl/sdram_address_21_s4/I2</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_21_s4/F</td>
</tr>
<tr>
<td>5.108</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_2_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>memory_ctrl/vram/MemAddr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.386%; route: 1.572, 55.434%; tC2Q: 0.232, 8.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path191</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>memory_ctrl/sdram_address_21_s4/I2</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_21_s4/F</td>
</tr>
<tr>
<td>5.106</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>memory_ctrl/vram/MemAddr_14_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.408%; route: 1.571, 55.408%; tC2Q: 0.232, 8.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path192</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.502</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n589_s5/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s5/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s4/I2</td>
</tr>
<tr>
<td>3.817</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s4/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s2/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s2/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n557_s2/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n557_s2/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 72.860%; route: 0.538, 18.986%; tC2Q: 0.231, 8.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path193</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.502</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n589_s5/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s5/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s4/I2</td>
</tr>
<tr>
<td>3.817</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s4/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s2/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s2/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n557_s2/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n557_s2/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 72.860%; route: 0.538, 18.986%; tC2Q: 0.231, 8.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path194</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>memory_ctrl/vram/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.511%; route: 1.563, 55.282%; tC2Q: 0.232, 8.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path195</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.082</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/n823_s0/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>memory_ctrl/vram/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.511%; route: 1.563, 55.282%; tC2Q: 0.232, 8.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path196</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.502</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n589_s5/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s5/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s4/I2</td>
</tr>
<tr>
<td>3.817</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s4/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s2/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s2/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n557_s2/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n557_s2/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 73.614%; route: 0.509, 18.147%; tC2Q: 0.231, 8.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path197</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.502</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n589_s5/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s5/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s4/I2</td>
</tr>
<tr>
<td>3.817</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s4/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s2/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s2/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n557_s2/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n557_s2/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 73.614%; route: 0.509, 18.147%; tC2Q: 0.231, 8.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path198</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.502</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n589_s5/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s5/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s4/I2</td>
</tr>
<tr>
<td>3.817</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s4/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s2/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s2/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n557_s2/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n557_s2/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 73.614%; route: 0.509, 18.147%; tC2Q: 0.231, 8.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path199</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.502</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n589_s5/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s5/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s4/I2</td>
</tr>
<tr>
<td>3.817</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s4/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s2/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s2/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n557_s2/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n557_s2/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 73.614%; route: 0.509, 18.147%; tC2Q: 0.231, 8.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path200</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.502</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n589_s5/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s5/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s4/I2</td>
</tr>
<tr>
<td>3.817</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s4/F</td>
</tr>
<tr>
<td>3.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n589_s2/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n589_s2/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n557_s2/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n557_s2/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 73.614%; route: 0.509, 18.147%; tC2Q: 0.231, 8.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audioclkd/n126_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R36C38[2][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/n126_s0/I3</td>
</tr>
<tr>
<td>0.292</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td style=" background: #97FFFF;">vdp4/audioclkd/n126_s0/F</td>
</tr>
<tr>
<td>0.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>vdp4/audioclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 99.164%; route: 0.000, 0.000%; tC2Q: 0.002, 0.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.505</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[0][A]</td>
<td>vdp4/hdmi_ntsc/video_data_3_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_3_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C36[0][A]</td>
<td>vdp4/hdmi_ntsc/video_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 25.985%; route: 0.136, 9.039%; tC2Q: 0.978, 64.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.505</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>vdp4/hdmi_ntsc/video_data_6_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_6_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>vdp4/hdmi_ntsc/video_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 25.985%; route: 0.136, 9.039%; tC2Q: 0.978, 64.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.505</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][B]</td>
<td>vdp4/hdmi_ntsc/video_data_13_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_13_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C36[1][B]</td>
<td>vdp4/hdmi_ntsc/video_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 25.985%; route: 0.136, 9.039%; tC2Q: 0.978, 64.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.505</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td>vdp4/hdmi_ntsc/video_data_14_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_14_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C36[0][B]</td>
<td>vdp4/hdmi_ntsc/video_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 25.985%; route: 0.136, 9.039%; tC2Q: 0.978, 64.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R36C38[2][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C47[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.549</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.357, 63.990%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C49[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1944_s3/F</td>
</tr>
<tr>
<td>1.620</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPDRAWX_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_4_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_4_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C49[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.128%; route: 0.252, 15.537%; tC2Q: 0.978, 60.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C49[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1944_s3/F</td>
</tr>
<tr>
<td>1.620</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPDRAWX_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_5_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_5_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C49[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.128%; route: 0.252, 15.537%; tC2Q: 0.978, 60.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.628</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][A]</td>
<td>vdp4/hdmi_ntsc/video_data_4_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_4_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C36[0][A]</td>
<td>vdp4/hdmi_ntsc/video_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.021%; route: 0.259, 15.914%; tC2Q: 0.978, 60.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.628</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>vdp4/hdmi_ntsc/video_data_5_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_5_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>vdp4/hdmi_ntsc/video_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.021%; route: 0.259, 15.914%; tC2Q: 0.978, 60.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.630</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][B]</td>
<td>vdp4/hdmi_ntsc/video_data_2_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_2_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C34[2][B]</td>
<td>vdp4/hdmi_ntsc/video_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.992%; route: 0.261, 16.016%; tC2Q: 0.978, 59.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.630</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>vdp4/hdmi_ntsc/video_data_10_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_10_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>vdp4/hdmi_ntsc/video_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.992%; route: 0.261, 16.016%; tC2Q: 0.978, 59.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.630</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][A]</td>
<td>vdp4/hdmi_ntsc/video_data_15_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_15_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C34[1][A]</td>
<td>vdp4/hdmi_ntsc/video_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.992%; route: 0.261, 16.016%; tC2Q: 0.978, 59.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.630</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][B]</td>
<td>vdp4/hdmi_ntsc/video_data_18_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_18_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C34[1][B]</td>
<td>vdp4/hdmi_ntsc/video_data_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.992%; route: 0.261, 16.016%; tC2Q: 0.978, 59.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C49[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1944_s3/F</td>
</tr>
<tr>
<td>1.632</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPDRAWX_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_0_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_0_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.963%; route: 0.263, 16.117%; tC2Q: 0.978, 59.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C49[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1944_s3/F</td>
</tr>
<tr>
<td>1.632</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPDRAWX_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_1_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_1_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.963%; route: 0.263, 16.117%; tC2Q: 0.978, 59.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.632</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][A]</td>
<td>vdp4/hdmi_ntsc/video_data_11_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_11_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C35[0][A]</td>
<td>vdp4/hdmi_ntsc/video_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.963%; route: 0.263, 16.117%; tC2Q: 0.978, 59.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.632</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>vdp4/hdmi_ntsc/video_data_12_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_12_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>vdp4/hdmi_ntsc/video_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.963%; route: 0.263, 16.117%; tC2Q: 0.978, 59.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.632</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][B]</td>
<td>vdp4/hdmi_ntsc/video_data_19_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_19_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C35[0][B]</td>
<td>vdp4/hdmi_ntsc/video_data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.963%; route: 0.263, 16.117%; tC2Q: 0.978, 59.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.632</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[1][B]</td>
<td>vdp4/hdmi_ntsc/video_data_20_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_20_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C35[1][B]</td>
<td>vdp4/hdmi_ntsc/video_data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.963%; route: 0.263, 16.117%; tC2Q: 0.978, 59.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.632</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[1][A]</td>
<td>vdp4/hdmi_ntsc/video_data_21_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_21_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C35[1][A]</td>
<td>vdp4/hdmi_ntsc/video_data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.963%; route: 0.263, 16.117%; tC2Q: 0.978, 59.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1.632</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[2][A]</td>
<td>vdp4/hdmi_ntsc/video_data_22_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_22_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C35[2][A]</td>
<td>vdp4/hdmi_ntsc/video_data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.963%; route: 0.263, 16.117%; tC2Q: 0.978, 59.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C49[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1944_s3/F</td>
</tr>
<tr>
<td>1.633</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPDRAWX_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_7_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_7_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C50[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.946%; route: 0.264, 16.176%; tC2Q: 0.978, 59.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C49[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1944_s3/F</td>
</tr>
<tr>
<td>1.639</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPDRAWX_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_2_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_2_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C49[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.858%; route: 0.270, 16.483%; tC2Q: 0.978, 59.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/n1944_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/n1944_s3/I0</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C49[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1944_s3/F</td>
</tr>
<tr>
<td>1.639</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPDRAWX_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_3_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_3_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C49[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPDRAWX_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.858%; route: 0.270, 16.483%; tC2Q: 0.978, 59.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.593</td>
<td>0.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>7.055</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>7.056</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][B]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>7.509</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.756</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>cpu1/u0/n1098_s0/I0</td>
</tr>
<tr>
<td>8.273</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[3][A]</td>
<td>cpu1/u0/A_i_11_s6/I1</td>
</tr>
<tr>
<td>9.479</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R35C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_11_s6/F</td>
</tr>
<tr>
<td>11.017</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>n775_s1/I1</td>
</tr>
<tr>
<td>11.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">n775_s1/F</td>
</tr>
<tr>
<td>12.287</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>bus_addr_demux_11_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>bus_addr_demux_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.691, 26.868%; route: 5.065, 50.567%; tC2Q: 2.260, 22.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.647</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>7.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>7.674</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][B]</td>
<td>cpu1/u0/n1106_s1/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[3][B]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>9.721</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][A]</td>
<td>cpu1/u0/A_i_3_s6/I1</td>
</tr>
<tr>
<td>10.092</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R34C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s6/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>n805_s2/I1</td>
</tr>
<tr>
<td>11.986</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" background: #97FFFF;">n805_s2/F</td>
</tr>
<tr>
<td>12.140</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>bus_addr_demux_3_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>bus_addr_demux_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.372, 24.035%; route: 5.237, 53.065%; tC2Q: 2.260, 22.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.647</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>7.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>7.674</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][B]</td>
<td>cpu1/u0/n1106_s1/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[3][B]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>9.721</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][A]</td>
<td>cpu1/u0/A_i_3_s6/I1</td>
</tr>
<tr>
<td>10.092</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R34C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s6/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>n807_s1/I1</td>
</tr>
<tr>
<td>11.986</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">n807_s1/F</td>
</tr>
<tr>
<td>12.140</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>bus_addr_demux_3_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>bus_addr_demux_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.372, 24.035%; route: 5.237, 53.065%; tC2Q: 2.260, 22.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.868</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu1/u0/n1109_s2/I2</td>
</tr>
<tr>
<td>7.321</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>7.977</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>8.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>cpu1/u0/n1109_s0/I0</td>
</tr>
<tr>
<td>9.070</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.546</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.547</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n817_s2/I1</td>
</tr>
<tr>
<td>11.918</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n817_s2/F</td>
</tr>
<tr>
<td>12.072</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>bus_addr_demux_0_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>bus_addr_demux_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.632, 26.855%; route: 4.909, 50.085%; tC2Q: 2.260, 23.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.868</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu1/u0/n1109_s2/I2</td>
</tr>
<tr>
<td>7.321</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>7.977</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>8.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>cpu1/u0/n1109_s0/I0</td>
</tr>
<tr>
<td>9.070</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.546</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.547</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>n819_s1/I1</td>
</tr>
<tr>
<td>11.918</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">n819_s1/F</td>
</tr>
<tr>
<td>12.072</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>bus_addr_demux_0_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>bus_addr_demux_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.632, 26.855%; route: 4.909, 50.085%; tC2Q: 2.260, 23.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.496</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10[1][B]</td>
<td>cpu1/u0/n1103_s2/I2</td>
</tr>
<tr>
<td>7.066</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1103_s2/F</td>
</tr>
<tr>
<td>7.067</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[3][A]</td>
<td>cpu1/u0/n1103_s1/I1</td>
</tr>
<tr>
<td>7.637</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1103_s1/F</td>
</tr>
<tr>
<td>7.639</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[2][A]</td>
<td>cpu1/u0/n1103_s0/I0</td>
</tr>
<tr>
<td>8.092</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C10[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1103_s0/F</td>
</tr>
<tr>
<td>9.028</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>cpu1/u0/A_i_6_s6/I1</td>
</tr>
<tr>
<td>9.545</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R35C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s6/F</td>
</tr>
<tr>
<td>11.503</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td>n793_s1/I1</td>
</tr>
<tr>
<td>11.874</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td style=" background: #97FFFF;">n793_s1/F</td>
</tr>
<tr>
<td>12.028</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>bus_addr_demux_6_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>bus_addr_demux_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.852, 29.232%; route: 4.644, 47.604%; tC2Q: 2.260, 23.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.496</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10[1][B]</td>
<td>cpu1/u0/n1103_s2/I2</td>
</tr>
<tr>
<td>7.066</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1103_s2/F</td>
</tr>
<tr>
<td>7.067</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[3][A]</td>
<td>cpu1/u0/n1103_s1/I1</td>
</tr>
<tr>
<td>7.637</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1103_s1/F</td>
</tr>
<tr>
<td>7.639</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[2][A]</td>
<td>cpu1/u0/n1103_s0/I0</td>
</tr>
<tr>
<td>8.092</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C10[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1103_s0/F</td>
</tr>
<tr>
<td>9.028</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>cpu1/u0/A_i_6_s6/I1</td>
</tr>
<tr>
<td>9.545</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R35C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s6/F</td>
</tr>
<tr>
<td>11.503</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td>n795_s1/I1</td>
</tr>
<tr>
<td>11.874</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" background: #97FFFF;">n795_s1/F</td>
</tr>
<tr>
<td>12.028</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>bus_addr_demux_6_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>bus_addr_demux_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.852, 29.232%; route: 4.644, 47.604%; tC2Q: 2.260, 23.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.593</td>
<td>0.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][A]</td>
<td>cpu1/u0/n1098_s2/I2</td>
</tr>
<tr>
<td>7.055</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s2/F</td>
</tr>
<tr>
<td>7.056</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][B]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>7.509</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.756</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>cpu1/u0/n1098_s0/I0</td>
</tr>
<tr>
<td>8.273</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s0/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[3][A]</td>
<td>cpu1/u0/A_i_11_s6/I1</td>
</tr>
<tr>
<td>9.479</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R35C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_11_s6/F</td>
</tr>
<tr>
<td>11.228</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>n773_s1/I1</td>
</tr>
<tr>
<td>11.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">n773_s1/F</td>
</tr>
<tr>
<td>11.835</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>bus_addr_demux_11_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>bus_addr_demux_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.773, 28.995%; route: 4.531, 47.374%; tC2Q: 2.260, 23.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.280</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[2][B]</td>
<td>cpu1/u0/n1104_s2/I2</td>
</tr>
<tr>
<td>6.829</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s2/F</td>
</tr>
<tr>
<td>6.830</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[3][A]</td>
<td>cpu1/u0/n1104_s1/I1</td>
</tr>
<tr>
<td>7.347</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s1/F</td>
</tr>
<tr>
<td>8.003</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>cpu1/u0/n1104_s0/I0</td>
</tr>
<tr>
<td>8.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s0/F</td>
</tr>
<tr>
<td>9.039</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td>cpu1/u0/A_i_5_s6/I1</td>
</tr>
<tr>
<td>9.410</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R35C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s6/F</td>
</tr>
<tr>
<td>11.224</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][B]</td>
<td>n799_s1/I1</td>
</tr>
<tr>
<td>11.677</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][B]</td>
<td style=" background: #97FFFF;">n799_s1/F</td>
</tr>
<tr>
<td>11.831</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>bus_addr_demux_5_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>bus_addr_demux_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.632, 27.532%; route: 4.668, 48.828%; tC2Q: 2.260, 23.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.280</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[2][B]</td>
<td>cpu1/u0/n1104_s2/I2</td>
</tr>
<tr>
<td>6.829</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s2/F</td>
</tr>
<tr>
<td>6.830</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[3][A]</td>
<td>cpu1/u0/n1104_s1/I1</td>
</tr>
<tr>
<td>7.347</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s1/F</td>
</tr>
<tr>
<td>8.003</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>cpu1/u0/n1104_s0/I0</td>
</tr>
<tr>
<td>8.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s0/F</td>
</tr>
<tr>
<td>9.039</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td>cpu1/u0/A_i_5_s6/I1</td>
</tr>
<tr>
<td>9.410</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R35C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s6/F</td>
</tr>
<tr>
<td>11.283</td>
<td>1.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n797_s2/I1</td>
</tr>
<tr>
<td>11.654</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n797_s2/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>bus_addr_demux_5_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>bus_addr_demux_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.550, 26.739%; route: 4.727, 49.562%; tC2Q: 2.260, 23.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>cpu1/u0/n1105_s2/I2</td>
</tr>
<tr>
<td>6.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>cpu1/u0/n1105_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>8.674</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>9.136</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>9.138</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>cpu1/u0/A_i_4_s9/I2</td>
</tr>
<tr>
<td>9.655</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s9/F</td>
</tr>
<tr>
<td>11.096</td>
<td>1.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[3][A]</td>
<td>n801_s2/I1</td>
</tr>
<tr>
<td>11.613</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[3][A]</td>
<td style=" background: #97FFFF;">n801_s2/F</td>
</tr>
<tr>
<td>11.767</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>bus_addr_demux_4_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>bus_addr_demux_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.755, 29.012%; route: 4.481, 47.189%; tC2Q: 2.260, 23.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>cpu1/u0/n1105_s2/I2</td>
</tr>
<tr>
<td>6.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>cpu1/u0/n1105_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>8.674</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>9.136</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>9.138</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>cpu1/u0/A_i_4_s9/I2</td>
</tr>
<tr>
<td>9.655</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s9/F</td>
</tr>
<tr>
<td>11.096</td>
<td>1.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[3][B]</td>
<td>n803_s1/I1</td>
</tr>
<tr>
<td>11.613</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[3][B]</td>
<td style=" background: #97FFFF;">n803_s1/F</td>
</tr>
<tr>
<td>11.767</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>bus_addr_demux_4_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>bus_addr_demux_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.755, 29.012%; route: 4.481, 47.189%; tC2Q: 2.260, 23.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>cpu1/u0/n1099_s2/I2</td>
</tr>
<tr>
<td>7.180</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s2/F</td>
</tr>
<tr>
<td>7.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td>cpu1/u0/n1099_s1/I1</td>
</tr>
<tr>
<td>7.752</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.924</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.377</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>9.038</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][A]</td>
<td>cpu1/u0/A_i_10_s6/I1</td>
</tr>
<tr>
<td>9.491</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R35C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s6/F</td>
</tr>
<tr>
<td>11.009</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>n777_s1/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">n777_s1/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_10_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>bus_addr_demux_10_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>bus_addr_demux_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.913, 30.959%; route: 4.236, 45.021%; tC2Q: 2.260, 24.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>cpu1/u0/n1100_s2/I2</td>
</tr>
<tr>
<td>6.851</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s2/F</td>
</tr>
<tr>
<td>6.852</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>cpu1/u0/n1100_s1/I1</td>
</tr>
<tr>
<td>7.223</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s1/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/n1100_s0/I0</td>
</tr>
<tr>
<td>7.987</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s0/F</td>
</tr>
<tr>
<td>8.906</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[3][B]</td>
<td>cpu1/u0/A_i_9_s6/I1</td>
</tr>
<tr>
<td>9.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R35C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s6/F</td>
</tr>
<tr>
<td>11.038</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>n783_s1/I1</td>
</tr>
<tr>
<td>11.491</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">n783_s1/F</td>
</tr>
<tr>
<td>11.645</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>bus_addr_demux_9_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>bus_addr_demux_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.691, 28.708%; route: 4.423, 47.183%; tC2Q: 2.260, 24.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>cpu1/u0/n1100_s2/I2</td>
</tr>
<tr>
<td>6.851</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s2/F</td>
</tr>
<tr>
<td>6.852</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>cpu1/u0/n1100_s1/I1</td>
</tr>
<tr>
<td>7.223</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s1/F</td>
</tr>
<tr>
<td>7.470</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/n1100_s0/I0</td>
</tr>
<tr>
<td>7.987</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s0/F</td>
</tr>
<tr>
<td>8.906</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[3][B]</td>
<td>cpu1/u0/A_i_9_s6/I1</td>
</tr>
<tr>
<td>9.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R35C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s6/F</td>
</tr>
<tr>
<td>11.034</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>n781_s1/I1</td>
</tr>
<tr>
<td>11.487</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">n781_s1/F</td>
</tr>
<tr>
<td>11.641</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_9_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>bus_addr_demux_9_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>bus_addr_demux_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.691, 28.720%; route: 4.419, 47.160%; tC2Q: 2.260, 24.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>cpu1/u0/n1099_s2/I2</td>
</tr>
<tr>
<td>7.180</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s2/F</td>
</tr>
<tr>
<td>7.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td>cpu1/u0/n1099_s1/I1</td>
</tr>
<tr>
<td>7.752</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.924</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.377</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>9.038</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][A]</td>
<td>cpu1/u0/A_i_10_s6/I1</td>
</tr>
<tr>
<td>9.491</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R35C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s6/F</td>
</tr>
<tr>
<td>11.105</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>n779_s1/I1</td>
</tr>
<tr>
<td>11.476</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">n779_s1/F</td>
</tr>
<tr>
<td>11.631</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>bus_addr_demux_10_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>bus_addr_demux_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.767, 29.564%; route: 4.332, 46.289%; tC2Q: 2.260, 24.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td>cpu1/u0/n1101_s2/I2</td>
</tr>
<tr>
<td>6.903</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>6.907</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[2][A]</td>
<td>cpu1/u0/n1101_s1/I1</td>
</tr>
<tr>
<td>7.369</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C12[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s1/F</td>
</tr>
<tr>
<td>7.370</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[2][B]</td>
<td>cpu1/u0/n1101_s0/I0</td>
</tr>
<tr>
<td>7.832</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s0/F</td>
</tr>
<tr>
<td>8.006</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[3][A]</td>
<td>cpu1/u0/A_i_8_s6/I1</td>
</tr>
<tr>
<td>8.561</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R34C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s6/F</td>
</tr>
<tr>
<td>9.852</td>
<td>1.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>n785_s1/I1</td>
</tr>
<tr>
<td>10.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">n785_s1/F</td>
</tr>
<tr>
<td>11.268</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>bus_addr_demux_8_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>bus_addr_demux_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.738, 30.434%; route: 3.999, 44.446%; tC2Q: 2.260, 25.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>10.525</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n763_s1/I1</td>
</tr>
<tr>
<td>10.978</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n763_s1/F</td>
</tr>
<tr>
<td>11.132</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>bus_addr_demux_14_s0/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>bus_addr_demux_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.714, 30.629%; route: 3.887, 43.865%; tC2Q: 2.260, 25.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[0][B]</td>
<td>cpu1/u0/n1097_s2/I2</td>
</tr>
<tr>
<td>6.994</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td>cpu1/u0/n1097_s1/I1</td>
</tr>
<tr>
<td>7.736</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>7.737</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[2][A]</td>
<td>cpu1/u0/n1097_s0/I0</td>
</tr>
<tr>
<td>8.108</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>8.117</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[0][A]</td>
<td>cpu1/u0/A_i_12_s6/I1</td>
</tr>
<tr>
<td>8.570</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R34C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_12_s6/F</td>
</tr>
<tr>
<td>9.837</td>
<td>1.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>n769_s1/I1</td>
</tr>
<tr>
<td>10.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n769_s1/F</td>
</tr>
<tr>
<td>11.107</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_12_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>bus_addr_demux_12_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>bus_addr_demux_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.598, 29.403%; route: 3.978, 45.019%; tC2Q: 2.260, 25.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.280</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td>cpu1/u0/n1107_s2/I2</td>
</tr>
<tr>
<td>6.850</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s2/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[3][A]</td>
<td>cpu1/u0/n1107_s1/I1</td>
</tr>
<tr>
<td>7.592</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s1/F</td>
</tr>
<tr>
<td>7.594</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[2][A]</td>
<td>cpu1/u0/n1107_s0/I0</td>
</tr>
<tr>
<td>8.047</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C10[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s0/F</td>
</tr>
<tr>
<td>9.282</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>cpu1/u0/A_i_2_s6/I1</td>
</tr>
<tr>
<td>9.735</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s6/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>n809_s2/I1</td>
</tr>
<tr>
<td>10.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">n809_s2/F</td>
</tr>
<tr>
<td>11.054</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>bus_addr_demux_2_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>bus_addr_demux_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.934, 33.407%; route: 3.588, 40.860%; tC2Q: 2.260, 25.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>6.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>7.110</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>cpu1/u0/n1095_s1/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>cpu1/u0/n1095_s0/I0</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s0/F</td>
</tr>
<tr>
<td>8.750</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][A]</td>
<td>cpu1/u0/A_i_14_s640/I1</td>
</tr>
<tr>
<td>9.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R29C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s640/F</td>
</tr>
<tr>
<td>10.525</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>n761_s2/I1</td>
</tr>
<tr>
<td>10.896</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">n761_s2/F</td>
</tr>
<tr>
<td>11.050</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.531</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>bus_addr_demux_14_s1/CLK</td>
</tr>
<tr>
<td>11.496</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>bus_addr_demux_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.632, 29.981%; route: 3.887, 44.275%; tC2Q: 2.260, 25.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R35C50[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>5.739</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C50[3][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>6.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R35C50[3][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>7.847</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.361</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.481</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>8.446</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>8.295</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.552</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.537%; route: 1.768, 70.248%; tC2Q: 0.232, 9.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R35C50[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>5.739</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C50[3][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>6.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R35C50[3][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>7.847</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.361</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.481</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>8.446</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>8.295</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.552</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.537%; route: 1.768, 70.248%; tC2Q: 0.232, 9.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R35C50[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>5.739</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C50[3][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>6.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R35C50[3][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>7.847</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.064</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.179</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>12.144</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>11.991</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.558</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.537%; route: 1.768, 70.248%; tC2Q: 0.232, 9.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R35C50[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>5.739</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C50[3][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>6.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>975</td>
<td>R35C50[3][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>7.847</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>42.213</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.537%; route: 1.768, 70.248%; tC2Q: 0.232, 9.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" font-weight:bold;">counter_reset_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>counter_reset_0_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_0_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>counter_reset_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">counter_reset_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>counter_reset_1_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_1_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>counter_reset_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">counter_reset_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>counter_reset_2_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_2_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>counter_reset_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">counter_reset_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>counter_reset_3_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_3_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>counter_reset_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">counter_reset_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>counter_reset_4_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_4_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>counter_reset_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" font-weight:bold;">counter_reset_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>counter_reset_5_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_5_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>counter_reset_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" font-weight:bold;">counter_reset_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>counter_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_6_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>counter_reset_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">counter_reset_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>counter_reset_7_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_7_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>counter_reset_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_reset_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_reset_8_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_8_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_reset_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" font-weight:bold;">counter_reset_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>counter_reset_9_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_9_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>counter_reset_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">counter_reset_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>counter_reset_10_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_10_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>counter_reset_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">counter_reset_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>counter_reset_11_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_11_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>counter_reset_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">counter_reset_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>counter_reset_12_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_12_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>counter_reset_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" font-weight:bold;">counter_reset_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>counter_reset_13_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_13_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>counter_reset_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">counter_reset_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>counter_reset_14_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_14_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>counter_reset_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reset_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td style=" font-weight:bold;">counter_reset_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>counter_reset_15_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_15_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>counter_reset_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_step_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rst_step_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">rst_step_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>rst_step_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rst_step_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>rst_step_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>282.710</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.756</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[3][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>279.147</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>975</td>
<td>R35C50[3][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.146</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>282.434</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>282.524</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>282.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>282.710</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.746</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.515%; route: 0.999, 42.187%; tC2Q: 0.978, 41.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>282.710</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.756</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[3][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>279.147</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>975</td>
<td>R35C50[3][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.146</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>282.434</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>282.524</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>282.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>282.710</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.746</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.515%; route: 0.999, 42.187%; tC2Q: 0.978, 41.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>282.710</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.756</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[3][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>279.147</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>975</td>
<td>R35C50[3][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.146</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>282.434</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>282.524</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>282.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>282.710</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.746</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.515%; route: 0.999, 42.187%; tC2Q: 0.978, 41.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[3][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>975</td>
<td>R35C50[3][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.368</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>4.776</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>4.929</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.741</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.515%; route: 0.999, 42.187%; tC2Q: 0.978, 41.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[3][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>975</td>
<td>R35C50[3][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.368</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>4.776</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>4.929</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.741</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.515%; route: 0.999, 42.187%; tC2Q: 0.978, 41.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[3][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>975</td>
<td>R35C50[3][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.368</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>4.776</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>4.929</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.741</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.515%; route: 0.999, 42.187%; tC2Q: 0.978, 41.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[3][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>975</td>
<td>R35C50[3][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.368</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>3.771</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.515%; route: 0.999, 42.187%; tC2Q: 0.978, 41.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>155</td>
<td>R27C24[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[3][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.369</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>975</td>
<td>R35C50[3][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.368</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>3.771</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.515%; route: 0.999, 42.187%; tC2Q: 0.978, 41.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.867</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.867</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_demux_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>counter_demux_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>counter_demux_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.867</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_demux_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>counter_demux_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>counter_demux_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.867</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_demux_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>counter_demux_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>counter_demux_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.867</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bus_addr_demux_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bus_addr_demux_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bus_addr_demux_6_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.867</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bus_din[0].dn/n9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bus_din[0].dn/n9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bus_din[0].dn/n9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.867</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bus_din[5].dn/n7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bus_din[5].dn/n7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bus_din[5].dn/n7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.867</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.867</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu1/u0/TmpAddr_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpu1/u0/TmpAddr_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpu1/u0/TmpAddr_13_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.867</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu1/u0/TmpAddr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.904</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpu1/u0/TmpAddr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpu1/u0/TmpAddr_11_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1963</td>
<td>ex_clk_27m_d</td>
<td>0.448</td>
<td>3.634</td>
</tr>
<tr>
<td>975</td>
<td>reset_w</td>
<td>0.448</td>
<td>1.599</td>
</tr>
<tr>
<td>825</td>
<td>clk_108m</td>
<td>-4.094</td>
<td>2.274</td>
</tr>
<tr>
<td>272</td>
<td>Reset_s</td>
<td>0.395</td>
<td>2.600</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current</td>
<td>32.791</td>
<td>2.417</td>
</tr>
<tr>
<td>155</td>
<td>bus_reset_n</td>
<td>2.719</td>
<td>1.726</td>
</tr>
<tr>
<td>128</td>
<td>n4044_4</td>
<td>7.678</td>
<td>1.628</td>
</tr>
<tr>
<td>112</td>
<td>IR[3]</td>
<td>73.404</td>
<td>3.223</td>
</tr>
<tr>
<td>111</td>
<td>IR[2]</td>
<td>76.279</td>
<td>2.837</td>
</tr>
<tr>
<td>108</td>
<td>IR[1]</td>
<td>76.230</td>
<td>3.366</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R34C11</td>
<td>90.28%</td>
</tr>
<tr>
<td>R23C11</td>
<td>88.89%</td>
</tr>
<tr>
<td>R36C32</td>
<td>88.89%</td>
</tr>
<tr>
<td>R14C25</td>
<td>88.89%</td>
</tr>
<tr>
<td>R25C26</td>
<td>88.89%</td>
</tr>
<tr>
<td>R36C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R21C16</td>
<td>86.11%</td>
</tr>
<tr>
<td>R22C42</td>
<td>86.11%</td>
</tr>
<tr>
<td>R17C22</td>
<td>86.11%</td>
</tr>
<tr>
<td>R33C12</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.496</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10[1][B]</td>
<td>cpu1/u0/n1103_s2/I2</td>
</tr>
<tr>
<td>7.066</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1103_s2/F</td>
</tr>
<tr>
<td>7.067</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[3][A]</td>
<td>cpu1/u0/n1103_s1/I1</td>
</tr>
<tr>
<td>7.637</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1103_s1/F</td>
</tr>
<tr>
<td>7.639</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[2][A]</td>
<td>cpu1/u0/n1103_s0/I0</td>
</tr>
<tr>
<td>8.092</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C10[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1103_s0/F</td>
</tr>
<tr>
<td>9.028</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>cpu1/u0/A_i_6_s6/I1</td>
</tr>
<tr>
<td>9.545</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R35C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s6/F</td>
</tr>
<tr>
<td>10.979</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>rtc1/reg_sec_3_s7/I0</td>
</tr>
<tr>
<td>11.534</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">rtc1/reg_sec_3_s7/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>cpu_din_1_s8/I3</td>
</tr>
<tr>
<td>13.025</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s8/F</td>
</tr>
<tr>
<td>13.665</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>cpu_din_1_s1/I3</td>
</tr>
<tr>
<td>14.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s1/F</td>
</tr>
<tr>
<td>15.450</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td>cpu_din_1_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>15.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C8[0][B]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.695, 34.201%; route: 6.772, 49.335%; tC2Q: 2.260, 16.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.280</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td>cpu1/u0/n1107_s2/I2</td>
</tr>
<tr>
<td>6.850</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s2/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[3][A]</td>
<td>cpu1/u0/n1107_s1/I1</td>
</tr>
<tr>
<td>7.592</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s1/F</td>
</tr>
<tr>
<td>7.594</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[2][A]</td>
<td>cpu1/u0/n1107_s0/I0</td>
</tr>
<tr>
<td>8.047</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C10[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s0/F</td>
</tr>
<tr>
<td>9.531</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>n458_s3/I0</td>
</tr>
<tr>
<td>9.984</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C14[2][A]</td>
<td style=" background: #97FFFF;">n458_s3/F</td>
</tr>
<tr>
<td>11.021</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[3][A]</td>
<td>vdp4/io_state_r_s5/I0</td>
</tr>
<tr>
<td>11.474</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C14[3][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s5/F</td>
</tr>
<tr>
<td>12.553</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>cpu_din_2_s5/I2</td>
</tr>
<tr>
<td>13.123</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s5/F</td>
</tr>
<tr>
<td>13.124</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cpu_din_2_s2/I0</td>
</tr>
<tr>
<td>13.679</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s2/F</td>
</tr>
<tr>
<td>14.881</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu_din_2_s0/I2</td>
</tr>
<tr>
<td>15.430</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.544, 34.532%; route: 6.355, 48.294%; tC2Q: 2.260, 17.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>cpu1/u0/n1105_s2/I2</td>
</tr>
<tr>
<td>6.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>cpu1/u0/n1105_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>8.674</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>9.136</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>9.138</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>cpu1/u0/A_i_4_s9/I2</td>
</tr>
<tr>
<td>9.655</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s9/F</td>
</tr>
<tr>
<td>11.359</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>rtc1/reg_sec_3_s8/I3</td>
</tr>
<tr>
<td>11.812</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">rtc1/reg_sec_3_s8/F</td>
</tr>
<tr>
<td>12.009</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>cpu_din_7_s6/I2</td>
</tr>
<tr>
<td>12.526</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s6/F</td>
</tr>
<tr>
<td>13.208</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>cpu_din_0_s2/I3</td>
</tr>
<tr>
<td>13.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s2/F</td>
</tr>
<tr>
<td>14.694</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>cpu_din_0_s0/I1</td>
</tr>
<tr>
<td>15.243</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>15.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.312, 33.241%; route: 6.400, 49.338%; tC2Q: 2.260, 17.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>cpu1/u0/n1105_s2/I2</td>
</tr>
<tr>
<td>6.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>cpu1/u0/n1105_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>8.674</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>9.136</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>9.138</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>cpu1/u0/A_i_4_s9/I2</td>
</tr>
<tr>
<td>9.655</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s9/F</td>
</tr>
<tr>
<td>11.359</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>rtc1/reg_sec_3_s8/I3</td>
</tr>
<tr>
<td>11.812</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">rtc1/reg_sec_3_s8/F</td>
</tr>
<tr>
<td>12.009</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>cpu_din_7_s6/I2</td>
</tr>
<tr>
<td>12.526</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s6/F</td>
</tr>
<tr>
<td>13.375</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>cpu_din_7_s1/I0</td>
</tr>
<tr>
<td>13.892</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>14.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>cpu_din_7_s0/I0</td>
</tr>
<tr>
<td>14.879</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>14.879</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.295, 34.066%; route: 6.053, 48.009%; tC2Q: 2.260, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>cpu1/u0/n1105_s2/I2</td>
</tr>
<tr>
<td>6.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>cpu1/u0/n1105_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>8.674</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>9.981</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>vdp4/n111_s3/I1</td>
</tr>
<tr>
<td>10.434</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">vdp4/n111_s3/F</td>
</tr>
<tr>
<td>10.856</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>vdp4/n111_s2/I3</td>
</tr>
<tr>
<td>11.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C14[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n111_s2/F</td>
</tr>
<tr>
<td>12.696</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>cpu_din_3_s4/I3</td>
</tr>
<tr>
<td>13.067</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s4/F</td>
</tr>
<tr>
<td>13.480</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>cpu_din_3_s2/I1</td>
</tr>
<tr>
<td>14.035</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s2/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>cpu_din_3_s0/I1</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>14.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.216, 33.499%; route: 6.109, 48.543%; tC2Q: 2.260, 17.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>5.214</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C15[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I2</td>
</tr>
<tr>
<td>6.698</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>7.152</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>8.023</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R42C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.690</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>9.207</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>9.806</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I1</td>
</tr>
<tr>
<td>10.177</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.347</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[0][B]</td>
<td>cpu1/u0/BusB_0_s320/I2</td>
</tr>
<tr>
<td>10.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>11.943</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>cpu1/u0/BusB_0_s334/I2</td>
</tr>
<tr>
<td>12.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s334/F</td>
</tr>
<tr>
<td>13.529</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.243</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.614</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.649</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.684</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.284</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.754</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>17.410</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>cpu1/u0/n1478_s20/I3</td>
</tr>
<tr>
<td>17.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s20/F</td>
</tr>
<tr>
<td>18.194</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>cpu1/u0/n1478_s9/I3</td>
</tr>
<tr>
<td>18.647</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s9/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[3][A]</td>
<td>cpu1/u0/n1478_s7/I0</td>
</tr>
<tr>
<td>19.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s7/F</td>
</tr>
<tr>
<td>20.040</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td>cpu1/u0/n1470_s5/I1</td>
</tr>
<tr>
<td>20.502</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s5/F</td>
</tr>
<tr>
<td>20.504</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[1][A]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.875</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>21.581</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[1][B]</td>
<td>cpu1/u0/RegDIH_4_s2/I0</td>
</tr>
<tr>
<td>22.130</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>22.131</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[0][A]</td>
<td>cpu1/u0/RegDIH_4_s0/I1</td>
</tr>
<tr>
<td>22.686</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>23.351</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C9</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.728, 41.404%; route: 10.092, 47.875%; tC2Q: 2.260, 10.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>5.214</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C15[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I2</td>
</tr>
<tr>
<td>6.698</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>7.152</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>8.023</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R42C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.690</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>9.207</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>9.806</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I1</td>
</tr>
<tr>
<td>10.177</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.347</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[0][B]</td>
<td>cpu1/u0/BusB_0_s320/I2</td>
</tr>
<tr>
<td>10.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>11.943</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>cpu1/u0/BusB_0_s334/I2</td>
</tr>
<tr>
<td>12.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s334/F</td>
</tr>
<tr>
<td>13.529</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.243</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.614</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.649</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.684</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.284</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.754</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>17.410</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>cpu1/u0/n1478_s20/I3</td>
</tr>
<tr>
<td>17.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s20/F</td>
</tr>
<tr>
<td>18.194</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>cpu1/u0/n1478_s9/I3</td>
</tr>
<tr>
<td>18.647</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s9/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[3][A]</td>
<td>cpu1/u0/n1478_s7/I0</td>
</tr>
<tr>
<td>19.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s7/F</td>
</tr>
<tr>
<td>20.040</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td>cpu1/u0/n1470_s5/I1</td>
</tr>
<tr>
<td>20.502</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s5/F</td>
</tr>
<tr>
<td>20.504</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[1][A]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.875</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>21.581</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[1][B]</td>
<td>cpu1/u0/RegDIH_4_s2/I0</td>
</tr>
<tr>
<td>22.130</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>22.131</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[0][A]</td>
<td>cpu1/u0/RegDIH_4_s0/I1</td>
</tr>
<tr>
<td>22.686</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>23.108</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C10</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C10</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C10</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.728, 41.886%; route: 9.849, 47.268%; tC2Q: 2.260, 10.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>5.214</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C15[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I2</td>
</tr>
<tr>
<td>6.698</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>7.152</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>8.023</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R42C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.690</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>9.207</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>9.806</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I1</td>
</tr>
<tr>
<td>10.177</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.347</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[0][B]</td>
<td>cpu1/u0/BusB_0_s320/I2</td>
</tr>
<tr>
<td>10.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>11.943</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>cpu1/u0/BusB_0_s334/I2</td>
</tr>
<tr>
<td>12.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s334/F</td>
</tr>
<tr>
<td>13.529</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.243</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.614</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.649</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.684</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.284</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>16.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>16.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>16.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>16.824</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>17.485</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[2][A]</td>
<td>cpu1/u0/n1468_s8/I1</td>
</tr>
<tr>
<td>17.947</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1468_s8/F</td>
</tr>
<tr>
<td>17.949</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>cpu1/u0/n1468_s5/I0</td>
</tr>
<tr>
<td>18.402</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1468_s5/F</td>
</tr>
<tr>
<td>19.366</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>cpu1/u0/RegDIH_6_s3/I0</td>
</tr>
<tr>
<td>19.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_6_s3/F</td>
</tr>
<tr>
<td>20.481</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>cpu1/u0/RegDIL_6_s1/I0</td>
</tr>
<tr>
<td>20.934</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[0][A]</td>
<td>cpu1/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>22.096</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>23.036</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C11</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C11</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C11</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.960, 38.334%; route: 10.545, 50.782%; tC2Q: 2.260, 10.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>5.198</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[3][A]</td>
<td>cpu1/u0/n1142_s1/I2</td>
</tr>
<tr>
<td>5.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>6.888</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td>cpu1/u0/n1142_s0/I1</td>
</tr>
<tr>
<td>7.341</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s0/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C7[0][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I0</td>
</tr>
<tr>
<td>8.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R31C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>9.115</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C10[0][A]</td>
<td>cpu1/u0/mcode/PreserveC_Z_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R27C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/PreserveC_Z_s1/F</td>
</tr>
<tr>
<td>10.931</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C16[2][A]</td>
<td>cpu1/u0/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>11.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>12.040</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][B]</td>
<td>cpu1/u0/RegAddrA_1_s10/I3</td>
</tr>
<tr>
<td>12.557</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_1_s10/F</td>
</tr>
<tr>
<td>13.469</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[0][B]</td>
<td>cpu1/u0/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>13.922</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.372</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[1][B]</td>
<td>cpu1/u0/RegAddrA_2_s7/I3</td>
</tr>
<tr>
<td>14.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>cpu1/u0/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>15.477</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>16.454</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C12</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>16.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C12</td>
<td style=" background: #97FFFF;">cpu1/u0/Regs/RegsL_RegsL_0_0_s1/DO[1]</td>
</tr>
<tr>
<td>18.610</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C15[0][B]</td>
<td>cpu1/u0/ID16[1]_1_s/I0</td>
</tr>
<tr>
<td>19.159</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>19.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C15[1][A]</td>
<td>cpu1/u0/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>19.194</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>19.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C15[1][B]</td>
<td>cpu1/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>19.229</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>19.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C15[2][A]</td>
<td>cpu1/u0/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>19.264</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C15[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>19.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C15[2][B]</td>
<td>cpu1/u0/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C15[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C16[0][A]</td>
<td>cpu1/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>19.335</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>19.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C16[0][B]</td>
<td>cpu1/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>19.370</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>19.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C16[1][A]</td>
<td>cpu1/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>19.840</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[8]_1_s/SUM</td>
</tr>
<tr>
<td>20.500</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>cpu1/u0/RegDIH_0_s4/I0</td>
</tr>
<tr>
<td>20.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>21.561</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>cpu1/u0/RegDIH_0_s0/I3</td>
</tr>
<tr>
<td>21.932</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_0_s0/F</td>
</tr>
<tr>
<td>22.968</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C8</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_0_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C8</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.216, 34.867%; route: 11.220, 54.213%; tC2Q: 2.260, 10.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>5.198</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[3][A]</td>
<td>cpu1/u0/n1142_s1/I2</td>
</tr>
<tr>
<td>5.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>6.888</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td>cpu1/u0/n1142_s0/I1</td>
</tr>
<tr>
<td>7.341</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s0/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C7[0][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I0</td>
</tr>
<tr>
<td>8.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R31C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>9.115</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C10[0][A]</td>
<td>cpu1/u0/mcode/PreserveC_Z_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R27C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/PreserveC_Z_s1/F</td>
</tr>
<tr>
<td>10.931</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C16[2][A]</td>
<td>cpu1/u0/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>11.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>12.040</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][B]</td>
<td>cpu1/u0/RegAddrA_1_s10/I3</td>
</tr>
<tr>
<td>12.557</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_1_s10/F</td>
</tr>
<tr>
<td>13.469</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[0][B]</td>
<td>cpu1/u0/RegAddrA_1_s7/I3</td>
</tr>
<tr>
<td>13.922</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.372</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[1][B]</td>
<td>cpu1/u0/RegAddrA_2_s7/I3</td>
</tr>
<tr>
<td>14.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>cpu1/u0/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>15.477</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>16.454</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C12</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>16.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C12</td>
<td style=" background: #97FFFF;">cpu1/u0/Regs/RegsL_RegsL_0_0_s1/DO[1]</td>
</tr>
<tr>
<td>18.610</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C15[0][B]</td>
<td>cpu1/u0/ID16[1]_1_s/I0</td>
</tr>
<tr>
<td>19.159</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>19.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C15[1][A]</td>
<td>cpu1/u0/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>19.194</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>19.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C15[1][B]</td>
<td>cpu1/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>19.229</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>19.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C15[2][A]</td>
<td>cpu1/u0/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>19.264</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C15[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>19.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C15[2][B]</td>
<td>cpu1/u0/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C15[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C16[0][A]</td>
<td>cpu1/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>19.335</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>19.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C16[0][B]</td>
<td>cpu1/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>19.370</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>19.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C16[1][A]</td>
<td>cpu1/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>19.840</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ID16[8]_1_s/SUM</td>
</tr>
<tr>
<td>20.500</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>cpu1/u0/RegDIH_0_s4/I0</td>
</tr>
<tr>
<td>20.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>21.561</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>cpu1/u0/RegDIH_0_s0/I3</td>
</tr>
<tr>
<td>21.932</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_0_s0/F</td>
</tr>
<tr>
<td>22.968</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C9</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C9</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C9</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.216, 34.867%; route: 11.220, 54.213%; tC2Q: 2.260, 10.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>5.214</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C15[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I2</td>
</tr>
<tr>
<td>6.698</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>7.152</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>8.023</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R42C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.690</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>9.207</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>9.806</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I1</td>
</tr>
<tr>
<td>10.177</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.347</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[0][B]</td>
<td>cpu1/u0/BusB_0_s320/I2</td>
</tr>
<tr>
<td>10.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>11.943</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>cpu1/u0/BusB_0_s334/I2</td>
</tr>
<tr>
<td>12.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s334/F</td>
</tr>
<tr>
<td>13.529</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.243</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.614</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.649</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.684</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.284</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.754</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>17.410</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>cpu1/u0/n1478_s20/I3</td>
</tr>
<tr>
<td>17.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s20/F</td>
</tr>
<tr>
<td>18.194</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>cpu1/u0/n1478_s9/I3</td>
</tr>
<tr>
<td>18.647</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s9/F</td>
</tr>
<tr>
<td>19.070</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[1][A]</td>
<td>cpu1/u0/n1847_s15/I3</td>
</tr>
<tr>
<td>19.619</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C17[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1847_s15/F</td>
</tr>
<tr>
<td>19.621</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C17[2][B]</td>
<td>cpu1/u0/n1847_s12/I3</td>
</tr>
<tr>
<td>19.992</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1847_s12/F</td>
</tr>
<tr>
<td>20.162</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][A]</td>
<td>cpu1/u0/n1847_s5/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1847_s5/F</td>
</tr>
<tr>
<td>21.478</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>cpu1/u0/n1847_s1/I2</td>
</tr>
<tr>
<td>21.931</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1847_s1/F</td>
</tr>
<tr>
<td>22.696</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>cpu1/u0/n1356_s53/I2</td>
</tr>
<tr>
<td>23.067</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s53/F</td>
</tr>
<tr>
<td>23.071</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][A]</td>
<td>cpu1/u0/n1356_s1/I1</td>
</tr>
<tr>
<td>23.641</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s1/F</td>
</tr>
<tr>
<td>23.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/F_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[1][A]</td>
<td>cpu1/u0/F_6_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C16[1][A]</td>
<td>cpu1/u0/F_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.207, 43.082%; route: 9.903, 46.342%; tC2Q: 2.260, 10.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>5.214</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C15[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I2</td>
</tr>
<tr>
<td>6.698</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>7.152</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>8.023</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R42C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.690</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>9.207</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>9.806</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I1</td>
</tr>
<tr>
<td>10.177</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.347</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[0][B]</td>
<td>cpu1/u0/BusB_0_s320/I2</td>
</tr>
<tr>
<td>10.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>11.943</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>cpu1/u0/BusB_0_s334/I2</td>
</tr>
<tr>
<td>12.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s334/F</td>
</tr>
<tr>
<td>13.529</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.243</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.614</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.649</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.684</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.284</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.754</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>17.410</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>cpu1/u0/n1478_s20/I3</td>
</tr>
<tr>
<td>17.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s20/F</td>
</tr>
<tr>
<td>18.194</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>cpu1/u0/n1478_s9/I3</td>
</tr>
<tr>
<td>18.647</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s9/F</td>
</tr>
<tr>
<td>19.070</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[1][A]</td>
<td>cpu1/u0/n1847_s15/I3</td>
</tr>
<tr>
<td>19.619</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C17[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1847_s15/F</td>
</tr>
<tr>
<td>19.621</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C17[2][B]</td>
<td>cpu1/u0/n1847_s12/I3</td>
</tr>
<tr>
<td>19.992</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1847_s12/F</td>
</tr>
<tr>
<td>20.162</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][A]</td>
<td>cpu1/u0/n1847_s5/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1847_s5/F</td>
</tr>
<tr>
<td>21.478</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>cpu1/u0/n1847_s1/I2</td>
</tr>
<tr>
<td>21.931</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1847_s1/F</td>
</tr>
<tr>
<td>22.785</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>cpu1/u0/n1847_s0/I1</td>
</tr>
<tr>
<td>23.355</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1847_s0/F</td>
</tr>
<tr>
<td>23.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IncDecZ_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>cpu1/u0/IncDecZ_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.836, 41.907%; route: 9.988, 47.374%; tC2Q: 2.260, 10.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>72.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>5.214</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C15[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I2</td>
</tr>
<tr>
<td>6.698</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>7.152</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>8.023</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R42C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.690</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>9.207</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>9.806</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I1</td>
</tr>
<tr>
<td>10.177</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.347</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[0][B]</td>
<td>cpu1/u0/BusB_0_s320/I2</td>
</tr>
<tr>
<td>10.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>11.943</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>cpu1/u0/BusB_0_s334/I2</td>
</tr>
<tr>
<td>12.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s334/F</td>
</tr>
<tr>
<td>13.529</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.243</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.614</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.649</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.684</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.284</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>16.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>16.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>16.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>16.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C21[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>1.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td>cpu1/u0/n1475_s17/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s17/F</td>
</tr>
<tr>
<td>18.187</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[1][B]</td>
<td>cpu1/u0/n1475_s11/I2</td>
</tr>
<tr>
<td>18.704</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s11/F</td>
</tr>
<tr>
<td>19.368</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>cpu1/u0/n1499_s13/I2</td>
</tr>
<tr>
<td>19.885</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1499_s13/F</td>
</tr>
<tr>
<td>20.990</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[1][A]</td>
<td>cpu1/u0/n1499_s14/I1</td>
</tr>
<tr>
<td>21.560</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1499_s14/F</td>
</tr>
<tr>
<td>21.562</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[1][B]</td>
<td>cpu1/u0/n1499_s7/I0</td>
</tr>
<tr>
<td>21.933</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1499_s7/F</td>
</tr>
<tr>
<td>21.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>cpu1/u0/n1499_s6/I1</td>
</tr>
<tr>
<td>22.507</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1499_s6/F</td>
</tr>
<tr>
<td>22.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/F_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>cpu1/u0/F_7_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>cpu1/u0/F_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.065, 39.856%; route: 9.910, 48.975%; tC2Q: 2.260, 11.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>72.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/SP_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>5.214</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C15[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I2</td>
</tr>
<tr>
<td>6.698</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>7.152</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>8.023</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R42C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.690</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>9.207</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>9.806</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I1</td>
</tr>
<tr>
<td>10.177</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.347</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[0][B]</td>
<td>cpu1/u0/BusB_0_s320/I2</td>
</tr>
<tr>
<td>10.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>11.943</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>cpu1/u0/BusB_0_s334/I2</td>
</tr>
<tr>
<td>12.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s334/F</td>
</tr>
<tr>
<td>13.529</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.243</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.614</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.649</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.684</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.284</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.754</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>17.410</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>cpu1/u0/n1478_s20/I3</td>
</tr>
<tr>
<td>17.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s20/F</td>
</tr>
<tr>
<td>18.194</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>cpu1/u0/n1478_s9/I3</td>
</tr>
<tr>
<td>18.647</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s9/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[3][A]</td>
<td>cpu1/u0/n1478_s7/I0</td>
</tr>
<tr>
<td>19.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s7/F</td>
</tr>
<tr>
<td>20.040</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td>cpu1/u0/n1470_s5/I1</td>
</tr>
<tr>
<td>20.502</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s5/F</td>
</tr>
<tr>
<td>20.504</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[1][A]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.875</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>21.852</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[2][A]</td>
<td>cpu1/u0/n1486_s3/I0</td>
</tr>
<tr>
<td>22.401</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1486_s3/F</td>
</tr>
<tr>
<td>22.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/SP_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[2][A]</td>
<td>cpu1/u0/SP_12_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C16[2][A]</td>
<td>cpu1/u0/SP_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.173, 40.601%; route: 9.697, 48.172%; tC2Q: 2.260, 11.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>72.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>5.214</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C15[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I2</td>
</tr>
<tr>
<td>6.698</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>6.699</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>7.152</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>8.023</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R42C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.690</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>9.207</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>9.806</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I1</td>
</tr>
<tr>
<td>10.177</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.347</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[0][B]</td>
<td>cpu1/u0/BusB_0_s320/I2</td>
</tr>
<tr>
<td>10.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>11.943</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>cpu1/u0/BusB_0_s334/I2</td>
</tr>
<tr>
<td>12.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s334/F</td>
</tr>
<tr>
<td>13.529</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.243</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.614</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.649</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.684</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.284</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.754</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>17.410</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>cpu1/u0/n1478_s20/I3</td>
</tr>
<tr>
<td>17.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s20/F</td>
</tr>
<tr>
<td>18.194</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>cpu1/u0/n1478_s9/I3</td>
</tr>
<tr>
<td>18.647</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s9/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[3][A]</td>
<td>cpu1/u0/n1478_s7/I0</td>
</tr>
<tr>
<td>19.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s7/F</td>
</tr>
<tr>
<td>20.040</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td>cpu1/u0/n1470_s5/I1</td>
</tr>
<tr>
<td>20.502</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s5/F</td>
</tr>
<tr>
<td>20.504</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[1][A]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.875</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>21.852</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/n1502_s6/I0</td>
</tr>
<tr>
<td>22.401</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1502_s6/F</td>
</tr>
<tr>
<td>22.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/F_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/F_4_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/F_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.173, 40.601%; route: 9.697, 48.172%; tC2Q: 2.260, 11.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>5.198</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[3][A]</td>
<td>cpu1/u0/n1142_s1/I2</td>
</tr>
<tr>
<td>5.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>6.888</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td>cpu1/u0/n1142_s0/I1</td>
</tr>
<tr>
<td>7.341</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s0/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C7[0][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I0</td>
</tr>
<tr>
<td>8.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R31C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>8.867</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][B]</td>
<td>cpu1/u0/mcode/Set_Addr_To_0_s3/I1</td>
</tr>
<tr>
<td>9.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_Addr_To_0_s3/F</td>
</tr>
<tr>
<td>9.656</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][A]</td>
<td>cpu1/MREQ_s6/I1</td>
</tr>
<tr>
<td>10.205</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s6/F</td>
</tr>
<tr>
<td>10.206</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td>cpu1/MREQ_s5/I2</td>
</tr>
<tr>
<td>10.659</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s5/F</td>
</tr>
<tr>
<td>11.082</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[1][B]</td>
<td>cpu1/RD_s5/I0</td>
</tr>
<tr>
<td>11.544</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C7[1][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s5/F</td>
</tr>
<tr>
<td>11.545</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7[2][B]</td>
<td>cpu1/RD_s3/I2</td>
</tr>
<tr>
<td>12.115</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>12.260</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.968, 39.726%; route: 3.760, 37.647%; tC2Q: 2.260, 22.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>5.198</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[3][A]</td>
<td>cpu1/u0/n1142_s1/I2</td>
</tr>
<tr>
<td>5.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>6.888</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td>cpu1/u0/n1142_s0/I1</td>
</tr>
<tr>
<td>7.341</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s0/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C7[0][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I0</td>
</tr>
<tr>
<td>8.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R31C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>8.867</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][B]</td>
<td>cpu1/u0/mcode/Set_Addr_To_0_s3/I1</td>
</tr>
<tr>
<td>9.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_Addr_To_0_s3/F</td>
</tr>
<tr>
<td>9.656</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][A]</td>
<td>cpu1/MREQ_s6/I1</td>
</tr>
<tr>
<td>10.205</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s6/F</td>
</tr>
<tr>
<td>10.206</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td>cpu1/MREQ_s5/I2</td>
</tr>
<tr>
<td>10.659</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s5/F</td>
</tr>
<tr>
<td>11.076</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[2][B]</td>
<td>cpu1/MREQ_s12/I1</td>
</tr>
<tr>
<td>11.646</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s12/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C7[1][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.506, 36.830%; route: 3.753, 39.428%; tC2Q: 2.260, 23.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>5.198</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[3][A]</td>
<td>cpu1/u0/n1142_s1/I2</td>
</tr>
<tr>
<td>5.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>6.888</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td>cpu1/u0/n1142_s0/I1</td>
</tr>
<tr>
<td>7.341</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s0/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C7[0][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I0</td>
</tr>
<tr>
<td>8.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R31C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>8.867</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][B]</td>
<td>cpu1/u0/mcode/Set_Addr_To_0_s3/I1</td>
</tr>
<tr>
<td>9.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_Addr_To_0_s3/F</td>
</tr>
<tr>
<td>9.656</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][A]</td>
<td>cpu1/MREQ_s6/I1</td>
</tr>
<tr>
<td>10.205</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s6/F</td>
</tr>
<tr>
<td>10.206</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td>cpu1/MREQ_s5/I2</td>
</tr>
<tr>
<td>10.659</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s5/F</td>
</tr>
<tr>
<td>11.082</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[3][A]</td>
<td>cpu1/IORQ_n_i_s4/I1</td>
</tr>
<tr>
<td>11.544</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>11.688</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7[2][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[2][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C7[2][A]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.398, 36.084%; route: 3.759, 39.917%; tC2Q: 2.260, 23.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>5.198</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[3][A]</td>
<td>cpu1/u0/n1142_s1/I2</td>
</tr>
<tr>
<td>5.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>6.888</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td>cpu1/u0/n1142_s0/I1</td>
</tr>
<tr>
<td>7.341</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s0/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C7[0][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I0</td>
</tr>
<tr>
<td>8.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R31C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>9.184</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td>cpu1/n215_s1/I0</td>
</tr>
<tr>
<td>9.555</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R34C8[0][A]</td>
<td style=" background: #97FFFF;">cpu1/n215_s1/F</td>
</tr>
<tr>
<td>9.981</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C7[0][B]</td>
<td>cpu1/WR_n_i_s3/I3</td>
</tr>
<tr>
<td>10.551</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>10.725</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[1][B]</td>
<td>cpu1/WR_n_i_s5/I0</td>
</tr>
<tr>
<td>11.187</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C7[1][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>11.331</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.966, 32.738%; route: 3.834, 42.316%; tC2Q: 2.260, 24.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C7[0][A]</td>
<td>cpu1/u0/TState_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R39C7[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_0_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[3][A]</td>
<td>cpu1/u0/n1220_s2/I2</td>
</tr>
<tr>
<td>3.244</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R39C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1220_s2/F</td>
</tr>
<tr>
<td>3.712</td>
<td>0.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td>cpu1/n327_s1/I2</td>
</tr>
<tr>
<td>4.174</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R32C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>5.190</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 34.841%; route: 1.670, 57.211%; tC2Q: 0.232, 7.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>86.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_nRAS_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n341_s7/I1</td>
</tr>
<tr>
<td>6.296</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n341_s7/F</td>
</tr>
<tr>
<td>6.470</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n344_s6/I0</td>
</tr>
<tr>
<td>7.019</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n344_s6/F</td>
</tr>
<tr>
<td>7.193</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n344_s5/I2</td>
</tr>
<tr>
<td>7.646</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n344_s5/F</td>
</tr>
<tr>
<td>8.678</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL13[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_nRAS_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_nRAS_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_nRAS_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.418, 53.352%; route: 2.757, 43.027%; tC2Q: 0.232, 3.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>86.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/cycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n341_s7/I1</td>
</tr>
<tr>
<td>6.296</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n341_s7/F</td>
</tr>
<tr>
<td>6.470</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n344_s6/I0</td>
</tr>
<tr>
<td>7.019</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n344_s6/F</td>
</tr>
<tr>
<td>7.193</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n330_s5/I2</td>
</tr>
<tr>
<td>7.564</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n330_s5/F</td>
</tr>
<tr>
<td>7.827</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n336_s4/I2</td>
</tr>
<tr>
<td>8.376</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n336_s4/F</td>
</tr>
<tr>
<td>8.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/cycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.885, 63.638%; route: 1.988, 32.562%; tC2Q: 0.232, 3.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>86.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n341_s7/I1</td>
</tr>
<tr>
<td>6.296</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n341_s7/F</td>
</tr>
<tr>
<td>6.470</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n344_s6/I0</td>
</tr>
<tr>
<td>7.019</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n344_s6/F</td>
</tr>
<tr>
<td>7.193</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n330_s5/I2</td>
</tr>
<tr>
<td>7.564</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n330_s5/F</td>
</tr>
<tr>
<td>7.827</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n334_s4/I0</td>
</tr>
<tr>
<td>8.376</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n334_s4/F</td>
</tr>
<tr>
<td>8.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.885, 63.638%; route: 1.988, 32.562%; tC2Q: 0.232, 3.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>86.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/cycle_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n341_s7/I1</td>
</tr>
<tr>
<td>6.296</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n341_s7/F</td>
</tr>
<tr>
<td>6.470</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n344_s6/I0</td>
</tr>
<tr>
<td>7.019</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n344_s6/F</td>
</tr>
<tr>
<td>7.193</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n330_s5/I2</td>
</tr>
<tr>
<td>7.564</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n330_s5/F</td>
</tr>
<tr>
<td>7.827</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n332_s4/I2</td>
</tr>
<tr>
<td>8.376</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n332_s4/F</td>
</tr>
<tr>
<td>8.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_2_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.885, 63.638%; route: 1.988, 32.562%; tC2Q: 0.232, 3.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>86.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I1</td>
</tr>
<tr>
<td>3.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n447_s2/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n447_s1/I0</td>
</tr>
<tr>
<td>4.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n447_s1/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/I1</td>
</tr>
<tr>
<td>5.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s6/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n341_s7/I1</td>
</tr>
<tr>
<td>6.296</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n341_s7/F</td>
</tr>
<tr>
<td>6.470</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n344_s6/I0</td>
</tr>
<tr>
<td>7.019</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n344_s6/F</td>
</tr>
<tr>
<td>7.193</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n330_s5/I2</td>
</tr>
<tr>
<td>7.564</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n330_s5/F</td>
</tr>
<tr>
<td>7.739</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n330_s4/I3</td>
</tr>
<tr>
<td>8.288</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n330_s4/F</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/cycle_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.885, 64.570%; route: 1.900, 31.574%; tC2Q: 0.232, 3.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.647</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>7.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>7.674</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][B]</td>
<td>cpu1/u0/n1106_s1/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[3][B]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>9.721</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][A]</td>
<td>cpu1/u0/A_i_3_s6/I1</td>
</tr>
<tr>
<td>10.092</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R34C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s6/F</td>
</tr>
<tr>
<td>11.473</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>bus_addr_demux_3_s11/I0</td>
</tr>
<tr>
<td>11.844</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_3_s11/F</td>
</tr>
<tr>
<td>11.853</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>bus_addr_demux_3_s10/I2</td>
</tr>
<tr>
<td>12.402</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_3_s10/F</td>
</tr>
<tr>
<td>12.576</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>n244_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">n244_s0/F</td>
</tr>
<tr>
<td>13.579</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>bus_addr_demux_3_s1/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>bus_addr_demux_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.228, 28.547%; route: 5.820, 51.467%; tC2Q: 2.260, 19.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.647</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>7.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>7.674</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][B]</td>
<td>cpu1/u0/n1106_s1/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[3][B]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>9.721</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][A]</td>
<td>cpu1/u0/A_i_3_s6/I1</td>
</tr>
<tr>
<td>10.092</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R34C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s6/F</td>
</tr>
<tr>
<td>11.473</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>bus_addr_demux_3_s11/I0</td>
</tr>
<tr>
<td>11.844</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_3_s11/F</td>
</tr>
<tr>
<td>11.853</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>bus_addr_demux_3_s10/I2</td>
</tr>
<tr>
<td>12.402</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_3_s10/F</td>
</tr>
<tr>
<td>12.576</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>n244_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">n244_s0/F</td>
</tr>
<tr>
<td>13.579</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>bus_addr_demux_3_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>bus_addr_demux_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.228, 28.547%; route: 5.820, 51.467%; tC2Q: 2.260, 19.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.280</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[2][B]</td>
<td>cpu1/u0/n1104_s2/I2</td>
</tr>
<tr>
<td>6.829</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s2/F</td>
</tr>
<tr>
<td>6.830</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[3][A]</td>
<td>cpu1/u0/n1104_s1/I1</td>
</tr>
<tr>
<td>7.347</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s1/F</td>
</tr>
<tr>
<td>8.003</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>cpu1/u0/n1104_s0/I0</td>
</tr>
<tr>
<td>8.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s0/F</td>
</tr>
<tr>
<td>9.039</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td>cpu1/u0/A_i_5_s6/I1</td>
</tr>
<tr>
<td>9.410</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R35C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s6/F</td>
</tr>
<tr>
<td>11.224</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td>bus_addr_demux_5_s11/I0</td>
</tr>
<tr>
<td>11.686</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_5_s11/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>bus_addr_demux_5_s10/I2</td>
</tr>
<tr>
<td>12.259</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_5_s10/F</td>
</tr>
<tr>
<td>12.432</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[3][A]</td>
<td>n242_s0/I0</td>
</tr>
<tr>
<td>12.885</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C19[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>13.431</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>bus_addr_demux_5_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>bus_addr_demux_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.664, 32.832%; route: 5.236, 46.917%; tC2Q: 2.260, 20.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.280</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[2][B]</td>
<td>cpu1/u0/n1104_s2/I2</td>
</tr>
<tr>
<td>6.829</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s2/F</td>
</tr>
<tr>
<td>6.830</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[3][A]</td>
<td>cpu1/u0/n1104_s1/I1</td>
</tr>
<tr>
<td>7.347</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s1/F</td>
</tr>
<tr>
<td>8.003</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>cpu1/u0/n1104_s0/I0</td>
</tr>
<tr>
<td>8.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s0/F</td>
</tr>
<tr>
<td>9.039</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td>cpu1/u0/A_i_5_s6/I1</td>
</tr>
<tr>
<td>9.410</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R35C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s6/F</td>
</tr>
<tr>
<td>11.224</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td>bus_addr_demux_5_s11/I0</td>
</tr>
<tr>
<td>11.686</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_5_s11/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>bus_addr_demux_5_s10/I2</td>
</tr>
<tr>
<td>12.259</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_5_s10/F</td>
</tr>
<tr>
<td>12.432</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[3][A]</td>
<td>n242_s0/I0</td>
</tr>
<tr>
<td>12.885</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C19[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>13.415</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>bus_addr_demux_5_s1/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>bus_addr_demux_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.664, 32.880%; route: 5.220, 46.840%; tC2Q: 2.260, 20.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>cpu1/u0/n1099_s2/I2</td>
</tr>
<tr>
<td>7.180</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s2/F</td>
</tr>
<tr>
<td>7.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td>cpu1/u0/n1099_s1/I1</td>
</tr>
<tr>
<td>7.752</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.924</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.377</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>9.038</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][A]</td>
<td>cpu1/u0/A_i_10_s6/I1</td>
</tr>
<tr>
<td>9.491</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R35C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s6/F</td>
</tr>
<tr>
<td>11.009</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>bus_addr_demux_10_s11/I0</td>
</tr>
<tr>
<td>11.558</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_10_s11/F</td>
</tr>
<tr>
<td>11.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>bus_addr_demux_10_s10/I2</td>
</tr>
<tr>
<td>12.110</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_10_s10/F</td>
</tr>
<tr>
<td>12.112</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[3][A]</td>
<td>n237_s0/I0</td>
</tr>
<tr>
<td>12.565</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C19[3][A]</td>
<td style=" background: #97FFFF;">n237_s0/F</td>
</tr>
<tr>
<td>13.359</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>bus_addr_demux_10_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>bus_addr_demux_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.947, 35.599%; route: 4.880, 44.017%; tC2Q: 2.260, 20.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RFSH_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[2][A]</td>
<td>cpu1/u0/RFSH_n_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R26C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RFSH_n_s0/Q</td>
</tr>
<tr>
<td>3.910</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>memory_ctrl/n223_s12/I3</td>
</tr>
<tr>
<td>4.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n223_s12/F</td>
</tr>
<tr>
<td>4.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 25.099%; route: 1.406, 64.295%; tC2Q: 0.232, 10.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RFSH_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[2][A]</td>
<td>cpu1/u0/RFSH_n_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R26C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RFSH_n_s0/Q</td>
</tr>
<tr>
<td>3.910</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>memory_ctrl/n222_s13/I3</td>
</tr>
<tr>
<td>4.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n222_s13/F</td>
</tr>
<tr>
<td>4.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 25.099%; route: 1.406, 64.295%; tC2Q: 0.232, 10.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>91.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/Q</td>
</tr>
<tr>
<td>2.679</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>memory_ctrl/n222_s14/I0</td>
</tr>
<tr>
<td>3.249</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n222_s14/F</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>memory_ctrl/enable_refresh_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>memory_ctrl/enable_refresh_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 58.289%; route: 0.176, 17.986%; tC2Q: 0.232, 23.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td>cpu1/u0/DO_1_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R38C15[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_1_s0/Q</td>
</tr>
<tr>
<td>4.791</td>
<td>2.287</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>memory_ctrl/sdram_din_9_s0/I2</td>
</tr>
<tr>
<td>5.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_9_s0/F</td>
</tr>
<tr>
<td>5.952</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>memory_ctrl/vram/MemDin_9_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>memory_ctrl/vram/MemDin_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 10.081%; route: 3.077, 83.615%; tC2Q: 0.232, 6.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>3.741</td>
<td>1.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_6_s/I2</td>
</tr>
<tr>
<td>4.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C2[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_6_s/F</td>
</tr>
<tr>
<td>5.933</td>
<td>1.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>memory_ctrl/vram/data_6_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>memory_ctrl/vram/data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 12.370%; route: 2.977, 81.294%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>3.575</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_7_s/I2</td>
</tr>
<tr>
<td>4.130</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C2[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_7_s/F</td>
</tr>
<tr>
<td>5.874</td>
<td>1.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>memory_ctrl/vram/data_7_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>memory_ctrl/vram/data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.406%; route: 2.816, 78.154%; tC2Q: 0.232, 6.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/busy_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>memory_ctrl/vram/n823_s1/I1</td>
</tr>
<tr>
<td>4.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n823_s1/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>memory_ctrl/vram/r_read_s3/I3</td>
</tr>
<tr>
<td>5.275</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/r_read_s3/F</td>
</tr>
<tr>
<td>5.277</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>memory_ctrl/vram/n338_s4/I3</td>
</tr>
<tr>
<td>5.826</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n338_s4/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>memory_ctrl/vram/busy_s5/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>memory_ctrl/vram/busy_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 46.496%; route: 1.670, 46.978%; tC2Q: 0.232, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>3.828</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_1_s/I2</td>
</tr>
<tr>
<td>4.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_1_s/F</td>
</tr>
<tr>
<td>5.790</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td>memory_ctrl/vram/data_1_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C22[2][B]</td>
<td>memory_ctrl/vram/data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.771%; route: 2.732, 77.637%; tC2Q: 0.232, 6.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>cpu1/u0/n1105_s2/I2</td>
</tr>
<tr>
<td>6.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>cpu1/u0/n1105_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>8.674</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>9.136</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>9.138</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>cpu1/u0/A_i_4_s9/I2</td>
</tr>
<tr>
<td>9.655</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s9/F</td>
</tr>
<tr>
<td>11.256</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>n458_s2/I1</td>
</tr>
<tr>
<td>11.826</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">n458_s2/F</td>
</tr>
<tr>
<td>11.827</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>n458_s0/I3</td>
</tr>
<tr>
<td>12.397</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n458_s0/F</td>
</tr>
<tr>
<td>12.758</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>ppi_port_a_0_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>ppi_port_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.378, 32.212%; route: 4.849, 46.237%; tC2Q: 2.260, 21.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>cpu1/u0/n1105_s2/I2</td>
</tr>
<tr>
<td>6.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>cpu1/u0/n1105_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>8.674</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>9.136</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>9.138</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>cpu1/u0/A_i_4_s9/I2</td>
</tr>
<tr>
<td>9.655</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s9/F</td>
</tr>
<tr>
<td>11.256</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>n458_s2/I1</td>
</tr>
<tr>
<td>11.826</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">n458_s2/F</td>
</tr>
<tr>
<td>11.827</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>n458_s0/I3</td>
</tr>
<tr>
<td>12.397</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n458_s0/F</td>
</tr>
<tr>
<td>12.758</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">ppi_port_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>ppi_port_a_1_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>ppi_port_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.378, 32.212%; route: 4.849, 46.237%; tC2Q: 2.260, 21.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>cpu1/u0/n1105_s2/I2</td>
</tr>
<tr>
<td>6.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>cpu1/u0/n1105_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>8.674</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>9.136</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>9.138</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>cpu1/u0/A_i_4_s9/I2</td>
</tr>
<tr>
<td>9.655</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s9/F</td>
</tr>
<tr>
<td>11.256</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>n458_s2/I1</td>
</tr>
<tr>
<td>11.826</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">n458_s2/F</td>
</tr>
<tr>
<td>11.827</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>n458_s0/I3</td>
</tr>
<tr>
<td>12.397</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n458_s0/F</td>
</tr>
<tr>
<td>12.548</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>ppi_port_a_2_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>ppi_port_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.378, 32.869%; route: 4.639, 45.140%; tC2Q: 2.260, 21.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>cpu1/u0/n1105_s2/I2</td>
</tr>
<tr>
<td>6.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>cpu1/u0/n1105_s1/I1</td>
</tr>
<tr>
<td>7.713</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s1/F</td>
</tr>
<tr>
<td>8.674</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>9.136</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>9.138</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>cpu1/u0/A_i_4_s9/I2</td>
</tr>
<tr>
<td>9.655</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s9/F</td>
</tr>
<tr>
<td>11.256</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>n458_s2/I1</td>
</tr>
<tr>
<td>11.826</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">n458_s2/F</td>
</tr>
<tr>
<td>11.827</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>n458_s0/I3</td>
</tr>
<tr>
<td>12.397</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n458_s0/F</td>
</tr>
<tr>
<td>12.548</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" font-weight:bold;">ppi_port_a_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>ppi_port_a_3_s0/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>ppi_port_a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.378, 32.869%; route: 4.639, 45.140%; tC2Q: 2.260, 21.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
</tr>
<tr>
<td>7.328</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>cpu_din_2_s5/I0</td>
</tr>
<tr>
<td>7.877</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s5/F</td>
</tr>
<tr>
<td>7.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cpu_din_2_s2/I0</td>
</tr>
<tr>
<td>8.433</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu_din_2_s0/I2</td>
</tr>
<tr>
<td>10.184</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>10.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>90.167</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 34.048%; route: 2.970, 61.173%; tC2Q: 0.232, 4.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
</tr>
<tr>
<td>7.041</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>cpu_din_3_s4/I0</td>
</tr>
<tr>
<td>7.494</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s4/F</td>
</tr>
<tr>
<td>7.907</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>cpu_din_3_s2/I1</td>
</tr>
<tr>
<td>8.462</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s2/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>cpu_din_3_s0/I1</td>
</tr>
<tr>
<td>9.283</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>9.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>90.167</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.578, 39.908%; route: 2.144, 54.224%; tC2Q: 0.232, 5.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
</tr>
<tr>
<td>6.786</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][A]</td>
<td>cpu_din_0_s4/I0</td>
</tr>
<tr>
<td>7.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s4/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>cpu_din_0_s2/I0</td>
</tr>
<tr>
<td>7.614</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>cpu_din_0_s0/I1</td>
</tr>
<tr>
<td>9.095</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>9.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td>90.167</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.373, 36.460%; route: 2.161, 57.379%; tC2Q: 0.232, 6.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
</tr>
<tr>
<td>7.599</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td>cpu_din_1_s9/I0</td>
</tr>
<tr>
<td>7.970</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s9/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td>cpu_din_1_s2/I2</td>
</tr>
<tr>
<td>8.349</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s2/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td>cpu_din_1_s0/I1</td>
</tr>
<tr>
<td>8.924</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>8.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td>90.167</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C8[0][B]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 36.500%; route: 2.051, 57.046%; tC2Q: 0.232, 6.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
</tr>
<tr>
<td>6.709</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>cpu_din_7_s4/I0</td>
</tr>
<tr>
<td>7.171</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s4/F</td>
</tr>
<tr>
<td>7.173</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>cpu_din_7_s1/I1</td>
</tr>
<tr>
<td>7.626</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>cpu_din_7_s0/I0</td>
</tr>
<tr>
<td>8.613</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>8.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>90.237</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>90.202</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td>90.167</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 45.220%; route: 1.567, 47.715%; tC2Q: 0.232, 7.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[13]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.647</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>7.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>7.674</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][B]</td>
<td>cpu1/u0/n1106_s1/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[3][B]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>9.721</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][A]</td>
<td>cpu1/u0/A_i_3_s6/I1</td>
</tr>
<tr>
<td>10.092</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R34C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s6/F</td>
</tr>
<tr>
<td>12.020</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_7_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>bios1/mem_r_mem_r_1_7_s/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.855, 19.029%; route: 5.633, 57.788%; tC2Q: 2.260, 23.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.868</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu1/u0/n1109_s2/I2</td>
</tr>
<tr>
<td>7.321</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>7.977</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>8.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>cpu1/u0/n1109_s0/I0</td>
</tr>
<tr>
<td>9.070</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.546</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.973</td>
<td>1.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_4_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_1_4_s/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 23.305%; route: 5.181, 53.400%; tC2Q: 2.260, 23.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.647</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>7.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>7.674</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][B]</td>
<td>cpu1/u0/n1106_s1/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[3][B]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>9.721</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][A]</td>
<td>cpu1/u0/A_i_3_s6/I1</td>
</tr>
<tr>
<td>10.092</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R34C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s6/F</td>
</tr>
<tr>
<td>11.886</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_6_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>bios1/mem_r_mem_r_1_6_s/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.855, 19.294%; route: 5.499, 57.199%; tC2Q: 2.260, 23.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.868</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu1/u0/n1109_s2/I2</td>
</tr>
<tr>
<td>7.321</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>7.977</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>8.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>cpu1/u0/n1109_s0/I0</td>
</tr>
<tr>
<td>9.070</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.546</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.812</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_0_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>bios1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 23.699%; route: 5.020, 52.613%; tC2Q: 2.260, 23.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.647</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>7.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>7.674</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][B]</td>
<td>cpu1/u0/n1106_s1/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[3][B]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>9.721</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][A]</td>
<td>cpu1/u0/A_i_3_s6/I1</td>
</tr>
<tr>
<td>10.092</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R34C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s6/F</td>
</tr>
<tr>
<td>11.749</td>
<td>1.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_3_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>bios1/mem_r_mem_r_1_3_s/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.855, 19.573%; route: 5.363, 56.582%; tC2Q: 2.260, 23.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.868</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu1/u0/n1109_s2/I2</td>
</tr>
<tr>
<td>7.321</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>7.977</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>8.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>cpu1/u0/n1109_s0/I0</td>
</tr>
<tr>
<td>9.070</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.546</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>12.615</td>
<td>2.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_1_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>subrom1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 21.860%; route: 5.822, 56.290%; tC2Q: 2.260, 21.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.647</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>7.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>7.674</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][B]</td>
<td>cpu1/u0/n1106_s1/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[3][B]</td>
<td>cpu1/u0/n1106_s0/I0</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s0/F</td>
</tr>
<tr>
<td>9.721</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][A]</td>
<td>cpu1/u0/A_i_3_s6/I1</td>
</tr>
<tr>
<td>10.092</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R34C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s6/F</td>
</tr>
<tr>
<td>12.557</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_7_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>subrom1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.855, 18.035%; route: 6.170, 59.992%; tC2Q: 2.260, 21.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.868</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu1/u0/n1109_s2/I2</td>
</tr>
<tr>
<td>7.321</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>7.977</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>8.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>cpu1/u0/n1109_s0/I0</td>
</tr>
<tr>
<td>9.070</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.546</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>12.372</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_4_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>subrom1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>subrom1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 22.385%; route: 5.580, 55.240%; tC2Q: 2.260, 22.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.868</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu1/u0/n1109_s2/I2</td>
</tr>
<tr>
<td>7.321</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>7.977</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>8.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>cpu1/u0/n1109_s0/I0</td>
</tr>
<tr>
<td>9.070</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.546</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>12.354</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_2_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>subrom1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 22.425%; route: 5.561, 55.160%; tC2Q: 2.260, 22.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[1]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>5.464</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[3][B]</td>
<td>cpu1/u0/RegAddrC_1_s9/I2</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R33C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s9/F</td>
</tr>
<tr>
<td>6.868</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu1/u0/n1109_s2/I2</td>
</tr>
<tr>
<td>7.321</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>7.977</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>8.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>cpu1/u0/n1109_s0/I0</td>
</tr>
<tr>
<td>9.070</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.546</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>12.353</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>94.864</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>94.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 22.426%; route: 5.561, 55.158%; tC2Q: 2.260, 22.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>


<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.402</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[2][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>15.603</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R32C7[2][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>15.732</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C7[0][B]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>15.964</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>16.089</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>cpu1/n226_s3/I3</td>
</tr>
<tr>
<td>16.321</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/n226_s3/F</td>
</tr>
<tr>
<td>16.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.143</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>6.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 50.485%; route: 0.254, 27.645%; tC2Q: 0.201, 21.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C7[0][B]</td>
<td>cpu1/u0/TState_1_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R39C7[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_1_s0/Q</td>
</tr>
<tr>
<td>11.388</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C10[2][A]</td>
<td>cpu1/n246_s1/I3</td>
</tr>
<tr>
<td>11.623</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R35C10[2][A]</td>
<td style=" background: #97FFFF;">cpu1/n246_s1/F</td>
</tr>
<tr>
<td>12.012</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[3][B]</td>
<td>cpu1/n248_s0/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n248_s0/F</td>
</tr>
<tr>
<td>12.809</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[2][B]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[2][B]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C14[2][B]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 25.755%; route: 1.311, 64.336%; tC2Q: 0.202, 9.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[2][B]</td>
<td>cpu1/u0/IR_1_s0/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>108</td>
<td>R34C9[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_1_s0/Q</td>
</tr>
<tr>
<td>11.106</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][A]</td>
<td>cpu1/n215_s5/I0</td>
</tr>
<tr>
<td>11.396</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/n215_s5/F</td>
</tr>
<tr>
<td>11.399</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>cpu1/n215_s3/I1</td>
</tr>
<tr>
<td>11.631</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/n215_s3/F</td>
</tr>
<tr>
<td>11.635</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td>cpu1/n215_s1/I2</td>
</tr>
<tr>
<td>12.026</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R34C8[0][A]</td>
<td style=" background: #97FFFF;">cpu1/n215_s1/F</td>
</tr>
<tr>
<td>12.950</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[2][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[2][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C11[2][A]</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.913, 41.881%; route: 1.066, 48.898%; tC2Q: 0.201, 9.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.402</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>15.604</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R32C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>16.481</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>cpu_din_7_s6/I1</td>
</tr>
<tr>
<td>16.872</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s6/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>cpu_din_5_s1/I0</td>
</tr>
<tr>
<td>17.620</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>17.745</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>18.109</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>18.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.143</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>6.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 40.600%; route: 1.406, 51.938%; tC2Q: 0.202, 7.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.402</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>15.604</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R32C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>16.481</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>cpu_din_7_s6/I1</td>
</tr>
<tr>
<td>16.872</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s6/F</td>
</tr>
<tr>
<td>17.287</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu_din_4_s1/I0</td>
</tr>
<tr>
<td>17.651</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>17.776</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>cpu_din_4_s0/I0</td>
</tr>
<tr>
<td>18.120</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>18.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.143</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>6.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 40.433%; route: 1.417, 52.136%; tC2Q: 0.202, 7.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][B]</td>
<td>cpu1/u0/RegBusA_r_5_s0/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R32C13[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_5_s0/Q</td>
</tr>
<tr>
<td>11.093</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[3][A]</td>
<td>cpu1/u0/RegDIL_5_s1/I0</td>
</tr>
<tr>
<td>11.383</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_5_s1/F</td>
</tr>
<tr>
<td>11.387</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[3][B]</td>
<td>cpu1/u0/RegDIL_5_s0/I0</td>
</tr>
<tr>
<td>11.677</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>11.803</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C11</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C11</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C11</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.580, 56.200%; route: 0.251, 24.324%; tC2Q: 0.201, 19.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][A]</td>
<td>cpu1/u0/RegBusA_r_12_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_12_s0/Q</td>
</tr>
<tr>
<td>11.233</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[1][A]</td>
<td>cpu1/u0/RegDIH_4_s1/I0</td>
</tr>
<tr>
<td>11.465</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s1/F</td>
</tr>
<tr>
<td>11.468</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[0][A]</td>
<td>cpu1/u0/RegDIH_4_s0/I0</td>
</tr>
<tr>
<td>11.700</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>11.830</td>
<td>0.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C12</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 43.814%; route: 0.393, 37.112%; tC2Q: 0.202, 19.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][A]</td>
<td>cpu1/u0/RegBusA_r_4_s0/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R32C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_4_s0/Q</td>
</tr>
<tr>
<td>11.088</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td>cpu1/u0/RegDIL_4_s1/I0</td>
</tr>
<tr>
<td>11.432</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s1/F</td>
</tr>
<tr>
<td>11.555</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][A]</td>
<td>cpu1/u0/RegDIL_4_s0/I0</td>
</tr>
<tr>
<td>11.787</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>11.911</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C14</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 50.512%; route: 0.363, 31.861%; tC2Q: 0.201, 17.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[0][A]</td>
<td>cpu1/u0/RegBusA_r_4_s0/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R32C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_4_s0/Q</td>
</tr>
<tr>
<td>11.088</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td>cpu1/u0/RegDIL_4_s1/I0</td>
</tr>
<tr>
<td>11.432</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s1/F</td>
</tr>
<tr>
<td>11.555</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][A]</td>
<td>cpu1/u0/RegDIL_4_s0/I0</td>
</tr>
<tr>
<td>11.787</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C13</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 50.295%; route: 0.368, 32.154%; tC2Q: 0.201, 17.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][B]</td>
<td>cpu1/u0/RegBusA_r_13_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C12[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_13_s0/Q</td>
</tr>
<tr>
<td>11.096</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][B]</td>
<td>cpu1/u0/RegDIH_5_s1/I0</td>
</tr>
<tr>
<td>11.440</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_5_s1/F</td>
</tr>
<tr>
<td>11.443</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[2][B]</td>
<td>cpu1/u0/RegDIH_5_s0/I0</td>
</tr>
<tr>
<td>11.787</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C12</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.688, 60.042%; route: 0.256, 22.329%; tC2Q: 0.202, 17.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/BusB_0_s288</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td>cpu1/u0/IR_0_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R38C12[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_0_s0/Q</td>
</tr>
<tr>
<td>11.106</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/BusB_0_s288/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[2][A]</td>
<td>cpu1/u0/BusB_0_s288/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C13[2][A]</td>
<td>cpu1/u0/BusB_0_s288</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.701%; tC2Q: 0.202, 60.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td>cpu1/u0/R_2_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R36C19[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_2_s0/Q</td>
</tr>
<tr>
<td>10.977</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td>cpu1/u0/n1114_s0/I2</td>
</tr>
<tr>
<td>11.209</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1114_s0/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td>cpu1/u0/R_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C19[1][A]</td>
<td>cpu1/u0/R_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>cpu1/u0/R_1_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C19[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_1_s0/Q</td>
</tr>
<tr>
<td>10.979</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>cpu1/u0/n1115_s0/I2</td>
</tr>
<tr>
<td>11.211</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1115_s0/F</td>
</tr>
<tr>
<td>11.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>cpu1/u0/R_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>cpu1/u0/R_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C7[0][A]</td>
<td>cpu1/u0/TState_0_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R39C7[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_0_s0/Q</td>
</tr>
<tr>
<td>10.980</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C7[0][A]</td>
<td>cpu1/u0/n2490_s2/I0</td>
</tr>
<tr>
<td>11.212</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2490_s2/F</td>
</tr>
<tr>
<td>11.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C7[0][A]</td>
<td>cpu1/u0/TState_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C7[0][A]</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/TState_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C7[1][A]</td>
<td>cpu1/u0/TState_2_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R39C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_2_s0/Q</td>
</tr>
<tr>
<td>10.981</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C7[1][A]</td>
<td>cpu1/u0/n2488_s2/I2</td>
</tr>
<tr>
<td>11.213</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C7[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2488_s2/F</td>
</tr>
<tr>
<td>11.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C7[1][A]</td>
<td>cpu1/u0/TState_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C7[1][A]</td>
<td>cpu1/u0/TState_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.402</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[2][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>15.604</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R32C7[2][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>15.867</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7[2][B]</td>
<td>cpu1/RD_s3/I1</td>
</tr>
<tr>
<td>16.251</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>16.378</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.143</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>6.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 39.341%; route: 0.390, 39.963%; tC2Q: 0.202, 20.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.402</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[2][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>15.603</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R32C7[2][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>15.732</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C7[0][B]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>15.964</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>16.089</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[1][B]</td>
<td>cpu1/WR_n_i_s5/I0</td>
</tr>
<tr>
<td>16.399</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C7[1][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>16.527</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.143</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>6.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.542, 48.207%; route: 0.381, 33.916%; tC2Q: 0.201, 17.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R35C7[0][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>11.417</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>clk_enable_3m6_s1/I0</td>
</tr>
<tr>
<td>11.652</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s1/F</td>
</tr>
<tr>
<td>12.063</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>cpu1/Reset_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 18.188%; route: 0.855, 66.179%; tC2Q: 0.202, 15.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R35C7[0][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>11.417</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>clk_enable_3m6_s1/I0</td>
</tr>
<tr>
<td>11.652</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s1/F</td>
</tr>
<tr>
<td>12.248</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[2][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[2][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C11[2][A]</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.902%; route: 1.041, 70.429%; tC2Q: 0.202, 13.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R35C7[0][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>11.417</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>clk_enable_3m6_s1/I0</td>
</tr>
<tr>
<td>11.652</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s1/F</td>
</tr>
<tr>
<td>12.378</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[2][B]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[2][B]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C14[2][B]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.617%; route: 1.171, 72.820%; tC2Q: 0.202, 12.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_3_s0/Q</td>
</tr>
<tr>
<td>10.975</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n570_s/I1</td>
</tr>
<tr>
<td>11.207</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n570_s/SUM</td>
</tr>
<tr>
<td>11.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_7_s0/Q</td>
</tr>
<tr>
<td>10.975</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n566_s/I1</td>
</tr>
<tr>
<td>11.207</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n566_s/SUM</td>
</tr>
<tr>
<td>11.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_9_s0/Q</td>
</tr>
<tr>
<td>10.975</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n564_s/I1</td>
</tr>
<tr>
<td>11.207</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n564_s/SUM</td>
</tr>
<tr>
<td>11.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_13_s0/Q</td>
</tr>
<tr>
<td>10.975</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n560_s/I1</td>
</tr>
<tr>
<td>11.207</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n560_s/SUM</td>
</tr>
<tr>
<td>11.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_0_s2/Q</td>
</tr>
<tr>
<td>10.979</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n328_s15/I0</td>
</tr>
<tr>
<td>11.211</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n328_s15/F</td>
</tr>
<tr>
<td>11.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>bus_addr_demux_8_s0/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_8_s0/Q</td>
</tr>
<tr>
<td>11.088</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>bus_addr_demux_8_s10/I1</td>
</tr>
<tr>
<td>11.323</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_8_s10/F</td>
</tr>
<tr>
<td>11.326</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>n239_s0/I0</td>
</tr>
<tr>
<td>11.558</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">n239_s0/F</td>
</tr>
<tr>
<td>11.797</td>
<td>0.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>bus_addr_demux_8_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>bus_addr_demux_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 45.493%; route: 0.359, 34.926%; tC2Q: 0.201, 19.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>bus_addr_demux_8_s0/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_8_s0/Q</td>
</tr>
<tr>
<td>11.088</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>bus_addr_demux_8_s10/I1</td>
</tr>
<tr>
<td>11.323</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_8_s10/F</td>
</tr>
<tr>
<td>11.326</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>n239_s0/I0</td>
</tr>
<tr>
<td>11.558</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">n239_s0/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>bus_addr_demux_8_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>bus_addr_demux_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 40.781%; route: 0.477, 41.667%; tC2Q: 0.201, 17.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>bus_addr_demux_11_s1/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_11_s1/Q</td>
</tr>
<tr>
<td>11.088</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>bus_addr_demux_11_s10/I0</td>
</tr>
<tr>
<td>11.320</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_11_s10/F</td>
</tr>
<tr>
<td>11.446</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>n236_s0/I0</td>
</tr>
<tr>
<td>11.678</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">n236_s0/F</td>
</tr>
<tr>
<td>12.031</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>bus_addr_demux_11_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>bus_addr_demux_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 36.816%; route: 0.595, 47.235%; tC2Q: 0.201, 15.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>bus_addr_demux_12_s0/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_12_s0/Q</td>
</tr>
<tr>
<td>11.093</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>bus_addr_demux_12_s10/I1</td>
</tr>
<tr>
<td>11.383</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_12_s10/F</td>
</tr>
<tr>
<td>11.390</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>n235_s0/I0</td>
</tr>
<tr>
<td>11.680</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>12.033</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>bus_addr_demux_12_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>bus_addr_demux_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.580, 45.936%; route: 0.482, 38.144%; tC2Q: 0.201, 15.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>bus_addr_demux_11_s1/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_11_s1/Q</td>
</tr>
<tr>
<td>11.088</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>bus_addr_demux_11_s10/I0</td>
</tr>
<tr>
<td>11.320</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_11_s10/F</td>
</tr>
<tr>
<td>11.446</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>n236_s0/I0</td>
</tr>
<tr>
<td>11.678</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">n236_s0/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>bus_addr_demux_11_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>bus_addr_demux_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 36.673%; route: 0.600, 47.441%; tC2Q: 0.201, 15.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/Q</td>
</tr>
<tr>
<td>10.976</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>memory_ctrl/n222_s13/I0</td>
</tr>
<tr>
<td>11.208</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n222_s13/F</td>
</tr>
<tr>
<td>11.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_0_s3/Q</td>
</tr>
<tr>
<td>10.975</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>memory_ctrl/n223_s12/I1</td>
</tr>
<tr>
<td>11.339</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n223_s12/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_0_s3/Q</td>
</tr>
<tr>
<td>11.098</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>memory_ctrl/n222_s14/I1</td>
</tr>
<tr>
<td>11.442</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n222_s14/F</td>
</tr>
<tr>
<td>11.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>memory_ctrl/enable_refresh_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>memory_ctrl/enable_refresh_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.194%; route: 0.127, 18.893%; tC2Q: 0.201, 29.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/Q</td>
</tr>
<tr>
<td>10.975</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>memory_ctrl/vram/n117_s5/I0</td>
</tr>
<tr>
<td>11.207</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n117_s5/F</td>
</tr>
<tr>
<td>11.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>memory_ctrl/vram/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_1_s0/Q</td>
</tr>
<tr>
<td>10.976</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>memory_ctrl/vram/n119_s1/I1</td>
</tr>
<tr>
<td>11.208</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n119_s1/F</td>
</tr>
<tr>
<td>11.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>memory_ctrl/vram/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/busy_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/busy_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>memory_ctrl/vram/busy_s5/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s5/Q</td>
</tr>
<tr>
<td>10.984</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>memory_ctrl/vram/n338_s4/I0</td>
</tr>
<tr>
<td>11.216</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n338_s4/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>memory_ctrl/vram/busy_s5/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>memory_ctrl/vram/busy_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.135%; route: 0.011, 2.472%; tC2Q: 0.202, 45.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_read_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/r_read_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>memory_ctrl/sdram_read_s1/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_read_s1/Q</td>
</tr>
<tr>
<td>11.098</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>memory_ctrl/vram/n358_s2/I1</td>
</tr>
<tr>
<td>11.330</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n358_s2/F</td>
</tr>
<tr>
<td>11.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/r_read_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>memory_ctrl/vram/r_read_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>memory_ctrl/vram/r_read_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.453%; route: 0.126, 22.454%; tC2Q: 0.202, 36.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemWR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>memory_ctrl/sdram_write_s1/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s1/Q</td>
</tr>
<tr>
<td>11.332</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemWR_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>memory_ctrl/vram/MemWR_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>memory_ctrl/vram/MemWR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.200%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>11.098</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I2</td>
</tr>
<tr>
<td>11.489</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.883</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>n458_s0/I1</td>
</tr>
<tr>
<td>12.267</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n458_s0/F</td>
</tr>
<tr>
<td>12.401</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>ppi_port_a_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>ppi_port_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 47.541%; route: 0.654, 40.129%; tC2Q: 0.201, 12.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>11.098</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I2</td>
</tr>
<tr>
<td>11.489</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.883</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>n458_s0/I1</td>
</tr>
<tr>
<td>12.267</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n458_s0/F</td>
</tr>
<tr>
<td>12.401</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" font-weight:bold;">ppi_port_a_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>ppi_port_a_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>ppi_port_a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 47.541%; route: 0.654, 40.129%; tC2Q: 0.201, 12.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>11.098</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I2</td>
</tr>
<tr>
<td>11.489</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.883</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>n458_s0/I1</td>
</tr>
<tr>
<td>12.267</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n458_s0/F</td>
</tr>
<tr>
<td>12.532</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>ppi_port_a_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>ppi_port_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 43.999%; route: 0.785, 44.590%; tC2Q: 0.201, 11.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>11.098</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I2</td>
</tr>
<tr>
<td>11.489</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.883</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>n458_s0/I1</td>
</tr>
<tr>
<td>12.267</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n458_s0/F</td>
</tr>
<tr>
<td>12.532</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">ppi_port_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>ppi_port_a_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>ppi_port_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 43.999%; route: 0.785, 44.590%; tC2Q: 0.201, 11.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-12.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
</tr>
<tr>
<td>4.356</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>cpu_din_4_s3/I0</td>
</tr>
<tr>
<td>4.646</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s3/F</td>
</tr>
<tr>
<td>4.649</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu_din_4_s1/I1</td>
</tr>
<tr>
<td>4.881</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>5.007</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>cpu_din_4_s0/I0</td>
</tr>
<tr>
<td>5.351</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>5.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-12.375</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>-12.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>-12.329</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.069</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.866, 48.979%; route: 0.700, 39.597%; tC2Q: 0.202, 11.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-12.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
</tr>
<tr>
<td>4.371</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>cpu_din_6_s3/I0</td>
</tr>
<tr>
<td>4.661</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s3/F</td>
</tr>
<tr>
<td>4.665</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>cpu_din_6_s1/I1</td>
</tr>
<tr>
<td>5.029</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C14[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>5.154</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>cpu_din_6_s0/I0</td>
</tr>
<tr>
<td>5.518</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>5.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-12.375</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>-12.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td>-12.329</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.069</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.018, 52.602%; route: 0.715, 36.960%; tC2Q: 0.202, 10.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-12.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
</tr>
<tr>
<td>4.478</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>cpu_din_5_s3/I0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s3/F</td>
</tr>
<tr>
<td>4.713</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>cpu_din_5_s1/I1</td>
</tr>
<tr>
<td>5.077</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>5.203</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>5.567</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>5.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-12.375</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>-12.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td>-12.329</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.069</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.960, 48.384%; route: 0.822, 41.435%; tC2Q: 0.202, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-12.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
</tr>
<tr>
<td>4.508</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>cpu_din_7_s4/I0</td>
</tr>
<tr>
<td>4.798</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s4/F</td>
</tr>
<tr>
<td>4.802</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>cpu_din_7_s1/I1</td>
</tr>
<tr>
<td>5.092</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>cpu_din_7_s0/I0</td>
</tr>
<tr>
<td>5.730</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>5.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-12.375</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>-12.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td>-12.329</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.069</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.944, 43.960%; route: 1.001, 46.633%; tC2Q: 0.202, 9.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-12.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1963</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
</tr>
<tr>
<td>4.941</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td>cpu_din_1_s9/I0</td>
</tr>
<tr>
<td>5.176</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s9/F</td>
</tr>
<tr>
<td>5.178</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td>cpu_din_1_s2/I2</td>
</tr>
<tr>
<td>5.410</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s2/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td>cpu_din_1_s0/I1</td>
</tr>
<tr>
<td>5.778</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>5.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-12.375</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>-12.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td>-12.329</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C8[0][B]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.069</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.831, 37.860%; route: 1.162, 52.938%; tC2Q: 0.202, 9.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[13]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R34C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>11.119</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[3][A]</td>
<td>cpu1/u0/A_i_8_s6/I2</td>
</tr>
<tr>
<td>11.429</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R34C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s6/F</td>
</tr>
<tr>
<td>11.721</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_6_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 32.625%; route: 0.438, 46.116%; tC2Q: 0.202, 21.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s481</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>cpu1/u0/A_i_14_s481/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s481/Q</td>
</tr>
<tr>
<td>11.092</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>cpu1/u0/A_i_2_s6/I0</td>
</tr>
<tr>
<td>11.436</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s6/F</td>
</tr>
<tr>
<td>11.746</td>
<td>0.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_3_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 35.260%; route: 0.431, 44.138%; tC2Q: 0.201, 20.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>11.098</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I2</td>
</tr>
<tr>
<td>11.489</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_5_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>bios1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 39.467%; route: 0.399, 40.244%; tC2Q: 0.201, 20.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>11.098</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I2</td>
</tr>
<tr>
<td>11.489</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_3_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 39.467%; route: 0.399, 40.244%; tC2Q: 0.201, 20.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s466</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[2][B]</td>
<td>cpu1/u0/A_i_14_s466/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C14[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s466/Q</td>
</tr>
<tr>
<td>11.095</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>cpu1/u0/A_i_7_s6/I0</td>
</tr>
<tr>
<td>11.405</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s6/F</td>
</tr>
<tr>
<td>11.783</td>
<td>0.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_1_0_s/CLK</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 30.625%; route: 0.501, 49.519%; tC2Q: 0.201, 19.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s475</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>cpu1/u0/A_i_14_s475/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R38C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s475/Q</td>
</tr>
<tr>
<td>11.092</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>cpu1/u0/A_i_4_s9/I1</td>
</tr>
<tr>
<td>11.402</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s9/F</td>
</tr>
<tr>
<td>11.807</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_2_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>subrom1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.920%; route: 0.525, 50.680%; tC2Q: 0.201, 19.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R34C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>11.119</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[3][A]</td>
<td>cpu1/u0/A_i_8_s6/I2</td>
</tr>
<tr>
<td>11.429</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R34C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s6/F</td>
</tr>
<tr>
<td>11.831</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.220%; route: 0.549, 51.740%; tC2Q: 0.202, 19.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s475</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>cpu1/u0/A_i_14_s475/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R38C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s475/Q</td>
</tr>
<tr>
<td>11.092</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>cpu1/u0/A_i_4_s9/I1</td>
</tr>
<tr>
<td>11.402</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s9/F</td>
</tr>
<tr>
<td>11.850</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 28.729%; route: 0.568, 52.643%; tC2Q: 0.201, 18.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s454</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C13[1][B]</td>
<td>cpu1/u0/A_i_14_s454/CLK</td>
</tr>
<tr>
<td>10.973</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s454/Q</td>
</tr>
<tr>
<td>11.096</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C13[3][A]</td>
<td>cpu1/u0/A_i_11_s6/I0</td>
</tr>
<tr>
<td>11.406</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R35C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_11_s6/F</td>
</tr>
<tr>
<td>11.943</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 26.440%; route: 0.660, 56.331%; tC2Q: 0.202, 17.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s469</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.771</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>cpu1/u0/A_i_14_s469/CLK</td>
</tr>
<tr>
<td>10.972</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C11[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s469/Q</td>
</tr>
<tr>
<td>11.093</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>cpu1/u0/A_i_6_s6/I0</td>
</tr>
<tr>
<td>11.403</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R35C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s6/F</td>
</tr>
<tr>
<td>11.947</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 26.359%; route: 0.665, 56.550%; tC2Q: 0.201, 17.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>


<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[13]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>


<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[13]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>


<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_reset -period 277.778 -waveform {0 138.889} [get_nets {bus_reset_n}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_audio -period 277.778 -waveform {0 138.889} [get_nets {vdp4/clk_audio}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_VideoDLClk -period 37.037 -waveform {0 18.518} [get_nets {VideoDLClk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_3m6 -period 277.778 -waveform {0 138.889} [get_nets {bus_clk_3m6}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_27m -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_108m -source [get_ports {ex_clk_27m}] -master_clock clock_27m -multiply_by 4 [get_nets {clk_108m}] -add</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {rtc1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {rtc1/u_mem/?*?/?*}]</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -max_paths 200 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
