// Seed: 2116862021
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd21,
    parameter id_5 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7[1 : 1],
    id_8
);
  input wire id_8;
  input logic [7:0] id_7;
  input wire id_6;
  inout wire _id_5;
  inout wire _id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  integer id_9;
  wire [id_5  >>  1 'b0 : -1  ==  id_4] id_10;
  wire id_11;
  module_0 modCall_1 (id_3);
endmodule
