
**Name:** Azaan Tirmazi  
**Roll Number:** 2023-EE-129  
**Lab:** DSD Lab 3  
**Topic:** Full Adder Design using SystemVerilog  

---



## ðŸ”— **File Links**  
ðŸ”¹ **RTL Code:** [RTL](https://github.com/azaant110/DSD_2023EE129/blob/main/LAB_3/RTL/rtldsd3.sv)  
ðŸ”¹ **Testbench Code:** [TESTBENCH](https://github.com/azaant110/DSD_2023EE129/blob/main/LAB_3/TEST%20BENCH/tb.sv)  
