Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 677f5108e9c443a986958b20e5d06d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'D1' [D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'D1' [D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fclk_only' [D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v:76]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
