# UART Protocol Implementation on Nexys A7 FPGA

This repository contains the ongoing development of a UART (Universal Asynchronous Receiver/Transmitter) protocol implementation using Verilog HDL, targeting the Digilent **Nexys A7 FPGA** development board.

---

## ğŸš§ Project Status: In Progress

This is an **active and ongoing project**. The repository will be updated progressively as each development stage is completed. Check back regularly for new modules, testbenches, and simulation/demo files.

---

## ğŸ“Œ Project Overview

The goal of this project is to build a **fully functional UART communication module** on the Nexys A7 FPGA. The UART protocol enables serial communication between the FPGA and other devices like PCs, microcontrollers, or peripherals over RS-232 or USB-UART bridges.

---

## ğŸ¯ Objectives

- âœ… Understand and define UART timing and protocol specifications  
- â³ Design transmitter (TX) and receiver (RX) modules in Verilog  
- â³ Create testbenches for functional simulation and verification  
- â³ Interface UART with on-board resources (e.g., switches, LEDs, buttons)  
- â³ Validate communication with external devices via USB-UART (e.g., using a terminal like PuTTY)

---

## âš™ï¸ Target Platform

- **FPGA Board**: Digilent Nexys A7  
- **FPGA Device**: Xilinx Artix-7 (XC7A100T)  
- **Toolchain**: Vivado Design Suite (Synthesis, Implementation, Simulation)

---

## ğŸ—‚ Planned Repository Structure

```
â”œâ”€â”€ rtl/               # UART transmitter and receiver modules (in progress)
â”œâ”€â”€ tb/                # Testbench files for simulation
â”œâ”€â”€ README.md           
â”œâ”€â”€ Sample_outputs              
```

---

## ğŸ§ª Simulation and Testing

Simulation will be performed using Vivado's built-in simulator or ModelSim. Baud rate, parity, stop/start bits, and timing parameters will be verified against the UART spec.

---

## ğŸ“„ License

[MIT](LICENSE) â€“ Feel free to use and modify with attribution.

---

## ğŸ“¬ Updates & Contributions

This repository will be updated **step-by-step** as the design progresses:

- Module development
- Simulation testbenches
- Integration and board-level testing
- Demo videos or terminal logs

Stay tuned for new commits or raise issues/discussions if you're interested in contributing or collaborating.
