

================================================================
== Vitis HLS Report for 'conv1d_relu'
================================================================
* Date:           Thu Dec 11 00:00:01 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.000 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    40000|    40000|  0.400 ms|  0.400 ms|  39991|  39991|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CONV1_F_CONV1_X  |    39998|    39998|        22|          7|          1|  5712|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 7, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.35>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../ecg_cnn.cpp:36]   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%f = alloca i32 1" [../ecg_cnn.cpp:35]   --->   Operation 26 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %INPUT_r, void @empty_6, i32 0, i32 0, void @empty_5, i32 0, i32 720, void @empty_0, void @empty_13, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r_r" [../ecg_cnn.cpp:14]   --->   Operation 31 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i11 %w_local_6, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 32 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i10 %w_local_5, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 33 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i9 %w_local_4, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 34 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i10 %w_local_3, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 35 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i10 %w_local_2, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 36 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i10 %w_local_1, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 37 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i11 %w_local_0, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 38 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 40 [1/1] (1.61ns)   --->   "%store_ln35 = store i4 0, i4 %f" [../ecg_cnn.cpp:35]   --->   Operation 40 'store' 'store_ln35' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln36 = store i10 0, i10 %i" [../ecg_cnn.cpp:36]   --->   Operation 41 'store' 'store_ln36' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln35 = br void %VITIS_LOOP_39_2" [../ecg_cnn.cpp:35]   --->   Operation 42 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [../ecg_cnn.cpp:35]   --->   Operation 43 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln35 = icmp_eq  i13 %indvar_flatten_load, i13 5712" [../ecg_cnn.cpp:35]   --->   Operation 44 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%add_ln35_1 = add i13 %indvar_flatten_load, i13 1" [../ecg_cnn.cpp:35]   --->   Operation 45 'add' 'add_ln35_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc55, void %for.end57" [../ecg_cnn.cpp:35]   --->   Operation 46 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln35 = store i13 %add_ln35_1, i13 %indvar_flatten" [../ecg_cnn.cpp:35]   --->   Operation 47 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.98>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [../ecg_cnn.cpp:36]   --->   Operation 48 'load' 'i_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.12ns)   --->   "%icmp_ln36 = icmp_eq  i10 %i_load, i10 714" [../ecg_cnn.cpp:36]   --->   Operation 49 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.12ns)   --->   "%select_ln35 = select i1 %icmp_ln36, i10 0, i10 %i_load" [../ecg_cnn.cpp:35]   --->   Operation 50 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %select_ln35, i1 0" [../ecg_cnn.cpp:41]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i11 %shl_ln" [../ecg_cnn.cpp:41]   --->   Operation 52 'zext' 'zext_ln41' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.56ns)   --->   "%add_ln41 = add i64 %zext_ln41, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 53 'add' 'add_ln41' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 54 'partselect' 'trunc_ln41_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln41_6 = sext i63 %trunc_ln41_1" [../ecg_cnn.cpp:41]   --->   Operation 55 'sext' 'sext_ln41_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%INPUT_r_addr = getelementptr i16 %INPUT_r, i64 %sext_ln41_6" [../ecg_cnn.cpp:41]   --->   Operation 56 'getelementptr' 'INPUT_r_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.12ns)   --->   "%add_ln41_2 = add i10 %select_ln35, i10 1" [../ecg_cnn.cpp:41]   --->   Operation 57 'add' 'add_ln41_2' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.61ns)   --->   "%store_ln36 = store i10 %add_ln41_2, i10 %i" [../ecg_cnn.cpp:36]   --->   Operation 58 'store' 'store_ln36' <Predicate = (!icmp_ln35)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 8.00>
ST_3 : Operation 59 [8/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 59 'readreq' 'INPUT_r_load_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 60 [1/1] (2.12ns)   --->   "%add_ln41_3 = add i11 %shl_ln, i11 2" [../ecg_cnn.cpp:41]   --->   Operation 60 'add' 'add_ln41_3' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i11 %add_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 61 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.56ns)   --->   "%add_ln41_4 = add i64 %zext_ln41_1, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 62 'add' 'add_ln41_4' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln41_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41_4, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 63 'partselect' 'trunc_ln41_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln41_8 = sext i63 %trunc_ln41_5" [../ecg_cnn.cpp:41]   --->   Operation 64 'sext' 'sext_ln41_8' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%INPUT_r_addr_1 = getelementptr i16 %INPUT_r, i64 %sext_ln41_8" [../ecg_cnn.cpp:41]   --->   Operation 65 'getelementptr' 'INPUT_r_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 66 [7/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 66 'readreq' 'INPUT_r_load_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 67 [8/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 67 'readreq' 'INPUT_r_load_1_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 68 [1/1] (2.12ns)   --->   "%add_ln41_6 = add i11 %shl_ln, i11 4" [../ecg_cnn.cpp:41]   --->   Operation 68 'add' 'add_ln41_6' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i11 %add_ln41_6" [../ecg_cnn.cpp:41]   --->   Operation 69 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (3.56ns)   --->   "%add_ln41_7 = add i64 %zext_ln41_2, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 70 'add' 'add_ln41_7' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln41_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41_7, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 71 'partselect' 'trunc_ln41_9' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln41_10 = sext i63 %trunc_ln41_9" [../ecg_cnn.cpp:41]   --->   Operation 72 'sext' 'sext_ln41_10' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%INPUT_r_addr_2 = getelementptr i16 %INPUT_r, i64 %sext_ln41_10" [../ecg_cnn.cpp:41]   --->   Operation 73 'getelementptr' 'INPUT_r_addr_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.00>
ST_5 : Operation 74 [6/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 74 'readreq' 'INPUT_r_load_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 75 [7/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 75 'readreq' 'INPUT_r_load_1_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 76 [8/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 76 'readreq' 'INPUT_r_load_2_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 77 [1/1] (2.12ns)   --->   "%add_ln41_9 = add i11 %shl_ln, i11 6" [../ecg_cnn.cpp:41]   --->   Operation 77 'add' 'add_ln41_9' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i11 %add_ln41_9" [../ecg_cnn.cpp:41]   --->   Operation 78 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (3.56ns)   --->   "%add_ln41_10 = add i64 %zext_ln41_3, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 79 'add' 'add_ln41_10' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln41_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41_10, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 80 'partselect' 'trunc_ln41_s' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln41_12 = sext i63 %trunc_ln41_s" [../ecg_cnn.cpp:41]   --->   Operation 81 'sext' 'sext_ln41_12' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%INPUT_r_addr_3 = getelementptr i16 %INPUT_r, i64 %sext_ln41_12" [../ecg_cnn.cpp:41]   --->   Operation 82 'getelementptr' 'INPUT_r_addr_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.00>
ST_6 : Operation 83 [5/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 83 'readreq' 'INPUT_r_load_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 84 [6/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 84 'readreq' 'INPUT_r_load_1_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 85 [7/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 85 'readreq' 'INPUT_r_load_2_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [8/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 86 'readreq' 'INPUT_r_load_3_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 87 [1/1] (2.12ns)   --->   "%add_ln41_12 = add i11 %shl_ln, i11 8" [../ecg_cnn.cpp:41]   --->   Operation 87 'add' 'add_ln41_12' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i11 %add_ln41_12" [../ecg_cnn.cpp:41]   --->   Operation 88 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (3.56ns)   --->   "%add_ln41_13 = add i64 %zext_ln41_4, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 89 'add' 'add_ln41_13' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln41_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41_13, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 90 'partselect' 'trunc_ln41_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln41_14 = sext i63 %trunc_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 91 'sext' 'sext_ln41_14' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%INPUT_r_addr_4 = getelementptr i16 %INPUT_r, i64 %sext_ln41_14" [../ecg_cnn.cpp:41]   --->   Operation 92 'getelementptr' 'INPUT_r_addr_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 93 [4/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 93 'readreq' 'INPUT_r_load_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 94 [5/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 94 'readreq' 'INPUT_r_load_1_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 95 [6/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 95 'readreq' 'INPUT_r_load_2_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 96 [7/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 96 'readreq' 'INPUT_r_load_3_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 97 [8/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 97 'readreq' 'INPUT_r_load_4_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 98 [1/1] (2.12ns)   --->   "%add_ln41_15 = add i11 %shl_ln, i11 10" [../ecg_cnn.cpp:41]   --->   Operation 98 'add' 'add_ln41_15' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i11 %add_ln41_15" [../ecg_cnn.cpp:41]   --->   Operation 99 'zext' 'zext_ln41_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (3.56ns)   --->   "%add_ln41_16 = add i64 %zext_ln41_5, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 100 'add' 'add_ln41_16' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln41_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41_16, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 101 'partselect' 'trunc_ln41_7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln41_16 = sext i63 %trunc_ln41_7" [../ecg_cnn.cpp:41]   --->   Operation 102 'sext' 'sext_ln41_16' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%INPUT_r_addr_5 = getelementptr i16 %INPUT_r, i64 %sext_ln41_16" [../ecg_cnn.cpp:41]   --->   Operation 103 'getelementptr' 'INPUT_r_addr_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (2.12ns)   --->   "%add_ln41_18 = add i11 %shl_ln, i11 12" [../ecg_cnn.cpp:41]   --->   Operation 104 'add' 'add_ln41_18' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i11 %add_ln41_18" [../ecg_cnn.cpp:41]   --->   Operation 105 'zext' 'zext_ln41_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (3.56ns)   --->   "%add_ln41_19 = add i64 %zext_ln41_6, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 106 'add' 'add_ln41_19' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln41_11 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41_19, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 107 'partselect' 'trunc_ln41_11' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln41_18 = sext i63 %trunc_ln41_11" [../ecg_cnn.cpp:41]   --->   Operation 108 'sext' 'sext_ln41_18' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%INPUT_r_addr_6 = getelementptr i16 %INPUT_r, i64 %sext_ln41_18" [../ecg_cnn.cpp:41]   --->   Operation 109 'getelementptr' 'INPUT_r_addr_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%f_load = load i4 %f" [../ecg_cnn.cpp:35]   --->   Operation 110 'load' 'f_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.77ns)   --->   "%add_ln35 = add i4 %f_load, i4 1" [../ecg_cnn.cpp:35]   --->   Operation 111 'add' 'add_ln35' <Predicate = (icmp_ln36)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.99ns)   --->   "%select_ln35_1 = select i1 %icmp_ln36, i4 %add_ln35, i4 %f_load" [../ecg_cnn.cpp:35]   --->   Operation 112 'select' 'select_ln35_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln35_1" [../ecg_cnn.cpp:35]   --->   Operation 113 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%w_local_0_addr = getelementptr i11 %w_local_0, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 114 'getelementptr' 'w_local_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%w_local_1_addr = getelementptr i10 %w_local_1, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 115 'getelementptr' 'w_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%w_local_2_addr = getelementptr i10 %w_local_2, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 116 'getelementptr' 'w_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%w_local_3_addr = getelementptr i10 %w_local_3, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 117 'getelementptr' 'w_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i4 %select_ln35_1" [../ecg_cnn.cpp:35]   --->   Operation 118 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i4 %select_ln35_1" [../ecg_cnn.cpp:35]   --->   Operation 119 'trunc' 'trunc_ln35_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln35_1, i32 1, i32 2" [../ecg_cnn.cpp:35]   --->   Operation 120 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (3.25ns)   --->   "%w_local_0_load = load i3 %w_local_0_addr" [../ecg_cnn.cpp:35]   --->   Operation 121 'load' 'w_local_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_8 : Operation 122 [2/2] (3.25ns)   --->   "%w_local_1_load = load i3 %w_local_1_addr" [../ecg_cnn.cpp:35]   --->   Operation 122 'load' 'w_local_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_8 : Operation 123 [2/2] (3.25ns)   --->   "%w_local_2_load = load i3 %w_local_2_addr" [../ecg_cnn.cpp:35]   --->   Operation 123 'load' 'w_local_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_8 : Operation 124 [2/2] (3.25ns)   --->   "%w_local_3_load = load i3 %w_local_3_addr" [../ecg_cnn.cpp:35]   --->   Operation 124 'load' 'w_local_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_8 : Operation 125 [3/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 125 'readreq' 'INPUT_r_load_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 126 [4/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 126 'readreq' 'INPUT_r_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 127 [5/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 127 'readreq' 'INPUT_r_load_2_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 128 [6/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 128 'readreq' 'INPUT_r_load_3_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 129 [7/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 129 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 130 [8/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 130 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %trunc_ln35_1, void %arrayidx5118.case.0, void %arrayidx5118.case.1" [../ecg_cnn.cpp:43]   --->   Operation 131 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (1.61ns)   --->   "%store_ln35 = store i4 %select_ln35_1, i4 %f" [../ecg_cnn.cpp:35]   --->   Operation 132 'store' 'store_ln35' <Predicate = true> <Delay = 1.61>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln36 = br void %VITIS_LOOP_39_2" [../ecg_cnn.cpp:36]   --->   Operation 133 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 134 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_0_load = load i3 %w_local_0_addr" [../ecg_cnn.cpp:35]   --->   Operation 134 'load' 'w_local_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_9 : Operation 135 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_1_load = load i3 %w_local_1_addr" [../ecg_cnn.cpp:35]   --->   Operation 135 'load' 'w_local_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_9 : Operation 136 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_2_load = load i3 %w_local_2_addr" [../ecg_cnn.cpp:35]   --->   Operation 136 'load' 'w_local_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_9 : Operation 137 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_3_load = load i3 %w_local_3_addr" [../ecg_cnn.cpp:35]   --->   Operation 137 'load' 'w_local_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_9 : Operation 138 [2/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 138 'readreq' 'INPUT_r_load_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 139 [3/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 139 'readreq' 'INPUT_r_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 140 [4/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 140 'readreq' 'INPUT_r_load_2_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 141 [5/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 141 'readreq' 'INPUT_r_load_3_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 142 [6/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 142 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 143 [7/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 143 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 144 [8/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 144 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 145 [1/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 145 'readreq' 'INPUT_r_load_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 146 [2/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 146 'readreq' 'INPUT_r_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 147 [3/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 147 'readreq' 'INPUT_r_load_2_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 148 [4/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 148 'readreq' 'INPUT_r_load_3_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 149 [5/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 149 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 150 [6/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 150 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 151 [7/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 151 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.00>
ST_11 : Operation 152 [1/1] (8.00ns)   --->   "%INPUT_r_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %INPUT_r_addr" [../ecg_cnn.cpp:41]   --->   Operation 152 'read' 'INPUT_r_addr_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i16 %INPUT_r_addr_read" [../ecg_cnn.cpp:41]   --->   Operation 153 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 154 'readreq' 'INPUT_r_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 155 [2/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 155 'readreq' 'INPUT_r_load_2_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 156 [3/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 156 'readreq' 'INPUT_r_load_3_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 157 [4/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 157 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 158 [5/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 158 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 159 [6/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 159 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i11 %w_local_0_load" [../ecg_cnn.cpp:41]   --->   Operation 160 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln41_7 = sext i12 %trunc_ln41" [../ecg_cnn.cpp:41]   --->   Operation 161 'sext' 'sext_ln41_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41 = mul i21 %sext_ln41_7, i21 %sext_ln41" [../ecg_cnn.cpp:41]   --->   Operation 162 'mul' 'mul_ln41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 163 [1/1] (8.00ns)   --->   "%INPUT_r_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %INPUT_r_addr_1" [../ecg_cnn.cpp:41]   --->   Operation 163 'read' 'INPUT_r_addr_1_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = trunc i16 %INPUT_r_addr_1_read" [../ecg_cnn.cpp:41]   --->   Operation 164 'trunc' 'trunc_ln41_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 165 'readreq' 'INPUT_r_load_2_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 166 [2/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 166 'readreq' 'INPUT_r_load_3_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 167 [3/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 167 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 168 [4/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 168 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 169 [5/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 169 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i10 %w_local_1_load" [../ecg_cnn.cpp:41]   --->   Operation 170 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41 = mul i21 %sext_ln41_7, i21 %sext_ln41" [../ecg_cnn.cpp:41]   --->   Operation 171 'mul' 'mul_ln41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln41_9 = sext i12 %trunc_ln41_2" [../ecg_cnn.cpp:41]   --->   Operation 172 'sext' 'sext_ln41_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_5)   --->   "%mul_ln41_1 = mul i21 %sext_ln41_9, i21 %sext_ln41_1" [../ecg_cnn.cpp:41]   --->   Operation 173 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 174 [1/1] (8.00ns)   --->   "%INPUT_r_addr_2_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %INPUT_r_addr_2" [../ecg_cnn.cpp:41]   --->   Operation 174 'read' 'INPUT_r_addr_2_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln41_4 = trunc i16 %INPUT_r_addr_2_read" [../ecg_cnn.cpp:41]   --->   Operation 175 'trunc' 'trunc_ln41_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 176 'readreq' 'INPUT_r_load_3_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 177 [2/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 177 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 178 [3/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 178 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 179 [4/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 179 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.00>
ST_14 : Operation 180 [1/1] (1.80ns)   --->   "%acc = sparsemux i9 @_ssdm_op_SparseMux.ap_auto.8i9.i9.i3, i3 0, i9 359, i3 1, i9 458, i3 2, i9 163, i3 3, i9 473, i3 4, i9 334, i3 5, i9 37, i3 6, i9 246, i3 7, i9 137, i9 0, i3 %trunc_ln35" [../ecg_cnn.cpp:35]   --->   Operation 180 'sparsemux' 'acc' <Predicate = true> <Delay = 1.80> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%shl_i_i29_i_i = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %acc, i9 0" [../ecg_cnn.cpp:35]   --->   Operation 181 'bitconcatenate' 'shl_i_i29_i_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%shl_i_i29_i_i_cast = sext i18 %shl_i_i29_i_i" [../ecg_cnn.cpp:35]   --->   Operation 182 'sext' 'shl_i_i29_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln41_2 = sext i10 %w_local_2_load" [../ecg_cnn.cpp:41]   --->   Operation 183 'sext' 'sext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41 = mul i21 %sext_ln41_7, i21 %sext_ln41" [../ecg_cnn.cpp:41]   --->   Operation 184 'mul' 'mul_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 185 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_1 = add i21 %shl_i_i29_i_i_cast, i21 %mul_ln41" [../ecg_cnn.cpp:41]   --->   Operation 185 'add' 'add_ln41_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 186 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_5)   --->   "%mul_ln41_1 = mul i21 %sext_ln41_9, i21 %sext_ln41_1" [../ecg_cnn.cpp:41]   --->   Operation 186 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln41_11 = sext i12 %trunc_ln41_4" [../ecg_cnn.cpp:41]   --->   Operation 187 'sext' 'sext_ln41_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_8)   --->   "%mul_ln41_2 = mul i21 %sext_ln41_11, i21 %sext_ln41_2" [../ecg_cnn.cpp:41]   --->   Operation 188 'mul' 'mul_ln41_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 189 [1/1] (8.00ns)   --->   "%INPUT_r_addr_3_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %INPUT_r_addr_3" [../ecg_cnn.cpp:41]   --->   Operation 189 'read' 'INPUT_r_addr_3_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln41_6 = trunc i16 %INPUT_r_addr_3_read" [../ecg_cnn.cpp:41]   --->   Operation 190 'trunc' 'trunc_ln41_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 191 [1/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 191 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 192 [2/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 192 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 193 [3/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 193 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%w_local_4_addr = getelementptr i9 %w_local_4, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 194 'getelementptr' 'w_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%w_local_5_addr = getelementptr i10 %w_local_5, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 195 'getelementptr' 'w_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%w_local_6_addr = getelementptr i11 %w_local_6, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 196 'getelementptr' 'w_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln41_3 = sext i10 %w_local_3_load" [../ecg_cnn.cpp:41]   --->   Operation 197 'sext' 'sext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [2/2] (3.25ns)   --->   "%w_local_4_load = load i3 %w_local_4_addr" [../ecg_cnn.cpp:35]   --->   Operation 198 'load' 'w_local_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_15 : Operation 199 [2/2] (3.25ns)   --->   "%w_local_5_load = load i3 %w_local_5_addr" [../ecg_cnn.cpp:35]   --->   Operation 199 'load' 'w_local_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_15 : Operation 200 [2/2] (3.25ns)   --->   "%w_local_6_load = load i3 %w_local_6_addr" [../ecg_cnn.cpp:35]   --->   Operation 200 'load' 'w_local_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_15 : Operation 201 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_1 = add i21 %shl_i_i29_i_i_cast, i21 %mul_ln41" [../ecg_cnn.cpp:41]   --->   Operation 201 'add' 'add_ln41_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 202 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_5)   --->   "%mul_ln41_1 = mul i21 %sext_ln41_9, i21 %sext_ln41_1" [../ecg_cnn.cpp:41]   --->   Operation 202 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_1, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 203 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln41_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %tmp_s, i9 0" [../ecg_cnn.cpp:41]   --->   Operation 204 'bitconcatenate' 'shl_ln41_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_5 = add i21 %shl_ln41_1, i21 %mul_ln41_1" [../ecg_cnn.cpp:41]   --->   Operation 205 'add' 'add_ln41_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 206 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_8)   --->   "%mul_ln41_2 = mul i21 %sext_ln41_11, i21 %sext_ln41_2" [../ecg_cnn.cpp:41]   --->   Operation 206 'mul' 'mul_ln41_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln41_13 = sext i12 %trunc_ln41_6" [../ecg_cnn.cpp:41]   --->   Operation 207 'sext' 'sext_ln41_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_11)   --->   "%mul_ln41_3 = mul i21 %sext_ln41_13, i21 %sext_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 208 'mul' 'mul_ln41_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 209 [1/1] (8.00ns)   --->   "%INPUT_r_addr_4_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %INPUT_r_addr_4" [../ecg_cnn.cpp:41]   --->   Operation 209 'read' 'INPUT_r_addr_4_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln41_8 = trunc i16 %INPUT_r_addr_4_read" [../ecg_cnn.cpp:41]   --->   Operation 210 'trunc' 'trunc_ln41_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 211 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 212 [2/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 212 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 275 [1/1] (1.61ns)   --->   "%ret_ln46 = ret" [../ecg_cnn.cpp:46]   --->   Operation 275 'ret' 'ret_ln46' <Predicate = (icmp_ln35)> <Delay = 1.61>

State 16 <SV = 15> <Delay = 8.00>
ST_16 : Operation 213 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_4_load = load i3 %w_local_4_addr" [../ecg_cnn.cpp:35]   --->   Operation 213 'load' 'w_local_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%w_local_4_load_cast = sext i9 %w_local_4_load" [../ecg_cnn.cpp:35]   --->   Operation 214 'sext' 'w_local_4_load_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_5_load = load i3 %w_local_5_addr" [../ecg_cnn.cpp:35]   --->   Operation 215 'load' 'w_local_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_16 : Operation 216 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_6_load = load i3 %w_local_6_addr" [../ecg_cnn.cpp:35]   --->   Operation 216 'load' 'w_local_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_16 : Operation 217 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_5 = add i21 %shl_ln41_1, i21 %mul_ln41_1" [../ecg_cnn.cpp:41]   --->   Operation 217 'add' 'add_ln41_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_8)   --->   "%mul_ln41_2 = mul i21 %sext_ln41_11, i21 %sext_ln41_2" [../ecg_cnn.cpp:41]   --->   Operation 218 'mul' 'mul_ln41_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_5, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 219 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln41_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %tmp_62, i9 0" [../ecg_cnn.cpp:41]   --->   Operation 220 'bitconcatenate' 'shl_ln41_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_8 = add i21 %shl_ln41_2, i21 %mul_ln41_2" [../ecg_cnn.cpp:41]   --->   Operation 221 'add' 'add_ln41_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 222 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_11)   --->   "%mul_ln41_3 = mul i21 %sext_ln41_13, i21 %sext_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 222 'mul' 'mul_ln41_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln41_15 = sext i12 %trunc_ln41_8" [../ecg_cnn.cpp:41]   --->   Operation 223 'sext' 'sext_ln41_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_14)   --->   "%mul_ln41_4 = mul i21 %sext_ln41_15, i21 %w_local_4_load_cast" [../ecg_cnn.cpp:41]   --->   Operation 224 'mul' 'mul_ln41_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 225 [1/1] (8.00ns)   --->   "%INPUT_r_addr_5_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %INPUT_r_addr_5" [../ecg_cnn.cpp:41]   --->   Operation 225 'read' 'INPUT_r_addr_5_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln41_10 = trunc i16 %INPUT_r_addr_5_read" [../ecg_cnn.cpp:41]   --->   Operation 226 'trunc' 'trunc_ln41_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 227 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln41_4 = sext i10 %w_local_5_load" [../ecg_cnn.cpp:41]   --->   Operation 228 'sext' 'sext_ln41_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_8 = add i21 %shl_ln41_2, i21 %mul_ln41_2" [../ecg_cnn.cpp:41]   --->   Operation 229 'add' 'add_ln41_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 230 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_11)   --->   "%mul_ln41_3 = mul i21 %sext_ln41_13, i21 %sext_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 230 'mul' 'mul_ln41_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_8, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 231 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln41_3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %tmp_63, i9 0" [../ecg_cnn.cpp:41]   --->   Operation 232 'bitconcatenate' 'shl_ln41_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_11 = add i21 %shl_ln41_3, i21 %mul_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 233 'add' 'add_ln41_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 234 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_14)   --->   "%mul_ln41_4 = mul i21 %sext_ln41_15, i21 %w_local_4_load_cast" [../ecg_cnn.cpp:41]   --->   Operation 234 'mul' 'mul_ln41_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln41_17 = sext i12 %trunc_ln41_10" [../ecg_cnn.cpp:41]   --->   Operation 235 'sext' 'sext_ln41_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_17)   --->   "%mul_ln41_5 = mul i21 %sext_ln41_17, i21 %sext_ln41_4" [../ecg_cnn.cpp:41]   --->   Operation 236 'mul' 'mul_ln41_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 237 [1/1] (8.00ns)   --->   "%INPUT_r_addr_6_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %INPUT_r_addr_6" [../ecg_cnn.cpp:41]   --->   Operation 237 'read' 'INPUT_r_addr_6_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln41_12 = trunc i16 %INPUT_r_addr_6_read" [../ecg_cnn.cpp:41]   --->   Operation 238 'trunc' 'trunc_ln41_12' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln41_5 = sext i11 %w_local_6_load" [../ecg_cnn.cpp:41]   --->   Operation 239 'sext' 'sext_ln41_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_11 = add i21 %shl_ln41_3, i21 %mul_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 240 'add' 'add_ln41_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 241 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_14)   --->   "%mul_ln41_4 = mul i21 %sext_ln41_15, i21 %w_local_4_load_cast" [../ecg_cnn.cpp:41]   --->   Operation 241 'mul' 'mul_ln41_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_11, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 242 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln41_4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %tmp_64, i9 0" [../ecg_cnn.cpp:41]   --->   Operation 243 'bitconcatenate' 'shl_ln41_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 244 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_14 = add i21 %shl_ln41_4, i21 %mul_ln41_4" [../ecg_cnn.cpp:41]   --->   Operation 244 'add' 'add_ln41_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 245 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_17)   --->   "%mul_ln41_5 = mul i21 %sext_ln41_17, i21 %sext_ln41_4" [../ecg_cnn.cpp:41]   --->   Operation 245 'mul' 'mul_ln41_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln41_19 = sext i12 %trunc_ln41_12" [../ecg_cnn.cpp:41]   --->   Operation 246 'sext' 'sext_ln41_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_20)   --->   "%mul_ln41_6 = mul i21 %sext_ln41_19, i21 %sext_ln41_5" [../ecg_cnn.cpp:41]   --->   Operation 247 'mul' 'mul_ln41_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 248 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_14 = add i21 %shl_ln41_4, i21 %mul_ln41_4" [../ecg_cnn.cpp:41]   --->   Operation 248 'add' 'add_ln41_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 249 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_17)   --->   "%mul_ln41_5 = mul i21 %sext_ln41_17, i21 %sext_ln41_4" [../ecg_cnn.cpp:41]   --->   Operation 249 'mul' 'mul_ln41_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_14, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 250 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln41_5 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %tmp_65, i9 0" [../ecg_cnn.cpp:41]   --->   Operation 251 'bitconcatenate' 'shl_ln41_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 252 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_17 = add i21 %shl_ln41_5, i21 %mul_ln41_5" [../ecg_cnn.cpp:41]   --->   Operation 252 'add' 'add_ln41_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 253 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_20)   --->   "%mul_ln41_6 = mul i21 %sext_ln41_19, i21 %sext_ln41_5" [../ecg_cnn.cpp:41]   --->   Operation 253 'mul' 'mul_ln41_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 4.20>
ST_20 : Operation 254 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_17 = add i21 %shl_ln41_5, i21 %mul_ln41_5" [../ecg_cnn.cpp:41]   --->   Operation 254 'add' 'add_ln41_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 255 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_20)   --->   "%mul_ln41_6 = mul i21 %sext_ln41_19, i21 %sext_ln41_5" [../ecg_cnn.cpp:41]   --->   Operation 255 'mul' 'mul_ln41_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_17, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 256 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln41_6 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %tmp_66, i9 0" [../ecg_cnn.cpp:41]   --->   Operation 257 'bitconcatenate' 'shl_ln41_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_20 = add i21 %shl_ln41_6, i21 %mul_ln41_6" [../ecg_cnn.cpp:41]   --->   Operation 258 'add' 'add_ln41_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 5.13>
ST_21 : Operation 259 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_20 = add i21 %shl_ln41_6, i21 %mul_ln41_6" [../ecg_cnn.cpp:41]   --->   Operation 259 'add' 'add_ln41_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln41_13 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_20, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 260 'partselect' 'trunc_ln41_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %add_ln41_20, i32 9, i32 19" [../ecg_cnn.cpp:43]   --->   Operation 261 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 262 [1/1] (2.13ns)   --->   "%icmp_ln43 = icmp_sgt  i12 %trunc_ln41_13, i12 0" [../ecg_cnn.cpp:43]   --->   Operation 262 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 263 [1/1] (0.90ns)   --->   "%select_ln43 = select i1 %icmp_ln43, i11 %trunc_ln6, i11 0" [../ecg_cnn.cpp:43]   --->   Operation 263 'select' 'select_ln43' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV1_F_CONV1_X_str"   --->   Operation 264 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 265 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5712, i64 5712, i64 5712"   --->   Operation 265 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln35, i2 %lshr_ln" [../ecg_cnn.cpp:43]   --->   Operation 266 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i12 %tmp" [../ecg_cnn.cpp:43]   --->   Operation 267 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i11 %output_0, i64 0, i64 %zext_ln43" [../ecg_cnn.cpp:43]   --->   Operation 268 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i11 %output_1, i64 0, i64 %zext_ln43" [../ecg_cnn.cpp:43]   --->   Operation 269 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [../ecg_cnn.cpp:37]   --->   Operation 270 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 271 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln43 = store i11 %select_ln43, i12 %output_0_addr" [../ecg_cnn.cpp:43]   --->   Operation 271 'store' 'store_ln43' <Predicate = (!trunc_ln35_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx5118.exit" [../ecg_cnn.cpp:43]   --->   Operation 272 'br' 'br_ln43' <Predicate = (!trunc_ln35_1)> <Delay = 0.00>
ST_22 : Operation 273 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln43 = store i11 %select_ln43, i12 %output_1_addr" [../ecg_cnn.cpp:43]   --->   Operation 273 'store' 'store_ln43' <Predicate = (trunc_ln35_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_22 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx5118.exit" [../ecg_cnn.cpp:43]   --->   Operation 274 'br' 'br_ln43' <Predicate = (trunc_ln35_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 5.354ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [26]  (1.610 ns)
	'load' operation 13 bit ('indvar_flatten_load', ../ecg_cnn.cpp:35) on local variable 'indvar_flatten' [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln35', ../ecg_cnn.cpp:35) [32]  (2.134 ns)
	'store' operation 0 bit ('store_ln35', ../ecg_cnn.cpp:35) of variable 'add_ln35_1', ../ecg_cnn.cpp:35 on local variable 'indvar_flatten' [186]  (1.610 ns)

 <State 2>: 6.982ns
The critical path consists of the following:
	'load' operation 10 bit ('i_load', ../ecg_cnn.cpp:36) on local variable 'i', ../ecg_cnn.cpp:36 [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln36', ../ecg_cnn.cpp:36) [41]  (2.123 ns)
	'select' operation 10 bit ('select_ln35', ../ecg_cnn.cpp:35) [42]  (1.127 ns)
	'add' operation 10 bit ('add_ln41_2', ../ecg_cnn.cpp:41) [89]  (2.123 ns)
	'store' operation 0 bit ('store_ln36', ../ecg_cnn.cpp:36) of variable 'add_ln41_2', ../ecg_cnn.cpp:41 on local variable 'i', ../ecg_cnn.cpp:36 [188]  (1.610 ns)

 <State 3>: 8.000ns
The critical path consists of the following:
	bus request operation ('INPUT_r_load_req', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [83]  (8.000 ns)

 <State 4>: 8.000ns
The critical path consists of the following:
	bus request operation ('INPUT_r_load_req', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [83]  (8.000 ns)

 <State 5>: 8.000ns
The critical path consists of the following:
	bus request operation ('INPUT_r_load_req', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [83]  (8.000 ns)

 <State 6>: 8.000ns
The critical path consists of the following:
	bus request operation ('INPUT_r_load_req', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [83]  (8.000 ns)

 <State 7>: 8.000ns
The critical path consists of the following:
	bus request operation ('INPUT_r_load_req', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [83]  (8.000 ns)

 <State 8>: 8.000ns
The critical path consists of the following:
	bus request operation ('INPUT_r_load_req', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [83]  (8.000 ns)

 <State 9>: 8.000ns
The critical path consists of the following:
	bus request operation ('INPUT_r_load_req', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [83]  (8.000 ns)

 <State 10>: 8.000ns
The critical path consists of the following:
	bus request operation ('INPUT_r_load_req', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [83]  (8.000 ns)

 <State 11>: 8.000ns
The critical path consists of the following:
	bus read operation ('INPUT_r_addr_read', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [84]  (8.000 ns)

 <State 12>: 8.000ns
The critical path consists of the following:
	bus read operation ('INPUT_r_addr_1_read', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [97]  (8.000 ns)

 <State 13>: 8.000ns
The critical path consists of the following:
	bus read operation ('INPUT_r_addr_2_read', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [111]  (8.000 ns)

 <State 14>: 8.000ns
The critical path consists of the following:
	bus read operation ('INPUT_r_addr_3_read', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [125]  (8.000 ns)

 <State 15>: 8.000ns
The critical path consists of the following:
	bus read operation ('INPUT_r_addr_4_read', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [139]  (8.000 ns)

 <State 16>: 8.000ns
The critical path consists of the following:
	bus read operation ('INPUT_r_addr_5_read', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [153]  (8.000 ns)

 <State 17>: 8.000ns
The critical path consists of the following:
	bus read operation ('INPUT_r_addr_6_read', ../ecg_cnn.cpp:41) on port 'INPUT_r' (../ecg_cnn.cpp:41) [167]  (8.000 ns)

 <State 18>: 4.200ns
The critical path consists of the following:
	'add' operation 21 bit of DSP[131] ('add_ln41_11', ../ecg_cnn.cpp:41) [131]  (2.100 ns)
	'add' operation 21 bit of DSP[145] ('add_ln41_14', ../ecg_cnn.cpp:41) [145]  (2.100 ns)

 <State 19>: 4.200ns
The critical path consists of the following:
	'add' operation 21 bit of DSP[145] ('add_ln41_14', ../ecg_cnn.cpp:41) [145]  (2.100 ns)
	'add' operation 21 bit of DSP[159] ('add_ln41_17', ../ecg_cnn.cpp:41) [159]  (2.100 ns)

 <State 20>: 4.200ns
The critical path consists of the following:
	'add' operation 21 bit of DSP[159] ('add_ln41_17', ../ecg_cnn.cpp:41) [159]  (2.100 ns)
	'add' operation 21 bit of DSP[173] ('add_ln41_20', ../ecg_cnn.cpp:41) [173]  (2.100 ns)

 <State 21>: 5.135ns
The critical path consists of the following:
	'add' operation 21 bit of DSP[173] ('add_ln41_20', ../ecg_cnn.cpp:41) [173]  (2.100 ns)
	'icmp' operation 1 bit ('icmp_ln43', ../ecg_cnn.cpp:43) [176]  (2.131 ns)
	'select' operation 11 bit ('select_ln43', ../ecg_cnn.cpp:43) [177]  (0.905 ns)

 <State 22>: 3.257ns
The critical path consists of the following:
	'getelementptr' operation 12 bit ('output_0_addr', ../ecg_cnn.cpp:43) [74]  (0.000 ns)
	'store' operation 0 bit ('store_ln43', ../ecg_cnn.cpp:43) of variable 'select_ln43', ../ecg_cnn.cpp:43 on array 'output_0' [180]  (3.257 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
