================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Sun Jul 13 22:39:14 +0700 2025
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         CNN_HLS
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xck26-sfvc784-2LV-c


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              6878
FF:               6627
DSP:              257
BRAM:             36
URAM:             0
SRL:              170


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.561       |
| Post-Route     | 6.704       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+--------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                           | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                           | 6878 | 6627 | 257 | 36   |      |     |        |      |         |          |        |
|   (inst)                                                                       | 66   | 951  |     |      |      |     |        |      |         |          |        |
|   OutConv0_U                                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   OutConv1_U                                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   OutConv2_U                                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   OutConv3_U                                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   OutConv4_U                                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   OutConv5_U                                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   OutConv6_U                                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   OutConv7_U                                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   OutDense0_U                                                                  | 70   | 32   |     |      |      |     |        |      |         |          |        |
|   OutGlobalAverPool1D_U                                                        |      |      |     |      |      |     |        |      |         |          |        |
|   OutPadConv0_U                                                                |      |      |     |      |      |     |        |      |         |          |        |
|   OutPadConv1_1_U                                                              |      |      |     |      |      |     |        |      |         |          |        |
|   OutPadConv1_2_U                                                              |      |      |     |      |      |     |        |      |         |          |        |
|   OutPadConv1_U                                                                |      |      |     |      |      |     |        |      |         |          |        |
|   OutPadConv2_1_U                                                              |      |      |     |      |      |     |        |      |         |          |        |
|   OutPadConv2_U                                                                |      |      |     |      |      |     |        |      |         |          |        |
|   OutPadConv3_1_U                                                              |      |      |     |      |      |     |        |      |         |          |        |
|   OutPadConv3_2_U                                                              |      |      |     |      |      |     |        |      |         |          |        |
|   OutPadConv3_U                                                                |      |      |     |      |      |     |        |      |         |          |        |
|   OutPadConv4_1_U                                                              | 144  | 32   |     |      |      |     |        |      |         |          |        |
|   OutPadConv4_2_U                                                              | 144  | 32   |     |      |      |     |        |      |         |          |        |
|   OutPadConv4_U                                                                | 144  | 32   |     |      |      |     |        |      |         |          |        |
|   OutPadConv5_U                                                                |      |      |     |      |      |     |        |      |         |          |        |
|   OutPadConv6_U                                                                |      |      |     |      |      |     |        |      |         |          |        |
|   OutPadConv7_U                                                                |      |      |     |      |      |     |        |      |         |          |        |
|   OutPool0_U                                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   OutPool1_U                                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   OutPool2_U                                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   OutPool3_1_U                                                                 |      |      |     |      |      |     |        |      |         |          |        |
|   OutPool3_2_U                                                                 |      |      |     |      |      |     |        |      |         |          |        |
|   OutPool3_3_U                                                                 |      |      |     |      |      |     |        |      |         |          |        |
|   OutPool3_4_U                                                                 |      |      |     |      |      |     |        |      |         |          |        |
|   OutPool3_5_U                                                                 |      |      |     |      |      |     |        |      |         |          |        |
|   OutPool3_6_U                                                                 |      |      |     |      |      |     |        |      |         |          |        |
|   OutPool3_7_U                                                                 |      |      |     |      |      |     |        |      |         |          |        |
|   OutPool3_8_U                                                                 |      |      |     |      |      |     |        |      |         |          |        |
|   OutPool3_9_U                                                                 |      |      |     |      |      |     |        |      |         |          |        |
|   OutPool3_U                                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021                      | 1134 | 1221 | 65  |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021)                  | 533  | 1184 | 14  |      |      |     |        |      |         |          |        |
|     am_addmul_7ns_7ns_9ns_17_4_1_U292                                          |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_7ns_7ns_9ns_17_4_1_U293                                          |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_7ns_7ns_9ns_17_4_1_U294                                          |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_7ns_8ns_10ns_19_4_1_U295                                         |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_7ns_8ns_10ns_19_4_1_U296                                         |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_7ns_9ns_11ns_21_4_1_U297                                         |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_7ns_9ns_11ns_21_4_1_U298                                         |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_7ns_9ns_11ns_21_4_1_U299                                         |      |      |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   | 84   | 2    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U300                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U301                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U302                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U303                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U304                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U305                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U306                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U307                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U308                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U309                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U310                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U311                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U312                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U313                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U314                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U315                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U316                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U317                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U318                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U319                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U320                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U321                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U322                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U323                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U324                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U325                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U326                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U327                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U328                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U329                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U330                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U331                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U332                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U333                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U334                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U335                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U336                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U337                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U338                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mul_7ns_9ns_15_1_1_U253                                                    |      |      |     |      |      |     |        |      |         |          |        |
|     mul_7ns_9ns_15_1_1_U254                                                    |      |      |     |      |      |     |        |      |         |          |        |
|     mul_7ns_9ns_15_1_1_U255                                                    |      |      |     |      |      |     |        |      |         |          |        |
|     mul_7ns_9ns_15_1_1_U256                                                    |      |      |     |      |      |     |        |      |         |          |        |
|     urem_7ns_3ns_2_11_1_U252                                                   | 313  | 35   |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957                        | 726  | 1339 | 33  |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957)                    | 192  | 1285 | 3   |      |      |     |        |      |         |          |        |
|     am_addmul_9ns_10ns_12ns_23_4_1_U62                                         |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_9ns_10ns_12ns_23_4_1_U63                                         |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_9ns_10ns_12ns_23_4_1_U64                                         |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_9ns_9ns_11ns_21_4_1_U59                                          |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_9ns_9ns_11ns_21_4_1_U60                                          |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_9ns_9ns_11ns_21_4_1_U61                                          |      |      |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U65                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U66                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U67                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U68                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U69                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U70                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U71                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U72                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U73                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U74                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U75                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U76                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U77                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U78                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U79                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U80                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U81                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U82                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U83                                         | 57   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_16s_24_1_1_U58                                                     |      |      |     |      |      |     |        |      |         |          |        |
|     mul_9ns_11ns_19_1_1_U31                                                    |      |      |     |      |      |     |        |      |         |          |        |
|     mul_9ns_11ns_19_1_1_U32                                                    |      |      |     |      |      |     |        |      |         |          |        |
|     mul_9ns_11ns_19_1_1_U33                                                    |      |      |     |      |      |     |        |      |         |          |        |
|     mul_9ns_11ns_19_1_1_U34                                                    |      |      |     |      |      |     |        |      |         |          |        |
|     urem_9ns_3ns_2_13_1_U30                                                    | 363  | 52   |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980                        | 470  | 120  | 20  |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980)                    | 257  | 118  | 1   |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   | 118  | 2    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U103                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U104                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U105                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U106                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U107                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U108                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U109                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U110                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U111                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U112                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U113                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U114                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U115                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U116                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U117                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U118                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U119                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U120                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U121                                        |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105                                     | 282  | 22   | 1   |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105)                                 | 222  | 20   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mul_16s_18ns_34_1_1_U402                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997                        | 1223 | 1372 | 67  |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997)                    | 508  | 1327 | 14  |      |      |     |        |      |         |          |        |
|     am_addmul_8ns_10ns_12ns_23_4_1_U188                                        |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_8ns_10ns_12ns_23_4_1_U189                                        |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_8ns_10ns_12ns_23_4_1_U190                                        |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_8ns_8ns_10ns_19_4_1_U182                                         |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_8ns_8ns_10ns_19_4_1_U183                                         |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_8ns_8ns_10ns_19_4_1_U184                                         |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_8ns_9ns_11ns_21_4_1_U185                                         |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_8ns_9ns_11ns_21_4_1_U186                                         |      |      |     |      |      |     |        |      |         |          |        |
|     am_addmul_8ns_9ns_11ns_21_4_1_U187                                         |      |      |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   | 78   | 2    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U191                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U192                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U193                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U194                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U195                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U196                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U197                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U198                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U199                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U200                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U201                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U202                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U203                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U204                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U205                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U206                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U207                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U208                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U209                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U210                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U211                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U212                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U213                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U214                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U215                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U216                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U217                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U218                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U219                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U220                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U221                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U222                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U223                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U224                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U225                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U226                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U227                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U228                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U229                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mul_10ns_12ns_21_1_1_U176                                                  | 50   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_8ns_10ns_17_1_1_U140                                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mul_8ns_10ns_17_1_1_U141                                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mul_8ns_10ns_17_1_1_U142                                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mul_8ns_10ns_17_1_1_U143                                                   |      |      |     |      |      |     |        |      |         |          |        |
|     urem_8ns_3ns_2_12_1_U139                                                   | 352  | 43   |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_detect_fu_1190                                         |      |      |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933      | 118  | 130  | 2   |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933)  | 43   | 71   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_7ns_3ns_8ns_9_4_1_U22                                           |      |      |     |      |      |     |        |      |         |          |        |
|     mul_9ns_11ns_19_1_1_U21                                                    |      |      |     |      |      |     |        |      |         |          |        |
|     urem_9ns_3ns_2_13_1_U20                                                    | 45   | 57   |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973      | 66   | 35   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   | 50   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989      | 124  | 103  | 2   |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989)  | 47   | 62   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8ns_4ns_8ns_11_4_1_U128                                         |      |      |     |      |      |     |        |      |         |          |        |
|     mul_11ns_13ns_23_1_1_U127                                                  |      |      |     |      |      |     |        |      |         |          |        |
|     urem_8ns_3ns_2_12_1_U126                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013     | 109  | 90   | 1   |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013) | 44   | 57   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mul_7ns_9ns_15_1_1_U242                                                    |      |      |     |      |      |     |        |      |         |          |        |
|     urem_7ns_3ns_2_11_1_U241                                                   |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031     | 62   | 57   | 1   |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031) | 28   | 55   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_7ns_5ns_7ns_11_4_1_U347                                         |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054     | 57   | 53   | 1   |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054) | 29   | 51   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_6ns_5ns_6ns_10_4_1_U361                                         |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060     | 58   | 57   | 1   |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060) | 27   | 55   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_6ns_6ns_6ns_11_4_1_U374                                         |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120                                  | 234  | 39   | 32  |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120)                              | 89   | 37   | 1   |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U416                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U417                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U418                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U419                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U420                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U421                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U422                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U423                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U424                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U425                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U426                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U427                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U428                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U429                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U430                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U431                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U432                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U433                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U434                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U435                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U436                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U437                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U438                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U439                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U440                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U441                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U442                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U443                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U444                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U445                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_12s_24ns_24_4_1_U446                                        |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161                                  | 165  | 27   | 20  |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161)                              | 58   | 25   | 1   |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U484                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U485                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U486                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U487                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U488                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U489                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U490                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U491                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U492                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U493                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U494                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U495                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U496                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U497                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U498                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U499                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U500                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U501                                        |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U502                                        |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_ap_0_fu_941                                        | 98   | 44   | 5   |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U4                                          |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U5                                          |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U6                                          |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U7                                          |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043           | 180  | 87   | 2   |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043)       | 66   | 85   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U352                                        | 55   |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_7ns_5ns_7ns_11_4_1_U351                                         |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066           | 175  | 84   | 2   |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066)       | 65   | 82   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U366                                        | 55   |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_6ns_5ns_6ns_10_4_1_U365                                         |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093           | 169  | 104  | 2   |      |      |     |        |      |         |          |        |
|     (grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093)       | 58   | 102  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_24ns_24_4_1_U379                                        | 56   |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_6ns_6ns_6ns_11_4_1_U378                                         |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925                               |      |      |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967       | 67   | 34   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007      | 60   | 34   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   | 59   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037      | 57   | 34   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   | 56   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078      | 85   | 53   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                   |      |      |     |      |      |     |        |      |         |          |        |
|     urem_5ns_5ns_4_9_1_U387                                                    |      |      |     |      |      |     |        |      |         |          |        |
|   out_Dense_U                                                                  |      |      |     |      |      |     |        |      |         |          |        |
+--------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 5.87%  | OK     |
| FD                                                        | 50%       | 2.83%  | OK     |
| LUTRAM+SRL                                                | 25%       | 1.52%  | OK     |
| CARRY8                                                    | 25%       | 0.70%  | OK     |
| MUXF7                                                     | 15%       | 0.18%  | OK     |
| DSP                                                       | 80%       | 20.59% | OK     |
| RAMB/FIFO                                                 | 80%       | 12.50% | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 16.55% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2196      | 206    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0.89   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------------------------------------+------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                            | ENDPOINT PIN                                   | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                           |                                                |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------------------------------------+------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.296 | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]/C | OutPadConv4_U/q0_reg[3]/D                      |           18 |        192 |          6.698 |          3.567 |        3.131 |
| Path2 | 3.308 | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/y_fu_284_reg[4]/C   | OutPadConv3_1_U/ram0_reg_bram_0/ADDRARDADDR[5] |           18 |         17 |          6.230 |          3.416 |        2.814 |
| Path3 | 3.311 | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]/C | OutPadConv4_U/q0_reg[5]/D                      |           19 |        192 |          6.683 |          3.505 |        3.178 |
| Path4 | 3.364 | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/y_fu_284_reg[4]/C   | OutPadConv3_2_U/ram0_reg_bram_0/ADDRARDADDR[5] |           18 |         17 |          6.174 |          3.465 |        2.709 |
| Path5 | 3.367 | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]/C | OutPadConv4_U/q0_reg[0]/D                      |           18 |        192 |          6.627 |          3.533 |        3.094 |
+-------+-------+---------------------------------------------------------------------------+------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                                                  | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_31_0_0__2/SP                                                                                                                        | CLB.LUTRAM.RAM32X1D    |
    | OutPadConv4_U/q0[3]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[3]                                                                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/y_fu_284_reg[4]                                                                                        | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/urem_8ns_3ns_2_12_1_U139/CNN_urem_8ns_3ns_2_12_1_divider_u/n_fu_288[1]_i_3                             | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/n_fu_288[1]_i_2                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_3                                               | CLB.LUT.LUT2           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_2                                               | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[6]_i_1                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_A_B_DATA_INST                                                 | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_PREADD_DATA_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_MULTIPLIER_INST                                               | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_M_DATA_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_ALU_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_OUTPUT_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_289                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_281                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_261   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_231   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_88    | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_34__0 | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_9     | CLB.LUT.LUT6           |
    | OutPadConv3_1_U/ram0_reg_bram_0                                                                                                                              | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_127_0_0__4/SP.LOW                                                                                                                   | CLB.LUTRAM.RAM128X1D   |
    | OutPadConv4_U/ram0_reg_0_127_0_0__4/F7.SP                                                                                                                    | CLB.MUXF.MUXF7         |
    | OutPadConv4_U/q0[5]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[5]                                                                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/y_fu_284_reg[4]                                                                                        | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/urem_8ns_3ns_2_12_1_U139/CNN_urem_8ns_3ns_2_12_1_divider_u/n_fu_288[1]_i_3                             | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/n_fu_288[1]_i_2                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_3                                               | CLB.LUT.LUT2           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_2                                               | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[6]_i_1                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_A_B_DATA_INST                                                 | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_PREADD_DATA_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_MULTIPLIER_INST                                               | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_M_DATA_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_ALU_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_OUTPUT_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_289                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_281                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_261   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_231   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_151   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_32    | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_9__0  | CLB.LUT.LUT6           |
    | OutPadConv3_2_U/ram0_reg_bram_0                                                                                                                              | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_31_0_0/SP                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | OutPadConv4_U/q0[0]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[0]                                                                                                                                      | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                                                  | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_31_0_0__2/SP                                                                                                                        | CLB.LUTRAM.RAM32X1D    |
    | OutPadConv4_U/q0[3]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[3]                                                                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/y_fu_284_reg[4]                                                                                        | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/urem_8ns_3ns_2_12_1_U139/CNN_urem_8ns_3ns_2_12_1_divider_u/n_fu_288[1]_i_3                             | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/n_fu_288[1]_i_2                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_3                                               | CLB.LUT.LUT2           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_2                                               | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[6]_i_1                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_A_B_DATA_INST                                                 | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_PREADD_DATA_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_MULTIPLIER_INST                                               | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_M_DATA_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_ALU_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_OUTPUT_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_289                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_281                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_261   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_231   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_88    | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_34__0 | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_9     | CLB.LUT.LUT6           |
    | OutPadConv3_1_U/ram0_reg_bram_0                                                                                                                              | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_127_0_0__4/SP.LOW                                                                                                                   | CLB.LUTRAM.RAM128X1D   |
    | OutPadConv4_U/ram0_reg_0_127_0_0__4/F7.SP                                                                                                                    | CLB.MUXF.MUXF7         |
    | OutPadConv4_U/q0[5]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[5]                                                                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/y_fu_284_reg[4]                                                                                        | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/urem_8ns_3ns_2_12_1_U139/CNN_urem_8ns_3ns_2_12_1_divider_u/n_fu_288[1]_i_3                             | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/n_fu_288[1]_i_2                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_3                                               | CLB.LUT.LUT2           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_2                                               | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[6]_i_1                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_A_B_DATA_INST                                                 | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_PREADD_DATA_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_MULTIPLIER_INST                                               | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_M_DATA_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_ALU_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_OUTPUT_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_289                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_281                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_261   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_231   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_151   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_32    | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_9__0  | CLB.LUT.LUT6           |
    | OutPadConv3_2_U/ram0_reg_bram_0                                                                                                                              | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_31_0_0/SP                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | OutPadConv4_U/q0[0]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[0]                                                                                                                                      | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                                                  | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_31_0_0__2/SP                                                                                                                        | CLB.LUTRAM.RAM32X1D    |
    | OutPadConv4_U/q0[3]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[3]                                                                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/y_fu_284_reg[4]                                                                                        | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/urem_8ns_3ns_2_12_1_U139/CNN_urem_8ns_3ns_2_12_1_divider_u/n_fu_288[1]_i_3                             | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/n_fu_288[1]_i_2                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_3                                               | CLB.LUT.LUT2           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_2                                               | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[6]_i_1                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_A_B_DATA_INST                                                 | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_PREADD_DATA_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_MULTIPLIER_INST                                               | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_M_DATA_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_ALU_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_OUTPUT_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_289                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_281                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_261   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_231   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_88    | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_34__0 | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_9     | CLB.LUT.LUT6           |
    | OutPadConv3_1_U/ram0_reg_bram_0                                                                                                                              | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_127_0_0__4/SP.LOW                                                                                                                   | CLB.LUTRAM.RAM128X1D   |
    | OutPadConv4_U/ram0_reg_0_127_0_0__4/F7.SP                                                                                                                    | CLB.MUXF.MUXF7         |
    | OutPadConv4_U/q0[5]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[5]                                                                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/y_fu_284_reg[4]                                                                                        | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/urem_8ns_3ns_2_12_1_U139/CNN_urem_8ns_3ns_2_12_1_divider_u/n_fu_288[1]_i_3                             | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/n_fu_288[1]_i_2                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_3                                               | CLB.LUT.LUT2           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_2                                               | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[6]_i_1                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_A_B_DATA_INST                                                 | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_PREADD_DATA_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_MULTIPLIER_INST                                               | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_M_DATA_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_ALU_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_OUTPUT_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_289                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_281                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_261   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_231   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_151   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_32    | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_9__0  | CLB.LUT.LUT6           |
    | OutPadConv3_2_U/ram0_reg_bram_0                                                                                                                              | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_31_0_0/SP                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | OutPadConv4_U/q0[0]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[0]                                                                                                                                      | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                                                  | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_31_0_0__2/SP                                                                                                                        | CLB.LUTRAM.RAM32X1D    |
    | OutPadConv4_U/q0[3]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[3]                                                                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/y_fu_284_reg[4]                                                                                        | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/urem_8ns_3ns_2_12_1_U139/CNN_urem_8ns_3ns_2_12_1_divider_u/n_fu_288[1]_i_3                             | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/n_fu_288[1]_i_2                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_3                                               | CLB.LUT.LUT2           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_2                                               | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[6]_i_1                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_A_B_DATA_INST                                                 | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_PREADD_DATA_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_MULTIPLIER_INST                                               | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_M_DATA_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_ALU_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_OUTPUT_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_289                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_281                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_261   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_231   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_88    | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_34__0 | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_9     | CLB.LUT.LUT6           |
    | OutPadConv3_1_U/ram0_reg_bram_0                                                                                                                              | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_127_0_0__4/SP.LOW                                                                                                                   | CLB.LUTRAM.RAM128X1D   |
    | OutPadConv4_U/ram0_reg_0_127_0_0__4/F7.SP                                                                                                                    | CLB.MUXF.MUXF7         |
    | OutPadConv4_U/q0[5]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[5]                                                                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/y_fu_284_reg[4]                                                                                        | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/urem_8ns_3ns_2_12_1_U139/CNN_urem_8ns_3ns_2_12_1_divider_u/n_fu_288[1]_i_3                             | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/n_fu_288[1]_i_2                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_3                                               | CLB.LUT.LUT2           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_2                                               | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[6]_i_1                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_A_B_DATA_INST                                                 | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_PREADD_DATA_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_MULTIPLIER_INST                                               | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_M_DATA_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_ALU_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_OUTPUT_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_289                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_281                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_261   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_231   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_151   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_32    | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_9__0  | CLB.LUT.LUT6           |
    | OutPadConv3_2_U/ram0_reg_bram_0                                                                                                                              | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_31_0_0/SP                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | OutPadConv4_U/q0[0]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[0]                                                                                                                                      | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                                                  | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_31_0_0__2/SP                                                                                                                        | CLB.LUTRAM.RAM32X1D    |
    | OutPadConv4_U/q0[3]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[3]                                                                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/y_fu_284_reg[4]                                                                                        | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/urem_8ns_3ns_2_12_1_U139/CNN_urem_8ns_3ns_2_12_1_divider_u/n_fu_288[1]_i_3                             | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/n_fu_288[1]_i_2                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_3                                               | CLB.LUT.LUT2           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_2                                               | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[6]_i_1                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_A_B_DATA_INST                                                 | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_PREADD_DATA_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_MULTIPLIER_INST                                               | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_M_DATA_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_ALU_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_OUTPUT_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_289                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_281                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_261   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_231   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_88    | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_34__0 | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_9     | CLB.LUT.LUT6           |
    | OutPadConv3_1_U/ram0_reg_bram_0                                                                                                                              | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_127_0_0__4/SP.LOW                                                                                                                   | CLB.LUTRAM.RAM128X1D   |
    | OutPadConv4_U/ram0_reg_0_127_0_0__4/F7.SP                                                                                                                    | CLB.MUXF.MUXF7         |
    | OutPadConv4_U/q0[5]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[5]                                                                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/y_fu_284_reg[4]                                                                                        | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/urem_8ns_3ns_2_12_1_U139/CNN_urem_8ns_3ns_2_12_1_divider_u/n_fu_288[1]_i_3                             | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/n_fu_288[1]_i_2                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_3                                               | CLB.LUT.LUT2           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[7]_i_2                                               | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/flow_control_loop_pipe_sequential_init_U/y_fu_284[6]_i_1                                               | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_A_B_DATA_INST                                                 | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_PREADD_DATA_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_MULTIPLIER_INST                                               | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_M_DATA_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_ALU_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U140/tmp_product/DSP_OUTPUT_INST                                                   | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_289                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/mul_8ns_10ns_17_1_1_U142/ram0_reg_bram_0_i_281                                                         | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_261   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_231   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_151   | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_32    | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997/am_addmul_8ns_8ns_10ns_19_4_1_U182/CNN_am_addmul_8ns_8ns_10ns_19_4_1_DSP48_0_U/ram0_reg_bram_0_i_9__0  | CLB.LUT.LUT6           |
    | OutPadConv3_2_U/ram0_reg_bram_0                                                                                                                              | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/y_fu_286_reg[2]                                                                                      | REGISTER.SDR.FDRE      |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/urem_7ns_3ns_2_11_1_U252/CNN_urem_7ns_3ns_2_11_1_divider_u/n_fu_290[0]_i_3                           | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1                                          | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/tmp_product_i_3__3                                          | CLB.LUT.LUT5           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/flow_control_loop_pipe_sequential_init_U/y_fu_286[4]_i_1                                             | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_A_B_DATA_INST                                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_PREADD_DATA_INST                                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_MULTIPLIER_INST                                              | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_M_DATA_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_ALU_INST                                                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U253/tmp_product/DSP_OUTPUT_INST                                                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_120                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_118                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_87                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_123                                                     | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_37                                                      | CLB.LUT.LUT6           |
    | grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021/mul_7ns_9ns_15_1_1_U254/ram0_reg_0_127_0_0_i_9                                                       | CLB.LUT.LUT5           |
    | OutPadConv4_U/ram0_reg_0_31_0_0/SP                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | OutPadConv4_U/q0[0]_i_1                                                                                                                                      | CLB.LUT.LUT6           |
    | OutPadConv4_U/q0_reg[0]                                                                                                                                      | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------+
| Report Type              | Report Location                                             |
+--------------------------+-------------------------------------------------------------+
| design_analysis          | impl/verilog/report/CNN_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/CNN_failfast_routed.rpt                 |
| power                    | impl/verilog/report/CNN_power_routed.rpt                    |
| status                   | impl/verilog/report/CNN_status_routed.rpt                   |
| timing                   | impl/verilog/report/CNN_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/CNN_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/CNN_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/CNN_utilization_hierarchical_routed.rpt |
+--------------------------+-------------------------------------------------------------+


