
stm32_nand.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df3c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003ca0  0800e0cc  0800e0cc  0001e0cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011d6c  08011d6c  00030124  2**0
                  CONTENTS
  4 .ARM          00000008  08011d6c  08011d6c  00021d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011d74  08011d74  00030124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011d74  08011d74  00021d74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011d78  08011d78  00021d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000124  20000000  08011d7c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030124  2**0
                  CONTENTS
 10 .bss          0000729c  20000128  20000128  00030128  2**3
                  ALLOC
 11 ._user_heap_stack 00001c04  200073c4  200073c4  00030128  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030124  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a6fd  00000000  00000000  00030154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004d22  00000000  00000000  0005a851  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000020f0  00000000  00000000  0005f578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000786f  00000000  00000000  00061668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026516  00000000  00000000  00068ed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e755a  00000000  00000000  0008f3ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00176947  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 00002168  00000000  00000000  00176998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000099e0  00000000  00000000  00178b00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000128 	.word	0x20000128
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e0b4 	.word	0x0800e0b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000012c 	.word	0x2000012c
 80001cc:	0800e0b4 	.word	0x0800e0b4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2uiz>:
 800084c:	004a      	lsls	r2, r1, #1
 800084e:	d211      	bcs.n	8000874 <__aeabi_d2uiz+0x28>
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000854:	d211      	bcs.n	800087a <__aeabi_d2uiz+0x2e>
 8000856:	d50d      	bpl.n	8000874 <__aeabi_d2uiz+0x28>
 8000858:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d40e      	bmi.n	8000880 <__aeabi_d2uiz+0x34>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	fa23 f002 	lsr.w	r0, r3, r2
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800087e:	d102      	bne.n	8000886 <__aeabi_d2uiz+0x3a>
 8000880:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000884:	4770      	bx	lr
 8000886:	f04f 0000 	mov.w	r0, #0
 800088a:	4770      	bx	lr

0800088c <__aeabi_ldivmod>:
 800088c:	b97b      	cbnz	r3, 80008ae <__aeabi_ldivmod+0x22>
 800088e:	b972      	cbnz	r2, 80008ae <__aeabi_ldivmod+0x22>
 8000890:	2900      	cmp	r1, #0
 8000892:	bfbe      	ittt	lt
 8000894:	2000      	movlt	r0, #0
 8000896:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800089a:	e006      	blt.n	80008aa <__aeabi_ldivmod+0x1e>
 800089c:	bf08      	it	eq
 800089e:	2800      	cmpeq	r0, #0
 80008a0:	bf1c      	itt	ne
 80008a2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80008a6:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80008aa:	f000 b9bf 	b.w	8000c2c <__aeabi_idiv0>
 80008ae:	f1ad 0c08 	sub.w	ip, sp, #8
 80008b2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008b6:	2900      	cmp	r1, #0
 80008b8:	db09      	blt.n	80008ce <__aeabi_ldivmod+0x42>
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	db1a      	blt.n	80008f4 <__aeabi_ldivmod+0x68>
 80008be:	f000 f84d 	bl	800095c <__udivmoddi4>
 80008c2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008ca:	b004      	add	sp, #16
 80008cc:	4770      	bx	lr
 80008ce:	4240      	negs	r0, r0
 80008d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	db1b      	blt.n	8000910 <__aeabi_ldivmod+0x84>
 80008d8:	f000 f840 	bl	800095c <__udivmoddi4>
 80008dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008e4:	b004      	add	sp, #16
 80008e6:	4240      	negs	r0, r0
 80008e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008ec:	4252      	negs	r2, r2
 80008ee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008f2:	4770      	bx	lr
 80008f4:	4252      	negs	r2, r2
 80008f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008fa:	f000 f82f 	bl	800095c <__udivmoddi4>
 80008fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000902:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000906:	b004      	add	sp, #16
 8000908:	4240      	negs	r0, r0
 800090a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800090e:	4770      	bx	lr
 8000910:	4252      	negs	r2, r2
 8000912:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000916:	f000 f821 	bl	800095c <__udivmoddi4>
 800091a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800091e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000922:	b004      	add	sp, #16
 8000924:	4252      	negs	r2, r2
 8000926:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800092a:	4770      	bx	lr

0800092c <__aeabi_uldivmod>:
 800092c:	b953      	cbnz	r3, 8000944 <__aeabi_uldivmod+0x18>
 800092e:	b94a      	cbnz	r2, 8000944 <__aeabi_uldivmod+0x18>
 8000930:	2900      	cmp	r1, #0
 8000932:	bf08      	it	eq
 8000934:	2800      	cmpeq	r0, #0
 8000936:	bf1c      	itt	ne
 8000938:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800093c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000940:	f000 b974 	b.w	8000c2c <__aeabi_idiv0>
 8000944:	f1ad 0c08 	sub.w	ip, sp, #8
 8000948:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800094c:	f000 f806 	bl	800095c <__udivmoddi4>
 8000950:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000958:	b004      	add	sp, #16
 800095a:	4770      	bx	lr

0800095c <__udivmoddi4>:
 800095c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000960:	9d08      	ldr	r5, [sp, #32]
 8000962:	4604      	mov	r4, r0
 8000964:	468e      	mov	lr, r1
 8000966:	2b00      	cmp	r3, #0
 8000968:	d14d      	bne.n	8000a06 <__udivmoddi4+0xaa>
 800096a:	428a      	cmp	r2, r1
 800096c:	4694      	mov	ip, r2
 800096e:	d969      	bls.n	8000a44 <__udivmoddi4+0xe8>
 8000970:	fab2 f282 	clz	r2, r2
 8000974:	b152      	cbz	r2, 800098c <__udivmoddi4+0x30>
 8000976:	fa01 f302 	lsl.w	r3, r1, r2
 800097a:	f1c2 0120 	rsb	r1, r2, #32
 800097e:	fa20 f101 	lsr.w	r1, r0, r1
 8000982:	fa0c fc02 	lsl.w	ip, ip, r2
 8000986:	ea41 0e03 	orr.w	lr, r1, r3
 800098a:	4094      	lsls	r4, r2
 800098c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000990:	0c21      	lsrs	r1, r4, #16
 8000992:	fbbe f6f8 	udiv	r6, lr, r8
 8000996:	fa1f f78c 	uxth.w	r7, ip
 800099a:	fb08 e316 	mls	r3, r8, r6, lr
 800099e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80009a2:	fb06 f107 	mul.w	r1, r6, r7
 80009a6:	4299      	cmp	r1, r3
 80009a8:	d90a      	bls.n	80009c0 <__udivmoddi4+0x64>
 80009aa:	eb1c 0303 	adds.w	r3, ip, r3
 80009ae:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80009b2:	f080 811f 	bcs.w	8000bf4 <__udivmoddi4+0x298>
 80009b6:	4299      	cmp	r1, r3
 80009b8:	f240 811c 	bls.w	8000bf4 <__udivmoddi4+0x298>
 80009bc:	3e02      	subs	r6, #2
 80009be:	4463      	add	r3, ip
 80009c0:	1a5b      	subs	r3, r3, r1
 80009c2:	b2a4      	uxth	r4, r4
 80009c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80009c8:	fb08 3310 	mls	r3, r8, r0, r3
 80009cc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80009d0:	fb00 f707 	mul.w	r7, r0, r7
 80009d4:	42a7      	cmp	r7, r4
 80009d6:	d90a      	bls.n	80009ee <__udivmoddi4+0x92>
 80009d8:	eb1c 0404 	adds.w	r4, ip, r4
 80009dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80009e0:	f080 810a 	bcs.w	8000bf8 <__udivmoddi4+0x29c>
 80009e4:	42a7      	cmp	r7, r4
 80009e6:	f240 8107 	bls.w	8000bf8 <__udivmoddi4+0x29c>
 80009ea:	4464      	add	r4, ip
 80009ec:	3802      	subs	r0, #2
 80009ee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009f2:	1be4      	subs	r4, r4, r7
 80009f4:	2600      	movs	r6, #0
 80009f6:	b11d      	cbz	r5, 8000a00 <__udivmoddi4+0xa4>
 80009f8:	40d4      	lsrs	r4, r2
 80009fa:	2300      	movs	r3, #0
 80009fc:	e9c5 4300 	strd	r4, r3, [r5]
 8000a00:	4631      	mov	r1, r6
 8000a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a06:	428b      	cmp	r3, r1
 8000a08:	d909      	bls.n	8000a1e <__udivmoddi4+0xc2>
 8000a0a:	2d00      	cmp	r5, #0
 8000a0c:	f000 80ef 	beq.w	8000bee <__udivmoddi4+0x292>
 8000a10:	2600      	movs	r6, #0
 8000a12:	e9c5 0100 	strd	r0, r1, [r5]
 8000a16:	4630      	mov	r0, r6
 8000a18:	4631      	mov	r1, r6
 8000a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a1e:	fab3 f683 	clz	r6, r3
 8000a22:	2e00      	cmp	r6, #0
 8000a24:	d14a      	bne.n	8000abc <__udivmoddi4+0x160>
 8000a26:	428b      	cmp	r3, r1
 8000a28:	d302      	bcc.n	8000a30 <__udivmoddi4+0xd4>
 8000a2a:	4282      	cmp	r2, r0
 8000a2c:	f200 80f9 	bhi.w	8000c22 <__udivmoddi4+0x2c6>
 8000a30:	1a84      	subs	r4, r0, r2
 8000a32:	eb61 0303 	sbc.w	r3, r1, r3
 8000a36:	2001      	movs	r0, #1
 8000a38:	469e      	mov	lr, r3
 8000a3a:	2d00      	cmp	r5, #0
 8000a3c:	d0e0      	beq.n	8000a00 <__udivmoddi4+0xa4>
 8000a3e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000a42:	e7dd      	b.n	8000a00 <__udivmoddi4+0xa4>
 8000a44:	b902      	cbnz	r2, 8000a48 <__udivmoddi4+0xec>
 8000a46:	deff      	udf	#255	; 0xff
 8000a48:	fab2 f282 	clz	r2, r2
 8000a4c:	2a00      	cmp	r2, #0
 8000a4e:	f040 8092 	bne.w	8000b76 <__udivmoddi4+0x21a>
 8000a52:	eba1 010c 	sub.w	r1, r1, ip
 8000a56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a5a:	fa1f fe8c 	uxth.w	lr, ip
 8000a5e:	2601      	movs	r6, #1
 8000a60:	0c20      	lsrs	r0, r4, #16
 8000a62:	fbb1 f3f7 	udiv	r3, r1, r7
 8000a66:	fb07 1113 	mls	r1, r7, r3, r1
 8000a6a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a6e:	fb0e f003 	mul.w	r0, lr, r3
 8000a72:	4288      	cmp	r0, r1
 8000a74:	d908      	bls.n	8000a88 <__udivmoddi4+0x12c>
 8000a76:	eb1c 0101 	adds.w	r1, ip, r1
 8000a7a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000a7e:	d202      	bcs.n	8000a86 <__udivmoddi4+0x12a>
 8000a80:	4288      	cmp	r0, r1
 8000a82:	f200 80cb 	bhi.w	8000c1c <__udivmoddi4+0x2c0>
 8000a86:	4643      	mov	r3, r8
 8000a88:	1a09      	subs	r1, r1, r0
 8000a8a:	b2a4      	uxth	r4, r4
 8000a8c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a90:	fb07 1110 	mls	r1, r7, r0, r1
 8000a94:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a98:	fb0e fe00 	mul.w	lr, lr, r0
 8000a9c:	45a6      	cmp	lr, r4
 8000a9e:	d908      	bls.n	8000ab2 <__udivmoddi4+0x156>
 8000aa0:	eb1c 0404 	adds.w	r4, ip, r4
 8000aa4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000aa8:	d202      	bcs.n	8000ab0 <__udivmoddi4+0x154>
 8000aaa:	45a6      	cmp	lr, r4
 8000aac:	f200 80bb 	bhi.w	8000c26 <__udivmoddi4+0x2ca>
 8000ab0:	4608      	mov	r0, r1
 8000ab2:	eba4 040e 	sub.w	r4, r4, lr
 8000ab6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000aba:	e79c      	b.n	80009f6 <__udivmoddi4+0x9a>
 8000abc:	f1c6 0720 	rsb	r7, r6, #32
 8000ac0:	40b3      	lsls	r3, r6
 8000ac2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ac6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000aca:	fa20 f407 	lsr.w	r4, r0, r7
 8000ace:	fa01 f306 	lsl.w	r3, r1, r6
 8000ad2:	431c      	orrs	r4, r3
 8000ad4:	40f9      	lsrs	r1, r7
 8000ad6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ada:	fa00 f306 	lsl.w	r3, r0, r6
 8000ade:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ae2:	0c20      	lsrs	r0, r4, #16
 8000ae4:	fa1f fe8c 	uxth.w	lr, ip
 8000ae8:	fb09 1118 	mls	r1, r9, r8, r1
 8000aec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000af0:	fb08 f00e 	mul.w	r0, r8, lr
 8000af4:	4288      	cmp	r0, r1
 8000af6:	fa02 f206 	lsl.w	r2, r2, r6
 8000afa:	d90b      	bls.n	8000b14 <__udivmoddi4+0x1b8>
 8000afc:	eb1c 0101 	adds.w	r1, ip, r1
 8000b00:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000b04:	f080 8088 	bcs.w	8000c18 <__udivmoddi4+0x2bc>
 8000b08:	4288      	cmp	r0, r1
 8000b0a:	f240 8085 	bls.w	8000c18 <__udivmoddi4+0x2bc>
 8000b0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000b12:	4461      	add	r1, ip
 8000b14:	1a09      	subs	r1, r1, r0
 8000b16:	b2a4      	uxth	r4, r4
 8000b18:	fbb1 f0f9 	udiv	r0, r1, r9
 8000b1c:	fb09 1110 	mls	r1, r9, r0, r1
 8000b20:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000b24:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b28:	458e      	cmp	lr, r1
 8000b2a:	d908      	bls.n	8000b3e <__udivmoddi4+0x1e2>
 8000b2c:	eb1c 0101 	adds.w	r1, ip, r1
 8000b30:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000b34:	d26c      	bcs.n	8000c10 <__udivmoddi4+0x2b4>
 8000b36:	458e      	cmp	lr, r1
 8000b38:	d96a      	bls.n	8000c10 <__udivmoddi4+0x2b4>
 8000b3a:	3802      	subs	r0, #2
 8000b3c:	4461      	add	r1, ip
 8000b3e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b42:	fba0 9402 	umull	r9, r4, r0, r2
 8000b46:	eba1 010e 	sub.w	r1, r1, lr
 8000b4a:	42a1      	cmp	r1, r4
 8000b4c:	46c8      	mov	r8, r9
 8000b4e:	46a6      	mov	lr, r4
 8000b50:	d356      	bcc.n	8000c00 <__udivmoddi4+0x2a4>
 8000b52:	d053      	beq.n	8000bfc <__udivmoddi4+0x2a0>
 8000b54:	b15d      	cbz	r5, 8000b6e <__udivmoddi4+0x212>
 8000b56:	ebb3 0208 	subs.w	r2, r3, r8
 8000b5a:	eb61 010e 	sbc.w	r1, r1, lr
 8000b5e:	fa01 f707 	lsl.w	r7, r1, r7
 8000b62:	fa22 f306 	lsr.w	r3, r2, r6
 8000b66:	40f1      	lsrs	r1, r6
 8000b68:	431f      	orrs	r7, r3
 8000b6a:	e9c5 7100 	strd	r7, r1, [r5]
 8000b6e:	2600      	movs	r6, #0
 8000b70:	4631      	mov	r1, r6
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	f1c2 0320 	rsb	r3, r2, #32
 8000b7a:	40d8      	lsrs	r0, r3
 8000b7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b80:	fa21 f303 	lsr.w	r3, r1, r3
 8000b84:	4091      	lsls	r1, r2
 8000b86:	4301      	orrs	r1, r0
 8000b88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b8c:	fa1f fe8c 	uxth.w	lr, ip
 8000b90:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b94:	fb07 3610 	mls	r6, r7, r0, r3
 8000b98:	0c0b      	lsrs	r3, r1, #16
 8000b9a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b9e:	fb00 f60e 	mul.w	r6, r0, lr
 8000ba2:	429e      	cmp	r6, r3
 8000ba4:	fa04 f402 	lsl.w	r4, r4, r2
 8000ba8:	d908      	bls.n	8000bbc <__udivmoddi4+0x260>
 8000baa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bae:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000bb2:	d22f      	bcs.n	8000c14 <__udivmoddi4+0x2b8>
 8000bb4:	429e      	cmp	r6, r3
 8000bb6:	d92d      	bls.n	8000c14 <__udivmoddi4+0x2b8>
 8000bb8:	3802      	subs	r0, #2
 8000bba:	4463      	add	r3, ip
 8000bbc:	1b9b      	subs	r3, r3, r6
 8000bbe:	b289      	uxth	r1, r1
 8000bc0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000bc4:	fb07 3316 	mls	r3, r7, r6, r3
 8000bc8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bcc:	fb06 f30e 	mul.w	r3, r6, lr
 8000bd0:	428b      	cmp	r3, r1
 8000bd2:	d908      	bls.n	8000be6 <__udivmoddi4+0x28a>
 8000bd4:	eb1c 0101 	adds.w	r1, ip, r1
 8000bd8:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000bdc:	d216      	bcs.n	8000c0c <__udivmoddi4+0x2b0>
 8000bde:	428b      	cmp	r3, r1
 8000be0:	d914      	bls.n	8000c0c <__udivmoddi4+0x2b0>
 8000be2:	3e02      	subs	r6, #2
 8000be4:	4461      	add	r1, ip
 8000be6:	1ac9      	subs	r1, r1, r3
 8000be8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000bec:	e738      	b.n	8000a60 <__udivmoddi4+0x104>
 8000bee:	462e      	mov	r6, r5
 8000bf0:	4628      	mov	r0, r5
 8000bf2:	e705      	b.n	8000a00 <__udivmoddi4+0xa4>
 8000bf4:	4606      	mov	r6, r0
 8000bf6:	e6e3      	b.n	80009c0 <__udivmoddi4+0x64>
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	e6f8      	b.n	80009ee <__udivmoddi4+0x92>
 8000bfc:	454b      	cmp	r3, r9
 8000bfe:	d2a9      	bcs.n	8000b54 <__udivmoddi4+0x1f8>
 8000c00:	ebb9 0802 	subs.w	r8, r9, r2
 8000c04:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000c08:	3801      	subs	r0, #1
 8000c0a:	e7a3      	b.n	8000b54 <__udivmoddi4+0x1f8>
 8000c0c:	4646      	mov	r6, r8
 8000c0e:	e7ea      	b.n	8000be6 <__udivmoddi4+0x28a>
 8000c10:	4620      	mov	r0, r4
 8000c12:	e794      	b.n	8000b3e <__udivmoddi4+0x1e2>
 8000c14:	4640      	mov	r0, r8
 8000c16:	e7d1      	b.n	8000bbc <__udivmoddi4+0x260>
 8000c18:	46d0      	mov	r8, sl
 8000c1a:	e77b      	b.n	8000b14 <__udivmoddi4+0x1b8>
 8000c1c:	3b02      	subs	r3, #2
 8000c1e:	4461      	add	r1, ip
 8000c20:	e732      	b.n	8000a88 <__udivmoddi4+0x12c>
 8000c22:	4630      	mov	r0, r6
 8000c24:	e709      	b.n	8000a3a <__udivmoddi4+0xde>
 8000c26:	4464      	add	r4, ip
 8000c28:	3802      	subs	r0, #2
 8000c2a:	e742      	b.n	8000ab2 <__udivmoddi4+0x156>

08000c2c <__aeabi_idiv0>:
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop

08000c30 <tmpPrint>:
	uint8_t tmpBuf[32] = {0};
	uint8_t tmpLen = 0;
	char tmpChar[256];

	void tmpPrint(const char *func, uint8_t *buf, uint8_t len)
	{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	60b9      	str	r1, [r7, #8]
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	71fb      	strb	r3, [r7, #7]
		strcpy(tmpChar, "to_nand:");
 8000c3e:	4b13      	ldr	r3, [pc, #76]	; (8000c8c <tmpPrint+0x5c>)
 8000c40:	4a13      	ldr	r2, [pc, #76]	; (8000c90 <tmpPrint+0x60>)
 8000c42:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c44:	c303      	stmia	r3!, {r0, r1}
 8000c46:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < len; i++) sprintf(tmpChar+strlen(tmpChar), " %02X", *(uint8_t *)(buf + i));
 8000c48:	2300      	movs	r3, #0
 8000c4a:	75fb      	strb	r3, [r7, #23]
 8000c4c:	e010      	b.n	8000c70 <tmpPrint+0x40>
 8000c4e:	480f      	ldr	r0, [pc, #60]	; (8000c8c <tmpPrint+0x5c>)
 8000c50:	f7ff fabe 	bl	80001d0 <strlen>
 8000c54:	4603      	mov	r3, r0
 8000c56:	4a0d      	ldr	r2, [pc, #52]	; (8000c8c <tmpPrint+0x5c>)
 8000c58:	1898      	adds	r0, r3, r2
 8000c5a:	7dfb      	ldrb	r3, [r7, #23]
 8000c5c:	68ba      	ldr	r2, [r7, #8]
 8000c5e:	4413      	add	r3, r2
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	461a      	mov	r2, r3
 8000c64:	490b      	ldr	r1, [pc, #44]	; (8000c94 <tmpPrint+0x64>)
 8000c66:	f00c fca7 	bl	800d5b8 <siprintf>
 8000c6a:	7dfb      	ldrb	r3, [r7, #23]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	75fb      	strb	r3, [r7, #23]
 8000c70:	7dfa      	ldrb	r2, [r7, #23]
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d3ea      	bcc.n	8000c4e <tmpPrint+0x1e>
		Report(0, "\t\t%s\r\n", tmpChar);
 8000c78:	4a04      	ldr	r2, [pc, #16]	; (8000c8c <tmpPrint+0x5c>)
 8000c7a:	4907      	ldr	r1, [pc, #28]	; (8000c98 <tmpPrint+0x68>)
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	f001 fcbf 	bl	8002600 <Report>
	}
 8000c82:	bf00      	nop
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000168 	.word	0x20000168
 8000c90:	0800e0cc 	.word	0x0800e0cc
 8000c94:	0800e0d8 	.word	0x0800e0d8
 8000c98:	0800e0e0 	.word	0x0800e0e0

08000c9c <io_nand_init>:
#endif


//-------------------------------------------------------------------------------------------
void io_nand_init(NAND_HandleTypeDef *hnand)
{
 8000c9c:	b5b0      	push	{r4, r5, r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]

#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    if (HAL_NAND_RegisterCallback(hnand, HAL_NAND_IT_CB_ID, HAL_NAND_ITCallback) == HAL_ERROR) devError |= devNAND;
#endif

    if (NAND_Read_ID(hnand, &nandID) == HAL_OK) {//read ID information from chip
 8000ca4:	491c      	ldr	r1, [pc, #112]	; (8000d18 <io_nand_init+0x7c>)
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f000 f840 	bl	8000d2c <NAND_Read_ID>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d12e      	bne.n	8000d10 <io_nand_init+0x74>

    	nandState = HAL_NAND_GetState(hnand);
 8000cb2:	6878      	ldr	r0, [r7, #4]
 8000cb4:	f005 f92b 	bl	8005f0e <HAL_NAND_GetState>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	461a      	mov	r2, r3
 8000cbc:	4b17      	ldr	r3, [pc, #92]	; (8000d1c <io_nand_init+0x80>)
 8000cbe:	701a      	strb	r2, [r3, #0]

    	memcpy((uint8_t *)&chipConf, (uint8_t *)&hnand->Config, sizeof(s_chipConf));
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8000cc6:	4b16      	ldr	r3, [pc, #88]	; (8000d20 <io_nand_init+0x84>)
 8000cc8:	6810      	ldr	r0, [r2, #0]
 8000cca:	6851      	ldr	r1, [r2, #4]
 8000ccc:	6895      	ldr	r5, [r2, #8]
 8000cce:	68d4      	ldr	r4, [r2, #12]
 8000cd0:	6018      	str	r0, [r3, #0]
 8000cd2:	6059      	str	r1, [r3, #4]
 8000cd4:	609d      	str	r5, [r3, #8]
 8000cd6:	60dc      	str	r4, [r3, #12]
 8000cd8:	6910      	ldr	r0, [r2, #16]
 8000cda:	6951      	ldr	r1, [r2, #20]
 8000cdc:	6118      	str	r0, [r3, #16]
 8000cde:	6159      	str	r1, [r3, #20]
    	chipConf.PlaneSize *= chipConf.BlockNbr;
 8000ce0:	4b0f      	ldr	r3, [pc, #60]	; (8000d20 <io_nand_init+0x84>)
 8000ce2:	695b      	ldr	r3, [r3, #20]
 8000ce4:	4a0e      	ldr	r2, [pc, #56]	; (8000d20 <io_nand_init+0x84>)
 8000ce6:	68d2      	ldr	r2, [r2, #12]
 8000ce8:	fb02 f303 	mul.w	r3, r2, r3
 8000cec:	4a0c      	ldr	r2, [pc, #48]	; (8000d20 <io_nand_init+0x84>)
 8000cee:	6153      	str	r3, [r2, #20]

    	total_pages = chipConf.BlockSize * chipConf.BlockNbr;
 8000cf0:	4b0b      	ldr	r3, [pc, #44]	; (8000d20 <io_nand_init+0x84>)
 8000cf2:	689b      	ldr	r3, [r3, #8]
 8000cf4:	4a0a      	ldr	r2, [pc, #40]	; (8000d20 <io_nand_init+0x84>)
 8000cf6:	68d2      	ldr	r2, [r2, #12]
 8000cf8:	fb02 f303 	mul.w	r3, r2, r3
 8000cfc:	4a09      	ldr	r2, [pc, #36]	; (8000d24 <io_nand_init+0x88>)
 8000cfe:	6013      	str	r3, [r2, #0]
    	total_bytes = total_pages * chipConf.PageSize;//chipConf.PlaneSize;
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <io_nand_init+0x84>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a07      	ldr	r2, [pc, #28]	; (8000d24 <io_nand_init+0x88>)
 8000d06:	6812      	ldr	r2, [r2, #0]
 8000d08:	fb02 f303 	mul.w	r3, r2, r3
 8000d0c:	4a06      	ldr	r2, [pc, #24]	; (8000d28 <io_nand_init+0x8c>)
 8000d0e:	6013      	str	r3, [r2, #0]

    }

}
 8000d10:	bf00      	nop
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bdb0      	pop	{r4, r5, r7, pc}
 8000d18:	200014b0 	.word	0x200014b0
 8000d1c:	20000089 	.word	0x20000089
 8000d20:	200014b8 	.word	0x200014b8
 8000d24:	20001490 	.word	0x20001490
 8000d28:	20001494 	.word	0x20001494

08000d2c <NAND_Read_ID>:
{
	return chipConf.PlaneSize;
}
//-----------------------------------------------------------------------------------------
HAL_StatusTypeDef NAND_Read_ID(NAND_HandleTypeDef *hnand, NAND_IDsTypeDef *pNAND_ID)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b085      	sub	sp, #20
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]

	if (hnand->State == HAL_NAND_STATE_BUSY) {
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	2b02      	cmp	r3, #2
 8000d40:	d101      	bne.n	8000d46 <NAND_Read_ID+0x1a>

		return HAL_BUSY;
 8000d42:	2302      	movs	r3, #2
 8000d44:	e059      	b.n	8000dfa <NAND_Read_ID+0xce>

	} else if (hnand->State == HAL_NAND_STATE_READY) {
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	2b01      	cmp	r3, #1
 8000d50:	d152      	bne.n	8000df8 <NAND_Read_ID+0xcc>

		__HAL_LOCK(hnand);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d101      	bne.n	8000d60 <NAND_Read_ID+0x34>
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	e04c      	b.n	8000dfa <NAND_Read_ID+0xce>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2201      	movs	r2, #1
 8000d64:	f883 2020 	strb.w	r2, [r3, #32]
	    hnand->State = HAL_NAND_STATE_BUSY;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2202      	movs	r2, #2
 8000d6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	    	devAdr = NAND_DEVICE1;
	    } else {
	    	devAdr = NAND_DEVICE2;
	    }
#else
	    devAdr = NAND_DEVICE;//MY_NAND_DEVICE;
 8000d70:	4b25      	ldr	r3, [pc, #148]	; (8000e08 <NAND_Read_ID+0xdc>)
 8000d72:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8000d76:	601a      	str	r2, [r3, #0]
#endif

	    /* Send Read ID command sequence */
	    *(__IO uint8_t *)((uint32_t)(devAdr | CMD_AREA))  = NAND_CMD_READID;
 8000d78:	4b23      	ldr	r3, [pc, #140]	; (8000e08 <NAND_Read_ID+0xdc>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d80:	2290      	movs	r2, #144	; 0x90
 8000d82:	701a      	strb	r2, [r3, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000d84:	f3bf 8f4f 	dsb	sy
}
 8000d88:	bf00      	nop
	    __DSB();
	    *(__IO uint8_t *)((uint32_t)(devAdr | ADDR_AREA)) = 0x00;
 8000d8a:	4b1f      	ldr	r3, [pc, #124]	; (8000e08 <NAND_Read_ID+0xdc>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d92:	2200      	movs	r2, #0
 8000d94:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d96:	f3bf 8f4f 	dsb	sy
}
 8000d9a:	bf00      	nop
	    __DSB();

	    /* Read the electronic signature from NAND flash */
	    if (hnand->Init.MemoryDataWidth == FSMC_NAND_PCC_MEM_BUS_WIDTH_8) {
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	68db      	ldr	r3, [r3, #12]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d123      	bne.n	8000dec <NAND_Read_ID+0xc0>
	    	__IO uint32_t data  = *(__IO uint32_t *)devAdr;
 8000da4:	4b18      	ldr	r3, [pc, #96]	; (8000e08 <NAND_Read_ID+0xdc>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	60fb      	str	r3, [r7, #12]
	    	__IO uint32_t data1 = *((__IO uint32_t *)devAdr + 4);
 8000dac:	4b16      	ldr	r3, [pc, #88]	; (8000e08 <NAND_Read_ID+0xdc>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	3310      	adds	r3, #16
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	60bb      	str	r3, [r7, #8]

	    	pNAND_ID->Maker_Id   = ADDR_1ST_CYCLE(data);
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	b2da      	uxtb	r2, r3
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	701a      	strb	r2, [r3, #0]
	    	pNAND_ID->Device_Id  = ADDR_2ND_CYCLE(data);
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	0a1b      	lsrs	r3, r3, #8
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	705a      	strb	r2, [r3, #1]
	    	pNAND_ID->Third_Id   = ADDR_3RD_CYCLE(data);
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	0c1b      	lsrs	r3, r3, #16
 8000dcc:	b2da      	uxtb	r2, r3
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	709a      	strb	r2, [r3, #2]
	    	pNAND_ID->Fourth_Id  = ADDR_4TH_CYCLE(data);
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	0e1b      	lsrs	r3, r3, #24
 8000dd6:	b2da      	uxtb	r2, r3
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	70da      	strb	r2, [r3, #3]
	    	pNAND_ID->Plane_Id   = ADDR_1ST_CYCLE(data1);
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	b2da      	uxtb	r2, r3
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	711a      	strb	r2, [r3, #4]


	    	hnand->State = HAL_NAND_STATE_READY;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2201      	movs	r2, #1
 8000de8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	    }

	    __HAL_UNLOCK(hnand);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2200      	movs	r2, #0
 8000df0:	f883 2020 	strb.w	r2, [r3, #32]

	} else {
	    return HAL_ERROR;
	}

	return HAL_OK;
 8000df4:	2300      	movs	r3, #0
 8000df6:	e000      	b.n	8000dfa <NAND_Read_ID+0xce>
	    return HAL_ERROR;
 8000df8:	2301      	movs	r3, #1
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3714      	adds	r7, #20
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	20001498 	.word	0x20001498

08000e0c <io_nand_read_8b>:
//-----------------------------------------------------------------------------------------
uint32_t io_nand_read_8b (uint32_t adr, uint8_t *pBuffer, uint32_t size, uint32_t offset)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b090      	sub	sp, #64	; 0x40
 8000e10:	af04      	add	r7, sp, #16
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	607a      	str	r2, [r7, #4]
 8000e18:	603b      	str	r3, [r7, #0]
NAND_AddressTypeDef Address = io_uint32_to_flash_adr(adr);
 8000e1a:	f107 0310 	add.w	r3, r7, #16
 8000e1e:	68f9      	ldr	r1, [r7, #12]
 8000e20:	4618      	mov	r0, r3
 8000e22:	f000 fcfd 	bl	8001820 <io_uint32_to_flash_adr>


    if (nandPort->State == HAL_NAND_STATE_BUSY) return HAL_BUSY;
 8000e26:	4b6c      	ldr	r3, [pc, #432]	; (8000fd8 <io_nand_read_8b+0x1cc>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	2b02      	cmp	r3, #2
 8000e32:	d101      	bne.n	8000e38 <io_nand_read_8b+0x2c>
 8000e34:	2302      	movs	r3, #2
 8000e36:	e1e2      	b.n	80011fe <io_nand_read_8b+0x3f2>

    __HAL_LOCK(nandPort);
 8000e38:	4b67      	ldr	r3, [pc, #412]	; (8000fd8 <io_nand_read_8b+0x1cc>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d101      	bne.n	8000e48 <io_nand_read_8b+0x3c>
 8000e44:	2302      	movs	r3, #2
 8000e46:	e1da      	b.n	80011fe <io_nand_read_8b+0x3f2>
 8000e48:	4b63      	ldr	r3, [pc, #396]	; (8000fd8 <io_nand_read_8b+0x1cc>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	f883 2020 	strb.w	r2, [r3, #32]
    nandPort->State = HAL_NAND_STATE_BUSY;
 8000e52:	4b61      	ldr	r3, [pc, #388]	; (8000fd8 <io_nand_read_8b+0x1cc>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2202      	movs	r2, #2
 8000e58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    uint32_t deviceaddress = devAdr;
 8000e5c:	4b5f      	ldr	r3, [pc, #380]	; (8000fdc <io_nand_read_8b+0x1d0>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t nandaddress = ARRAY_ADDRESS(&Address, nandPort);
 8000e62:	8a3b      	ldrh	r3, [r7, #16]
 8000e64:	4619      	mov	r1, r3
 8000e66:	8abb      	ldrh	r3, [r7, #20]
 8000e68:	461a      	mov	r2, r3
 8000e6a:	8a7b      	ldrh	r3, [r7, #18]
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	4b5a      	ldr	r3, [pc, #360]	; (8000fd8 <io_nand_read_8b+0x1cc>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e74:	fb00 f303 	mul.w	r3, r0, r3
 8000e78:	4413      	add	r3, r2
 8000e7a:	4a57      	ldr	r2, [pc, #348]	; (8000fd8 <io_nand_read_8b+0x1cc>)
 8000e7c:	6812      	ldr	r2, [r2, #0]
 8000e7e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000e80:	fb02 f303 	mul.w	r3, r2, r3
 8000e84:	440b      	add	r3, r1
 8000e86:	623b      	str	r3, [r7, #32]

    if (dbg > logOn)
 8000e88:	4b55      	ldr	r3, [pc, #340]	; (8000fe0 <io_nand_read_8b+0x1d4>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d910      	bls.n	8000eb2 <io_nand_read_8b+0xa6>
        	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu offset:%lu\r\n",
        	    		      __func__, nandaddress, Address.Page, Address.Plane, Address.Block, offset);
 8000e90:	8a3b      	ldrh	r3, [r7, #16]
        	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu offset:%lu\r\n",
 8000e92:	461a      	mov	r2, r3
        	    		      __func__, nandaddress, Address.Page, Address.Plane, Address.Block, offset);
 8000e94:	8a7b      	ldrh	r3, [r7, #18]
        	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu offset:%lu\r\n",
 8000e96:	4619      	mov	r1, r3
        	    		      __func__, nandaddress, Address.Page, Address.Plane, Address.Block, offset);
 8000e98:	8abb      	ldrh	r3, [r7, #20]
        	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu offset:%lu\r\n",
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	9303      	str	r3, [sp, #12]
 8000ea0:	9002      	str	r0, [sp, #8]
 8000ea2:	9101      	str	r1, [sp, #4]
 8000ea4:	9200      	str	r2, [sp, #0]
 8000ea6:	6a3b      	ldr	r3, [r7, #32]
 8000ea8:	4a4e      	ldr	r2, [pc, #312]	; (8000fe4 <io_nand_read_8b+0x1d8>)
 8000eaa:	494f      	ldr	r1, [pc, #316]	; (8000fe8 <io_nand_read_8b+0x1dc>)
 8000eac:	2001      	movs	r0, #1
 8000eae:	f001 fba7 	bl	8002600 <Report>

#ifdef SET_NAND_CMD
    bool tflag = true;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	77fb      	strb	r3, [r7, #31]
    memset(tmpBuf, 0, sizeof(tmpBuf));
 8000eb6:	2220      	movs	r2, #32
 8000eb8:	2100      	movs	r1, #0
 8000eba:	484c      	ldr	r0, [pc, #304]	; (8000fec <io_nand_read_8b+0x1e0>)
 8000ebc:	f00b ff14 	bl	800cce8 <memset>
    tmpLen = 0;
 8000ec0:	4b4b      	ldr	r3, [pc, #300]	; (8000ff0 <io_nand_read_8b+0x1e4>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	701a      	strb	r2, [r3, #0]
#else
    bool tflag = false;
#endif

    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 8000ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ecc:	2200      	movs	r2, #0
 8000ece:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8000ed0:	f3bf 8f4f 	dsb	sy
}
 8000ed4:	bf00      	nop
    __DSB();

    if (tflag) tmpBuf[tmpLen++] = NAND_CMD_AREA_A;
 8000ed6:	7ffb      	ldrb	r3, [r7, #31]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d009      	beq.n	8000ef0 <io_nand_read_8b+0xe4>
 8000edc:	4b44      	ldr	r3, [pc, #272]	; (8000ff0 <io_nand_read_8b+0x1e4>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	1c5a      	adds	r2, r3, #1
 8000ee2:	b2d1      	uxtb	r1, r2
 8000ee4:	4a42      	ldr	r2, [pc, #264]	; (8000ff0 <io_nand_read_8b+0x1e4>)
 8000ee6:	7011      	strb	r1, [r2, #0]
 8000ee8:	461a      	mov	r2, r3
 8000eea:	4b40      	ldr	r3, [pc, #256]	; (8000fec <io_nand_read_8b+0x1e0>)
 8000eec:	2100      	movs	r1, #0
 8000eee:	5499      	strb	r1, [r3, r2]

    // Cards with page size <= 512 bytes
    if ((nandPort->Config.PageSize) <= 512U) {
 8000ef0:	4b39      	ldr	r3, [pc, #228]	; (8000fd8 <io_nand_read_8b+0x1cc>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000efa:	d87b      	bhi.n	8000ff4 <io_nand_read_8b+0x1e8>
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(offset);
 8000efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000efe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f02:	683a      	ldr	r2, [r7, #0]
 8000f04:	b2d2      	uxtb	r2, r2
 8000f06:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f08:	f3bf 8f4f 	dsb	sy
}
 8000f0c:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = COLUMN_1ST_CYCLE(offset);;
 8000f0e:	7ffb      	ldrb	r3, [r7, #31]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d00a      	beq.n	8000f2a <io_nand_read_8b+0x11e>
 8000f14:	4b36      	ldr	r3, [pc, #216]	; (8000ff0 <io_nand_read_8b+0x1e4>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	1c5a      	adds	r2, r3, #1
 8000f1a:	b2d1      	uxtb	r1, r2
 8000f1c:	4a34      	ldr	r2, [pc, #208]	; (8000ff0 <io_nand_read_8b+0x1e4>)
 8000f1e:	7011      	strb	r1, [r2, #0]
 8000f20:	461a      	mov	r2, r3
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	b2d9      	uxtb	r1, r3
 8000f26:	4b31      	ldr	r3, [pc, #196]	; (8000fec <io_nand_read_8b+0x1e0>)
 8000f28:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f30:	6a3a      	ldr	r2, [r7, #32]
 8000f32:	b2d2      	uxtb	r2, r2
 8000f34:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f36:	f3bf 8f4f 	dsb	sy
}
 8000f3a:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_1ST_CYCLE(nandaddress);
 8000f3c:	7ffb      	ldrb	r3, [r7, #31]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d00a      	beq.n	8000f58 <io_nand_read_8b+0x14c>
 8000f42:	4b2b      	ldr	r3, [pc, #172]	; (8000ff0 <io_nand_read_8b+0x1e4>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	1c5a      	adds	r2, r3, #1
 8000f48:	b2d1      	uxtb	r1, r2
 8000f4a:	4a29      	ldr	r2, [pc, #164]	; (8000ff0 <io_nand_read_8b+0x1e4>)
 8000f4c:	7011      	strb	r1, [r2, #0]
 8000f4e:	461a      	mov	r2, r3
 8000f50:	6a3b      	ldr	r3, [r7, #32]
 8000f52:	b2d9      	uxtb	r1, r3
 8000f54:	4b25      	ldr	r3, [pc, #148]	; (8000fec <io_nand_read_8b+0x1e0>)
 8000f56:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8000f58:	6a3b      	ldr	r3, [r7, #32]
 8000f5a:	0a1a      	lsrs	r2, r3, #8
 8000f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f62:	b2d2      	uxtb	r2, r2
 8000f64:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f66:	f3bf 8f4f 	dsb	sy
}
 8000f6a:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_2ND_CYCLE(nandaddress);
 8000f6c:	7ffb      	ldrb	r3, [r7, #31]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d00b      	beq.n	8000f8a <io_nand_read_8b+0x17e>
 8000f72:	6a3b      	ldr	r3, [r7, #32]
 8000f74:	0a19      	lsrs	r1, r3, #8
 8000f76:	4b1e      	ldr	r3, [pc, #120]	; (8000ff0 <io_nand_read_8b+0x1e4>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	1c5a      	adds	r2, r3, #1
 8000f7c:	b2d0      	uxtb	r0, r2
 8000f7e:	4a1c      	ldr	r2, [pc, #112]	; (8000ff0 <io_nand_read_8b+0x1e4>)
 8000f80:	7010      	strb	r0, [r2, #0]
 8000f82:	461a      	mov	r2, r3
 8000f84:	b2c9      	uxtb	r1, r1
 8000f86:	4b19      	ldr	r3, [pc, #100]	; (8000fec <io_nand_read_8b+0x1e0>)
 8000f88:	5499      	strb	r1, [r3, r2]
        if ((nandPort->Config.BlockSize * nandPort->Config.BlockNbr) > 65535U) {
 8000f8a:	4b13      	ldr	r3, [pc, #76]	; (8000fd8 <io_nand_read_8b+0x1cc>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f90:	4a11      	ldr	r2, [pc, #68]	; (8000fd8 <io_nand_read_8b+0x1cc>)
 8000f92:	6812      	ldr	r2, [r2, #0]
 8000f94:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000f96:	fb02 f303 	mul.w	r3, r2, r3
 8000f9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f9e:	f0c0 80ad 	bcc.w	80010fc <io_nand_read_8b+0x2f0>
			*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8000fa2:	6a3b      	ldr	r3, [r7, #32]
 8000fa4:	0c1a      	lsrs	r2, r3, #16
 8000fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fac:	b2d2      	uxtb	r2, r2
 8000fae:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8000fb0:	f3bf 8f4f 	dsb	sy
}
 8000fb4:	bf00      	nop
			__DSB();
			if (tflag) tmpBuf[tmpLen++] = ADDR_3RD_CYCLE(nandaddress);
 8000fb6:	7ffb      	ldrb	r3, [r7, #31]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	f000 809f 	beq.w	80010fc <io_nand_read_8b+0x2f0>
 8000fbe:	6a3b      	ldr	r3, [r7, #32]
 8000fc0:	0c19      	lsrs	r1, r3, #16
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <io_nand_read_8b+0x1e4>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	1c5a      	adds	r2, r3, #1
 8000fc8:	b2d0      	uxtb	r0, r2
 8000fca:	4a09      	ldr	r2, [pc, #36]	; (8000ff0 <io_nand_read_8b+0x1e4>)
 8000fcc:	7010      	strb	r0, [r2, #0]
 8000fce:	461a      	mov	r2, r3
 8000fd0:	b2c9      	uxtb	r1, r1
 8000fd2:	4b06      	ldr	r3, [pc, #24]	; (8000fec <io_nand_read_8b+0x1e0>)
 8000fd4:	5499      	strb	r1, [r3, r2]
 8000fd6:	e091      	b.n	80010fc <io_nand_read_8b+0x2f0>
 8000fd8:	2000007c 	.word	0x2000007c
 8000fdc:	20001498 	.word	0x20001498
 8000fe0:	2000006a 	.word	0x2000006a
 8000fe4:	08011b24 	.word	0x08011b24
 8000fe8:	0800e0e8 	.word	0x0800e0e8
 8000fec:	20000144 	.word	0x20000144
 8000ff0:	20000164 	.word	0x20000164
        }
    } else {// (hnand->Config.PageSize) > 512
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(offset);
 8000ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ffa:	683a      	ldr	r2, [r7, #0]
 8000ffc:	b2d2      	uxtb	r2, r2
 8000ffe:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001000:	f3bf 8f4f 	dsb	sy
}
 8001004:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = COLUMN_1ST_CYCLE(offset);
 8001006:	7ffb      	ldrb	r3, [r7, #31]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d00a      	beq.n	8001022 <io_nand_read_8b+0x216>
 800100c:	4b7e      	ldr	r3, [pc, #504]	; (8001208 <io_nand_read_8b+0x3fc>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	1c5a      	adds	r2, r3, #1
 8001012:	b2d1      	uxtb	r1, r2
 8001014:	4a7c      	ldr	r2, [pc, #496]	; (8001208 <io_nand_read_8b+0x3fc>)
 8001016:	7011      	strb	r1, [r2, #0]
 8001018:	461a      	mov	r2, r3
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	b2d9      	uxtb	r1, r3
 800101e:	4b7b      	ldr	r3, [pc, #492]	; (800120c <io_nand_read_8b+0x400>)
 8001020:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(offset);
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	0a1a      	lsrs	r2, r3, #8
 8001026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001028:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800102c:	b2d2      	uxtb	r2, r2
 800102e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001030:	f3bf 8f4f 	dsb	sy
}
 8001034:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = COLUMN_2ND_CYCLE(offset);
 8001036:	7ffb      	ldrb	r3, [r7, #31]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d00b      	beq.n	8001054 <io_nand_read_8b+0x248>
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	0a19      	lsrs	r1, r3, #8
 8001040:	4b71      	ldr	r3, [pc, #452]	; (8001208 <io_nand_read_8b+0x3fc>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	1c5a      	adds	r2, r3, #1
 8001046:	b2d0      	uxtb	r0, r2
 8001048:	4a6f      	ldr	r2, [pc, #444]	; (8001208 <io_nand_read_8b+0x3fc>)
 800104a:	7010      	strb	r0, [r2, #0]
 800104c:	461a      	mov	r2, r3
 800104e:	b2c9      	uxtb	r1, r1
 8001050:	4b6e      	ldr	r3, [pc, #440]	; (800120c <io_nand_read_8b+0x400>)
 8001052:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001056:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800105a:	6a3a      	ldr	r2, [r7, #32]
 800105c:	b2d2      	uxtb	r2, r2
 800105e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001060:	f3bf 8f4f 	dsb	sy
}
 8001064:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_1ST_CYCLE(nandaddress);
 8001066:	7ffb      	ldrb	r3, [r7, #31]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d00a      	beq.n	8001082 <io_nand_read_8b+0x276>
 800106c:	4b66      	ldr	r3, [pc, #408]	; (8001208 <io_nand_read_8b+0x3fc>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	1c5a      	adds	r2, r3, #1
 8001072:	b2d1      	uxtb	r1, r2
 8001074:	4a64      	ldr	r2, [pc, #400]	; (8001208 <io_nand_read_8b+0x3fc>)
 8001076:	7011      	strb	r1, [r2, #0]
 8001078:	461a      	mov	r2, r3
 800107a:	6a3b      	ldr	r3, [r7, #32]
 800107c:	b2d9      	uxtb	r1, r3
 800107e:	4b63      	ldr	r3, [pc, #396]	; (800120c <io_nand_read_8b+0x400>)
 8001080:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001082:	6a3b      	ldr	r3, [r7, #32]
 8001084:	0a1a      	lsrs	r2, r3, #8
 8001086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001088:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800108c:	b2d2      	uxtb	r2, r2
 800108e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001090:	f3bf 8f4f 	dsb	sy
}
 8001094:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_2ND_CYCLE(nandaddress);
 8001096:	7ffb      	ldrb	r3, [r7, #31]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d00b      	beq.n	80010b4 <io_nand_read_8b+0x2a8>
 800109c:	6a3b      	ldr	r3, [r7, #32]
 800109e:	0a19      	lsrs	r1, r3, #8
 80010a0:	4b59      	ldr	r3, [pc, #356]	; (8001208 <io_nand_read_8b+0x3fc>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	1c5a      	adds	r2, r3, #1
 80010a6:	b2d0      	uxtb	r0, r2
 80010a8:	4a57      	ldr	r2, [pc, #348]	; (8001208 <io_nand_read_8b+0x3fc>)
 80010aa:	7010      	strb	r0, [r2, #0]
 80010ac:	461a      	mov	r2, r3
 80010ae:	b2c9      	uxtb	r1, r1
 80010b0:	4b56      	ldr	r3, [pc, #344]	; (800120c <io_nand_read_8b+0x400>)
 80010b2:	5499      	strb	r1, [r3, r2]
    	if ((nandPort->Config.BlockSize * nandPort->Config.BlockNbr) > 65535U) {
 80010b4:	4b56      	ldr	r3, [pc, #344]	; (8001210 <io_nand_read_8b+0x404>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ba:	4a55      	ldr	r2, [pc, #340]	; (8001210 <io_nand_read_8b+0x404>)
 80010bc:	6812      	ldr	r2, [r2, #0]
 80010be:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80010c0:	fb02 f303 	mul.w	r3, r2, r3
 80010c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010c8:	d318      	bcc.n	80010fc <io_nand_read_8b+0x2f0>
    		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 80010ca:	6a3b      	ldr	r3, [r7, #32]
 80010cc:	0c1a      	lsrs	r2, r3, #16
 80010ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010d4:	b2d2      	uxtb	r2, r2
 80010d6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80010d8:	f3bf 8f4f 	dsb	sy
}
 80010dc:	bf00      	nop
    		__DSB();
    		if (tflag) tmpBuf[tmpLen++] = ADDR_3RD_CYCLE(nandaddress);
 80010de:	7ffb      	ldrb	r3, [r7, #31]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d00b      	beq.n	80010fc <io_nand_read_8b+0x2f0>
 80010e4:	6a3b      	ldr	r3, [r7, #32]
 80010e6:	0c19      	lsrs	r1, r3, #16
 80010e8:	4b47      	ldr	r3, [pc, #284]	; (8001208 <io_nand_read_8b+0x3fc>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	1c5a      	adds	r2, r3, #1
 80010ee:	b2d0      	uxtb	r0, r2
 80010f0:	4a45      	ldr	r2, [pc, #276]	; (8001208 <io_nand_read_8b+0x3fc>)
 80010f2:	7010      	strb	r0, [r2, #0]
 80010f4:	461a      	mov	r2, r3
 80010f6:	b2c9      	uxtb	r1, r1
 80010f8:	4b44      	ldr	r3, [pc, #272]	; (800120c <io_nand_read_8b+0x400>)
 80010fa:	5499      	strb	r1, [r3, r2]
    	}
    }

    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA))  = NAND_CMD_AREA_TRUE1;
 80010fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001102:	2230      	movs	r2, #48	; 0x30
 8001104:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001106:	f3bf 8f4f 	dsb	sy
}
 800110a:	bf00      	nop
    __DSB();
    if (tflag) tmpBuf[tmpLen++] = NAND_CMD_AREA_TRUE1;
 800110c:	7ffb      	ldrb	r3, [r7, #31]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d009      	beq.n	8001126 <io_nand_read_8b+0x31a>
 8001112:	4b3d      	ldr	r3, [pc, #244]	; (8001208 <io_nand_read_8b+0x3fc>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	1c5a      	adds	r2, r3, #1
 8001118:	b2d1      	uxtb	r1, r2
 800111a:	4a3b      	ldr	r2, [pc, #236]	; (8001208 <io_nand_read_8b+0x3fc>)
 800111c:	7011      	strb	r1, [r2, #0]
 800111e:	461a      	mov	r2, r3
 8001120:	4b3a      	ldr	r3, [pc, #232]	; (800120c <io_nand_read_8b+0x400>)
 8001122:	2130      	movs	r1, #48	; 0x30
 8001124:	5499      	strb	r1, [r3, r2]


    uint32_t tickstart = 0U;
 8001126:	2300      	movs	r3, #0
 8001128:	61bb      	str	r3, [r7, #24]
    // Check if an extra command is needed for reading pages
    if (nandPort->Config.ExtraCommandEnable == ENABLE) {
 800112a:	4b39      	ldr	r3, [pc, #228]	; (8001210 <io_nand_read_8b+0x404>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001132:	2b01      	cmp	r3, #1
 8001134:	d134      	bne.n	80011a0 <io_nand_read_8b+0x394>
        tickstart = HAL_GetTick();
 8001136:	f003 fee5 	bl	8004f04 <HAL_GetTick>
 800113a:	61b8      	str	r0, [r7, #24]
        while (HAL_NAND_Read_Status(nandPort) != NAND_READY) {
 800113c:	e013      	b.n	8001166 <io_nand_read_8b+0x35a>
            if((HAL_GetTick() - tickstart ) > NAND_WRITE_TIMEOUT) {
 800113e:	f003 fee1 	bl	8004f04 <HAL_GetTick>
 8001142:	4602      	mov	r2, r0
 8001144:	69bb      	ldr	r3, [r7, #24]
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800114c:	d90b      	bls.n	8001166 <io_nand_read_8b+0x35a>
            	nandPort->State = HAL_NAND_STATE_ERROR;// Update the NAND controller state
 800114e:	4b30      	ldr	r3, [pc, #192]	; (8001210 <io_nand_read_8b+0x404>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2203      	movs	r2, #3
 8001154:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            	__HAL_UNLOCK(nandPort);
 8001158:	4b2d      	ldr	r3, [pc, #180]	; (8001210 <io_nand_read_8b+0x404>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2200      	movs	r2, #0
 800115e:	f883 2020 	strb.w	r2, [r3, #32]
            	return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e04b      	b.n	80011fe <io_nand_read_8b+0x3f2>
        while (HAL_NAND_Read_Status(nandPort) != NAND_READY) {
 8001166:	4b2a      	ldr	r3, [pc, #168]	; (8001210 <io_nand_read_8b+0x404>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4618      	mov	r0, r3
 800116c:	f004 fedd 	bl	8005f2a <HAL_NAND_Read_Status>
 8001170:	4603      	mov	r3, r0
 8001172:	2b40      	cmp	r3, #64	; 0x40
 8001174:	d1e3      	bne.n	800113e <io_nand_read_8b+0x332>
            }
        }

        // Go back to read mode
        *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 8001176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001178:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800117c:	2200      	movs	r2, #0
 800117e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001180:	f3bf 8f4f 	dsb	sy
}
 8001184:	bf00      	nop
        __DSB();
        if (tflag) tmpBuf[tmpLen++] = NAND_CMD_AREA_A;
 8001186:	7ffb      	ldrb	r3, [r7, #31]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d009      	beq.n	80011a0 <io_nand_read_8b+0x394>
 800118c:	4b1e      	ldr	r3, [pc, #120]	; (8001208 <io_nand_read_8b+0x3fc>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	1c5a      	adds	r2, r3, #1
 8001192:	b2d1      	uxtb	r1, r2
 8001194:	4a1c      	ldr	r2, [pc, #112]	; (8001208 <io_nand_read_8b+0x3fc>)
 8001196:	7011      	strb	r1, [r2, #0]
 8001198:	461a      	mov	r2, r3
 800119a:	4b1c      	ldr	r3, [pc, #112]	; (800120c <io_nand_read_8b+0x400>)
 800119c:	2100      	movs	r1, #0
 800119e:	5499      	strb	r1, [r3, r2]
    }

    // Get Data into Buffer
    uint8_t *buff = pBuffer;
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (uint32_t index = 0; index < size; index++) *buff++ = *(uint8_t *)deviceaddress;
 80011a4:	2300      	movs	r3, #0
 80011a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80011a8:	e008      	b.n	80011bc <io_nand_read_8b+0x3b0>
 80011aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011ae:	1c59      	adds	r1, r3, #1
 80011b0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80011b2:	7812      	ldrb	r2, [r2, #0]
 80011b4:	701a      	strb	r2, [r3, #0]
 80011b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011b8:	3301      	adds	r3, #1
 80011ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80011bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d3f2      	bcc.n	80011aa <io_nand_read_8b+0x39e>

    nandPort->State = HAL_NAND_STATE_READY;
 80011c4:	4b12      	ldr	r3, [pc, #72]	; (8001210 <io_nand_read_8b+0x404>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2201      	movs	r2, #1
 80011ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    __HAL_UNLOCK(nandPort);
 80011ce:	4b10      	ldr	r3, [pc, #64]	; (8001210 <io_nand_read_8b+0x404>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2200      	movs	r2, #0
 80011d4:	f883 2020 	strb.w	r2, [r3, #32]

    if (tflag & (dbg > logOn)) tmpPrint(__func__, tmpBuf, tmpLen);
 80011d8:	7ffb      	ldrb	r3, [r7, #31]
 80011da:	4a0e      	ldr	r2, [pc, #56]	; (8001214 <io_nand_read_8b+0x408>)
 80011dc:	7812      	ldrb	r2, [r2, #0]
 80011de:	2a01      	cmp	r2, #1
 80011e0:	bf8c      	ite	hi
 80011e2:	2201      	movhi	r2, #1
 80011e4:	2200      	movls	r2, #0
 80011e6:	b2d2      	uxtb	r2, r2
 80011e8:	4013      	ands	r3, r2
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d006      	beq.n	80011fc <io_nand_read_8b+0x3f0>
 80011ee:	4b06      	ldr	r3, [pc, #24]	; (8001208 <io_nand_read_8b+0x3fc>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	461a      	mov	r2, r3
 80011f4:	4905      	ldr	r1, [pc, #20]	; (800120c <io_nand_read_8b+0x400>)
 80011f6:	4808      	ldr	r0, [pc, #32]	; (8001218 <io_nand_read_8b+0x40c>)
 80011f8:	f7ff fd1a 	bl	8000c30 <tmpPrint>

    return HAL_OK;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3730      	adds	r7, #48	; 0x30
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000164 	.word	0x20000164
 800120c:	20000144 	.word	0x20000144
 8001210:	2000007c 	.word	0x2000007c
 8001214:	2000006a 	.word	0x2000006a
 8001218:	08011b24 	.word	0x08011b24

0800121c <io_nand_write_8b>:
//-----------------------------------------------------------------------------
uint32_t io_nand_write_8b(uint32_t adr, uint8_t *pBuffer, uint32_t size, uint32_t offset)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b090      	sub	sp, #64	; 0x40
 8001220:	af04      	add	r7, sp, #16
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
 8001228:	603b      	str	r3, [r7, #0]
NAND_AddressTypeDef Address = io_uint32_to_flash_adr(adr);
 800122a:	f107 0310 	add.w	r3, r7, #16
 800122e:	68f9      	ldr	r1, [r7, #12]
 8001230:	4618      	mov	r0, r3
 8001232:	f000 faf5 	bl	8001820 <io_uint32_to_flash_adr>


    if (nandPort->State == HAL_NAND_STATE_BUSY) return HAL_BUSY;
 8001236:	4b77      	ldr	r3, [pc, #476]	; (8001414 <io_nand_write_8b+0x1f8>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800123e:	b2db      	uxtb	r3, r3
 8001240:	2b02      	cmp	r3, #2
 8001242:	d101      	bne.n	8001248 <io_nand_write_8b+0x2c>
 8001244:	2302      	movs	r3, #2
 8001246:	e1de      	b.n	8001606 <io_nand_write_8b+0x3ea>

    __HAL_LOCK(nandPort);
 8001248:	4b72      	ldr	r3, [pc, #456]	; (8001414 <io_nand_write_8b+0x1f8>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d101      	bne.n	8001258 <io_nand_write_8b+0x3c>
 8001254:	2302      	movs	r3, #2
 8001256:	e1d6      	b.n	8001606 <io_nand_write_8b+0x3ea>
 8001258:	4b6e      	ldr	r3, [pc, #440]	; (8001414 <io_nand_write_8b+0x1f8>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2201      	movs	r2, #1
 800125e:	f883 2020 	strb.w	r2, [r3, #32]
    nandPort->State = HAL_NAND_STATE_BUSY;
 8001262:	4b6c      	ldr	r3, [pc, #432]	; (8001414 <io_nand_write_8b+0x1f8>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2202      	movs	r2, #2
 8001268:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    uint32_t deviceaddress = devAdr;
 800126c:	4b6a      	ldr	r3, [pc, #424]	; (8001418 <io_nand_write_8b+0x1fc>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t nandaddress = ARRAY_ADDRESS(&Address, nandPort);
 8001272:	8a3b      	ldrh	r3, [r7, #16]
 8001274:	4619      	mov	r1, r3
 8001276:	8abb      	ldrh	r3, [r7, #20]
 8001278:	461a      	mov	r2, r3
 800127a:	8a7b      	ldrh	r3, [r7, #18]
 800127c:	4618      	mov	r0, r3
 800127e:	4b65      	ldr	r3, [pc, #404]	; (8001414 <io_nand_write_8b+0x1f8>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001284:	fb00 f303 	mul.w	r3, r0, r3
 8001288:	4413      	add	r3, r2
 800128a:	4a62      	ldr	r2, [pc, #392]	; (8001414 <io_nand_write_8b+0x1f8>)
 800128c:	6812      	ldr	r2, [r2, #0]
 800128e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001290:	fb02 f303 	mul.w	r3, r2, r3
 8001294:	440b      	add	r3, r1
 8001296:	623b      	str	r3, [r7, #32]

    if (dbg > logOn)
 8001298:	4b60      	ldr	r3, [pc, #384]	; (800141c <io_nand_write_8b+0x200>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b01      	cmp	r3, #1
 800129e:	d910      	bls.n	80012c2 <io_nand_write_8b+0xa6>
        	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu offset:%lu\r\n",
        	    	          __func__, nandaddress, Address.Page, Address.Plane, Address.Block, offset);
 80012a0:	8a3b      	ldrh	r3, [r7, #16]
        	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu offset:%lu\r\n",
 80012a2:	461a      	mov	r2, r3
        	    	          __func__, nandaddress, Address.Page, Address.Plane, Address.Block, offset);
 80012a4:	8a7b      	ldrh	r3, [r7, #18]
        	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu offset:%lu\r\n",
 80012a6:	4619      	mov	r1, r3
        	    	          __func__, nandaddress, Address.Page, Address.Plane, Address.Block, offset);
 80012a8:	8abb      	ldrh	r3, [r7, #20]
        	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu offset:%lu\r\n",
 80012aa:	4618      	mov	r0, r3
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	9303      	str	r3, [sp, #12]
 80012b0:	9002      	str	r0, [sp, #8]
 80012b2:	9101      	str	r1, [sp, #4]
 80012b4:	9200      	str	r2, [sp, #0]
 80012b6:	6a3b      	ldr	r3, [r7, #32]
 80012b8:	4a59      	ldr	r2, [pc, #356]	; (8001420 <io_nand_write_8b+0x204>)
 80012ba:	495a      	ldr	r1, [pc, #360]	; (8001424 <io_nand_write_8b+0x208>)
 80012bc:	2001      	movs	r0, #1
 80012be:	f001 f99f 	bl	8002600 <Report>

#ifdef SET_NAND_CMD
    bool tflag = true;
 80012c2:	2301      	movs	r3, #1
 80012c4:	77fb      	strb	r3, [r7, #31]
    memset(tmpBuf, 0, sizeof(tmpBuf));
 80012c6:	2220      	movs	r2, #32
 80012c8:	2100      	movs	r1, #0
 80012ca:	4857      	ldr	r0, [pc, #348]	; (8001428 <io_nand_write_8b+0x20c>)
 80012cc:	f00b fd0c 	bl	800cce8 <memset>
    tmpLen = 0;
 80012d0:	4b56      	ldr	r3, [pc, #344]	; (800142c <io_nand_write_8b+0x210>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	701a      	strb	r2, [r3, #0]
#else
    bool tflag = false;
#endif

    /* Send write page command sequence */
    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 80012d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80012e0:	f3bf 8f4f 	dsb	sy
}
 80012e4:	bf00      	nop
    __DSB();
    if (tflag) tmpBuf[tmpLen++] = NAND_CMD_AREA_A;
 80012e6:	7ffb      	ldrb	r3, [r7, #31]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d009      	beq.n	8001300 <io_nand_write_8b+0xe4>
 80012ec:	4b4f      	ldr	r3, [pc, #316]	; (800142c <io_nand_write_8b+0x210>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	1c5a      	adds	r2, r3, #1
 80012f2:	b2d1      	uxtb	r1, r2
 80012f4:	4a4d      	ldr	r2, [pc, #308]	; (800142c <io_nand_write_8b+0x210>)
 80012f6:	7011      	strb	r1, [r2, #0]
 80012f8:	461a      	mov	r2, r3
 80012fa:	4b4b      	ldr	r3, [pc, #300]	; (8001428 <io_nand_write_8b+0x20c>)
 80012fc:	2100      	movs	r1, #0
 80012fe:	5499      	strb	r1, [r3, r2]
    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE0;
 8001300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001302:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001306:	2280      	movs	r2, #128	; 0x80
 8001308:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800130a:	f3bf 8f4f 	dsb	sy
}
 800130e:	bf00      	nop
    __DSB();
    if (tflag) tmpBuf[tmpLen++] = NAND_CMD_WRITE0;
 8001310:	7ffb      	ldrb	r3, [r7, #31]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d009      	beq.n	800132a <io_nand_write_8b+0x10e>
 8001316:	4b45      	ldr	r3, [pc, #276]	; (800142c <io_nand_write_8b+0x210>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	1c5a      	adds	r2, r3, #1
 800131c:	b2d1      	uxtb	r1, r2
 800131e:	4a43      	ldr	r2, [pc, #268]	; (800142c <io_nand_write_8b+0x210>)
 8001320:	7011      	strb	r1, [r2, #0]
 8001322:	461a      	mov	r2, r3
 8001324:	4b40      	ldr	r3, [pc, #256]	; (8001428 <io_nand_write_8b+0x20c>)
 8001326:	2180      	movs	r1, #128	; 0x80
 8001328:	5499      	strb	r1, [r3, r2]

    /* Cards with page size <= 512 bytes */
    if (nandPort->Config.PageSize <= 512U) {
 800132a:	4b3a      	ldr	r3, [pc, #232]	; (8001414 <io_nand_write_8b+0x1f8>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001330:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001334:	d87c      	bhi.n	8001430 <io_nand_write_8b+0x214>
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(offset);
 8001336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001338:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800133c:	683a      	ldr	r2, [r7, #0]
 800133e:	b2d2      	uxtb	r2, r2
 8001340:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001342:	f3bf 8f4f 	dsb	sy
}
 8001346:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = COLUMN_1ST_CYCLE(offset);
 8001348:	7ffb      	ldrb	r3, [r7, #31]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d00a      	beq.n	8001364 <io_nand_write_8b+0x148>
 800134e:	4b37      	ldr	r3, [pc, #220]	; (800142c <io_nand_write_8b+0x210>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	1c5a      	adds	r2, r3, #1
 8001354:	b2d1      	uxtb	r1, r2
 8001356:	4a35      	ldr	r2, [pc, #212]	; (800142c <io_nand_write_8b+0x210>)
 8001358:	7011      	strb	r1, [r2, #0]
 800135a:	461a      	mov	r2, r3
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	b2d9      	uxtb	r1, r3
 8001360:	4b31      	ldr	r3, [pc, #196]	; (8001428 <io_nand_write_8b+0x20c>)
 8001362:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001366:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800136a:	6a3a      	ldr	r2, [r7, #32]
 800136c:	b2d2      	uxtb	r2, r2
 800136e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001370:	f3bf 8f4f 	dsb	sy
}
 8001374:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_1ST_CYCLE(nandaddress);
 8001376:	7ffb      	ldrb	r3, [r7, #31]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d00a      	beq.n	8001392 <io_nand_write_8b+0x176>
 800137c:	4b2b      	ldr	r3, [pc, #172]	; (800142c <io_nand_write_8b+0x210>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	1c5a      	adds	r2, r3, #1
 8001382:	b2d1      	uxtb	r1, r2
 8001384:	4a29      	ldr	r2, [pc, #164]	; (800142c <io_nand_write_8b+0x210>)
 8001386:	7011      	strb	r1, [r2, #0]
 8001388:	461a      	mov	r2, r3
 800138a:	6a3b      	ldr	r3, [r7, #32]
 800138c:	b2d9      	uxtb	r1, r3
 800138e:	4b26      	ldr	r3, [pc, #152]	; (8001428 <io_nand_write_8b+0x20c>)
 8001390:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001392:	6a3b      	ldr	r3, [r7, #32]
 8001394:	0a1a      	lsrs	r2, r3, #8
 8001396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001398:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800139c:	b2d2      	uxtb	r2, r2
 800139e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80013a0:	f3bf 8f4f 	dsb	sy
}
 80013a4:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_2ND_CYCLE(nandaddress);
 80013a6:	7ffb      	ldrb	r3, [r7, #31]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d00b      	beq.n	80013c4 <io_nand_write_8b+0x1a8>
 80013ac:	6a3b      	ldr	r3, [r7, #32]
 80013ae:	0a19      	lsrs	r1, r3, #8
 80013b0:	4b1e      	ldr	r3, [pc, #120]	; (800142c <io_nand_write_8b+0x210>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	1c5a      	adds	r2, r3, #1
 80013b6:	b2d0      	uxtb	r0, r2
 80013b8:	4a1c      	ldr	r2, [pc, #112]	; (800142c <io_nand_write_8b+0x210>)
 80013ba:	7010      	strb	r0, [r2, #0]
 80013bc:	461a      	mov	r2, r3
 80013be:	b2c9      	uxtb	r1, r1
 80013c0:	4b19      	ldr	r3, [pc, #100]	; (8001428 <io_nand_write_8b+0x20c>)
 80013c2:	5499      	strb	r1, [r3, r2]
    	if ((nandPort->Config.BlockSize * nandPort->Config.BlockNbr) > 65535U) {
 80013c4:	4b13      	ldr	r3, [pc, #76]	; (8001414 <io_nand_write_8b+0x1f8>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ca:	4a12      	ldr	r2, [pc, #72]	; (8001414 <io_nand_write_8b+0x1f8>)
 80013cc:	6812      	ldr	r2, [r2, #0]
 80013ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80013d0:	fb02 f303 	mul.w	r3, r2, r3
 80013d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013d8:	f0c0 80ae 	bcc.w	8001538 <io_nand_write_8b+0x31c>
    		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 80013dc:	6a3b      	ldr	r3, [r7, #32]
 80013de:	0c1a      	lsrs	r2, r3, #16
 80013e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013e6:	b2d2      	uxtb	r2, r2
 80013e8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80013ea:	f3bf 8f4f 	dsb	sy
}
 80013ee:	bf00      	nop
    		__DSB();
    		if (tflag) tmpBuf[tmpLen++] = ADDR_3RD_CYCLE(nandaddress);
 80013f0:	7ffb      	ldrb	r3, [r7, #31]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f000 80a0 	beq.w	8001538 <io_nand_write_8b+0x31c>
 80013f8:	6a3b      	ldr	r3, [r7, #32]
 80013fa:	0c19      	lsrs	r1, r3, #16
 80013fc:	4b0b      	ldr	r3, [pc, #44]	; (800142c <io_nand_write_8b+0x210>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	1c5a      	adds	r2, r3, #1
 8001402:	b2d0      	uxtb	r0, r2
 8001404:	4a09      	ldr	r2, [pc, #36]	; (800142c <io_nand_write_8b+0x210>)
 8001406:	7010      	strb	r0, [r2, #0]
 8001408:	461a      	mov	r2, r3
 800140a:	b2c9      	uxtb	r1, r1
 800140c:	4b06      	ldr	r3, [pc, #24]	; (8001428 <io_nand_write_8b+0x20c>)
 800140e:	5499      	strb	r1, [r3, r2]
 8001410:	e092      	b.n	8001538 <io_nand_write_8b+0x31c>
 8001412:	bf00      	nop
 8001414:	2000007c 	.word	0x2000007c
 8001418:	20001498 	.word	0x20001498
 800141c:	2000006a 	.word	0x2000006a
 8001420:	08011b34 	.word	0x08011b34
 8001424:	0800e0e8 	.word	0x0800e0e8
 8001428:	20000144 	.word	0x20000144
 800142c:	20000164 	.word	0x20000164
        }
    } else {/* (hnand->Config.PageSize) > 512 */
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(offset);
 8001430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001432:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001436:	683a      	ldr	r2, [r7, #0]
 8001438:	b2d2      	uxtb	r2, r2
 800143a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800143c:	f3bf 8f4f 	dsb	sy
}
 8001440:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = COLUMN_1ST_CYCLE(offset);
 8001442:	7ffb      	ldrb	r3, [r7, #31]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d00a      	beq.n	800145e <io_nand_write_8b+0x242>
 8001448:	4b71      	ldr	r3, [pc, #452]	; (8001610 <io_nand_write_8b+0x3f4>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	1c5a      	adds	r2, r3, #1
 800144e:	b2d1      	uxtb	r1, r2
 8001450:	4a6f      	ldr	r2, [pc, #444]	; (8001610 <io_nand_write_8b+0x3f4>)
 8001452:	7011      	strb	r1, [r2, #0]
 8001454:	461a      	mov	r2, r3
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	b2d9      	uxtb	r1, r3
 800145a:	4b6e      	ldr	r3, [pc, #440]	; (8001614 <io_nand_write_8b+0x3f8>)
 800145c:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(offset);
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	0a1a      	lsrs	r2, r3, #8
 8001462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001464:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001468:	b2d2      	uxtb	r2, r2
 800146a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800146c:	f3bf 8f4f 	dsb	sy
}
 8001470:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = COLUMN_2ND_CYCLE(offset);
 8001472:	7ffb      	ldrb	r3, [r7, #31]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d00b      	beq.n	8001490 <io_nand_write_8b+0x274>
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	0a19      	lsrs	r1, r3, #8
 800147c:	4b64      	ldr	r3, [pc, #400]	; (8001610 <io_nand_write_8b+0x3f4>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	1c5a      	adds	r2, r3, #1
 8001482:	b2d0      	uxtb	r0, r2
 8001484:	4a62      	ldr	r2, [pc, #392]	; (8001610 <io_nand_write_8b+0x3f4>)
 8001486:	7010      	strb	r0, [r2, #0]
 8001488:	461a      	mov	r2, r3
 800148a:	b2c9      	uxtb	r1, r1
 800148c:	4b61      	ldr	r3, [pc, #388]	; (8001614 <io_nand_write_8b+0x3f8>)
 800148e:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001492:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001496:	6a3a      	ldr	r2, [r7, #32]
 8001498:	b2d2      	uxtb	r2, r2
 800149a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800149c:	f3bf 8f4f 	dsb	sy
}
 80014a0:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_1ST_CYCLE(nandaddress);
 80014a2:	7ffb      	ldrb	r3, [r7, #31]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d00a      	beq.n	80014be <io_nand_write_8b+0x2a2>
 80014a8:	4b59      	ldr	r3, [pc, #356]	; (8001610 <io_nand_write_8b+0x3f4>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	1c5a      	adds	r2, r3, #1
 80014ae:	b2d1      	uxtb	r1, r2
 80014b0:	4a57      	ldr	r2, [pc, #348]	; (8001610 <io_nand_write_8b+0x3f4>)
 80014b2:	7011      	strb	r1, [r2, #0]
 80014b4:	461a      	mov	r2, r3
 80014b6:	6a3b      	ldr	r3, [r7, #32]
 80014b8:	b2d9      	uxtb	r1, r3
 80014ba:	4b56      	ldr	r3, [pc, #344]	; (8001614 <io_nand_write_8b+0x3f8>)
 80014bc:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 80014be:	6a3b      	ldr	r3, [r7, #32]
 80014c0:	0a1a      	lsrs	r2, r3, #8
 80014c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014c8:	b2d2      	uxtb	r2, r2
 80014ca:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80014cc:	f3bf 8f4f 	dsb	sy
}
 80014d0:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_2ND_CYCLE(nandaddress);
 80014d2:	7ffb      	ldrb	r3, [r7, #31]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d00b      	beq.n	80014f0 <io_nand_write_8b+0x2d4>
 80014d8:	6a3b      	ldr	r3, [r7, #32]
 80014da:	0a19      	lsrs	r1, r3, #8
 80014dc:	4b4c      	ldr	r3, [pc, #304]	; (8001610 <io_nand_write_8b+0x3f4>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	1c5a      	adds	r2, r3, #1
 80014e2:	b2d0      	uxtb	r0, r2
 80014e4:	4a4a      	ldr	r2, [pc, #296]	; (8001610 <io_nand_write_8b+0x3f4>)
 80014e6:	7010      	strb	r0, [r2, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	b2c9      	uxtb	r1, r1
 80014ec:	4b49      	ldr	r3, [pc, #292]	; (8001614 <io_nand_write_8b+0x3f8>)
 80014ee:	5499      	strb	r1, [r3, r2]
    	if ((nandPort->Config.BlockSize * nandPort->Config.BlockNbr) > 65535U) {
 80014f0:	4b49      	ldr	r3, [pc, #292]	; (8001618 <io_nand_write_8b+0x3fc>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014f6:	4a48      	ldr	r2, [pc, #288]	; (8001618 <io_nand_write_8b+0x3fc>)
 80014f8:	6812      	ldr	r2, [r2, #0]
 80014fa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80014fc:	fb02 f303 	mul.w	r3, r2, r3
 8001500:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001504:	d318      	bcc.n	8001538 <io_nand_write_8b+0x31c>
    		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8001506:	6a3b      	ldr	r3, [r7, #32]
 8001508:	0c1a      	lsrs	r2, r3, #16
 800150a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800150c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001510:	b2d2      	uxtb	r2, r2
 8001512:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001514:	f3bf 8f4f 	dsb	sy
}
 8001518:	bf00      	nop
    		__DSB();
    		if (tflag) tmpBuf[tmpLen++] = ADDR_3RD_CYCLE(nandaddress);
 800151a:	7ffb      	ldrb	r3, [r7, #31]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d00b      	beq.n	8001538 <io_nand_write_8b+0x31c>
 8001520:	6a3b      	ldr	r3, [r7, #32]
 8001522:	0c19      	lsrs	r1, r3, #16
 8001524:	4b3a      	ldr	r3, [pc, #232]	; (8001610 <io_nand_write_8b+0x3f4>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	1c5a      	adds	r2, r3, #1
 800152a:	b2d0      	uxtb	r0, r2
 800152c:	4a38      	ldr	r2, [pc, #224]	; (8001610 <io_nand_write_8b+0x3f4>)
 800152e:	7010      	strb	r0, [r2, #0]
 8001530:	461a      	mov	r2, r3
 8001532:	b2c9      	uxtb	r1, r1
 8001534:	4b37      	ldr	r3, [pc, #220]	; (8001614 <io_nand_write_8b+0x3f8>)
 8001536:	5499      	strb	r1, [r3, r2]
        }
    }


    /* Write data to memory */
    uint8_t *buff = pBuffer;
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (uint32_t index = 0; index < size; index++) {
 800153c:	2300      	movs	r3, #0
 800153e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001540:	e00b      	b.n	800155a <io_nand_write_8b+0x33e>
    	*(__IO uint8_t *)deviceaddress = *buff++;
 8001542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001544:	1c5a      	adds	r2, r3, #1
 8001546:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001548:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800154e:	f3bf 8f4f 	dsb	sy
}
 8001552:	bf00      	nop
    for (uint32_t index = 0; index < size; index++) {
 8001554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001556:	3301      	adds	r3, #1
 8001558:	62bb      	str	r3, [r7, #40]	; 0x28
 800155a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	429a      	cmp	r2, r3
 8001560:	d3ef      	bcc.n	8001542 <io_nand_write_8b+0x326>
    	__DSB();
    }

    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE_TRUE1;
 8001562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001564:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001568:	2210      	movs	r2, #16
 800156a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800156c:	f3bf 8f4f 	dsb	sy
}
 8001570:	bf00      	nop
    __DSB();
    if (tflag) tmpBuf[tmpLen++] = NAND_CMD_WRITE_TRUE1;
 8001572:	7ffb      	ldrb	r3, [r7, #31]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d021      	beq.n	80015bc <io_nand_write_8b+0x3a0>
 8001578:	4b25      	ldr	r3, [pc, #148]	; (8001610 <io_nand_write_8b+0x3f4>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	1c5a      	adds	r2, r3, #1
 800157e:	b2d1      	uxtb	r1, r2
 8001580:	4a23      	ldr	r2, [pc, #140]	; (8001610 <io_nand_write_8b+0x3f4>)
 8001582:	7011      	strb	r1, [r2, #0]
 8001584:	461a      	mov	r2, r3
 8001586:	4b23      	ldr	r3, [pc, #140]	; (8001614 <io_nand_write_8b+0x3f8>)
 8001588:	2110      	movs	r1, #16
 800158a:	5499      	strb	r1, [r3, r2]

    /* Read status until NAND is ready */
    uint32_t tickstart;
    while(HAL_NAND_Read_Status(nandPort) != NAND_READY) {
 800158c:	e016      	b.n	80015bc <io_nand_write_8b+0x3a0>
        tickstart = HAL_GetTick();
 800158e:	f003 fcb9 	bl	8004f04 <HAL_GetTick>
 8001592:	61b8      	str	r0, [r7, #24]
        if ((HAL_GetTick() - tickstart ) > NAND_WRITE_TIMEOUT) {
 8001594:	f003 fcb6 	bl	8004f04 <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015a2:	d90b      	bls.n	80015bc <io_nand_write_8b+0x3a0>
        	nandPort->State = HAL_NAND_STATE_ERROR;// Update the NAND controller state
 80015a4:	4b1c      	ldr	r3, [pc, #112]	; (8001618 <io_nand_write_8b+0x3fc>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2203      	movs	r2, #3
 80015aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        	__HAL_UNLOCK(nandPort);
 80015ae:	4b1a      	ldr	r3, [pc, #104]	; (8001618 <io_nand_write_8b+0x3fc>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2200      	movs	r2, #0
 80015b4:	f883 2020 	strb.w	r2, [r3, #32]
            return HAL_TIMEOUT;
 80015b8:	2303      	movs	r3, #3
 80015ba:	e024      	b.n	8001606 <io_nand_write_8b+0x3ea>
    while(HAL_NAND_Read_Status(nandPort) != NAND_READY) {
 80015bc:	4b16      	ldr	r3, [pc, #88]	; (8001618 <io_nand_write_8b+0x3fc>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f004 fcb2 	bl	8005f2a <HAL_NAND_Read_Status>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b40      	cmp	r3, #64	; 0x40
 80015ca:	d1e0      	bne.n	800158e <io_nand_write_8b+0x372>
        }
    }

    nandPort->State = HAL_NAND_STATE_READY;
 80015cc:	4b12      	ldr	r3, [pc, #72]	; (8001618 <io_nand_write_8b+0x3fc>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2201      	movs	r2, #1
 80015d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    __HAL_UNLOCK(nandPort);
 80015d6:	4b10      	ldr	r3, [pc, #64]	; (8001618 <io_nand_write_8b+0x3fc>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2200      	movs	r2, #0
 80015dc:	f883 2020 	strb.w	r2, [r3, #32]

    if (tflag & (dbg > logOn)) tmpPrint(__func__, tmpBuf, tmpLen);
 80015e0:	7ffb      	ldrb	r3, [r7, #31]
 80015e2:	4a0e      	ldr	r2, [pc, #56]	; (800161c <io_nand_write_8b+0x400>)
 80015e4:	7812      	ldrb	r2, [r2, #0]
 80015e6:	2a01      	cmp	r2, #1
 80015e8:	bf8c      	ite	hi
 80015ea:	2201      	movhi	r2, #1
 80015ec:	2200      	movls	r2, #0
 80015ee:	b2d2      	uxtb	r2, r2
 80015f0:	4013      	ands	r3, r2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d006      	beq.n	8001604 <io_nand_write_8b+0x3e8>
 80015f6:	4b06      	ldr	r3, [pc, #24]	; (8001610 <io_nand_write_8b+0x3f4>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	461a      	mov	r2, r3
 80015fc:	4905      	ldr	r1, [pc, #20]	; (8001614 <io_nand_write_8b+0x3f8>)
 80015fe:	4808      	ldr	r0, [pc, #32]	; (8001620 <io_nand_write_8b+0x404>)
 8001600:	f7ff fb16 	bl	8000c30 <tmpPrint>

    return HAL_OK;
 8001604:	2300      	movs	r3, #0
}
 8001606:	4618      	mov	r0, r3
 8001608:	3730      	adds	r7, #48	; 0x30
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	20000164 	.word	0x20000164
 8001614:	20000144 	.word	0x20000144
 8001618:	2000007c 	.word	0x2000007c
 800161c:	2000006a 	.word	0x2000006a
 8001620:	08011b34 	.word	0x08011b34

08001624 <io_nand_erase_block>:
//-----------------------------------------------------------------------------
//HAL_StatusTypeDef io_nand_erase_block(NAND_AddressTypeDef *pAddress)
HAL_StatusTypeDef io_nand_erase_block(uint32_t adr)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b08a      	sub	sp, #40	; 0x28
 8001628:	af04      	add	r7, sp, #16
 800162a:	6078      	str	r0, [r7, #4]
NAND_AddressTypeDef Address = io_uint32_to_flash_adr(adr);
 800162c:	f107 0308 	add.w	r3, r7, #8
 8001630:	6879      	ldr	r1, [r7, #4]
 8001632:	4618      	mov	r0, r3
 8001634:	f000 f8f4 	bl	8001820 <io_uint32_to_flash_adr>

	if (nandPort->State == HAL_NAND_STATE_BUSY) {
 8001638:	4b72      	ldr	r3, [pc, #456]	; (8001804 <io_nand_erase_block+0x1e0>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001640:	b2db      	uxtb	r3, r3
 8001642:	2b02      	cmp	r3, #2
 8001644:	d101      	bne.n	800164a <io_nand_erase_block+0x26>

		return HAL_BUSY;
 8001646:	2302      	movs	r3, #2
 8001648:	e0d7      	b.n	80017fa <io_nand_erase_block+0x1d6>

	} else if (nandPort->State == HAL_NAND_STATE_READY) {
 800164a:	4b6e      	ldr	r3, [pc, #440]	; (8001804 <io_nand_erase_block+0x1e0>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b01      	cmp	r3, #1
 8001656:	f040 80cd 	bne.w	80017f4 <io_nand_erase_block+0x1d0>

		__HAL_LOCK(nandPort);
 800165a:	4b6a      	ldr	r3, [pc, #424]	; (8001804 <io_nand_erase_block+0x1e0>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001662:	2b01      	cmp	r3, #1
 8001664:	d101      	bne.n	800166a <io_nand_erase_block+0x46>
 8001666:	2302      	movs	r3, #2
 8001668:	e0c7      	b.n	80017fa <io_nand_erase_block+0x1d6>
 800166a:	4b66      	ldr	r3, [pc, #408]	; (8001804 <io_nand_erase_block+0x1e0>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	2201      	movs	r2, #1
 8001670:	f883 2020 	strb.w	r2, [r3, #32]
		nandPort->State = HAL_NAND_STATE_BUSY;
 8001674:	4b63      	ldr	r3, [pc, #396]	; (8001804 <io_nand_erase_block+0x1e0>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2202      	movs	r2, #2
 800167a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

		uint32_t deviceaddress = devAdr;
 800167e:	4b62      	ldr	r3, [pc, #392]	; (8001808 <io_nand_erase_block+0x1e4>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	617b      	str	r3, [r7, #20]
		uint32_t nandaddress = ARRAY_ADDRESS(&Address, nandPort);
 8001684:	893b      	ldrh	r3, [r7, #8]
 8001686:	4619      	mov	r1, r3
 8001688:	89bb      	ldrh	r3, [r7, #12]
 800168a:	461a      	mov	r2, r3
 800168c:	897b      	ldrh	r3, [r7, #10]
 800168e:	4618      	mov	r0, r3
 8001690:	4b5c      	ldr	r3, [pc, #368]	; (8001804 <io_nand_erase_block+0x1e0>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001696:	fb00 f303 	mul.w	r3, r0, r3
 800169a:	4413      	add	r3, r2
 800169c:	4a59      	ldr	r2, [pc, #356]	; (8001804 <io_nand_erase_block+0x1e0>)
 800169e:	6812      	ldr	r2, [r2, #0]
 80016a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80016a2:	fb02 f303 	mul.w	r3, r2, r3
 80016a6:	440b      	add	r3, r1
 80016a8:	613b      	str	r3, [r7, #16]


		if (dbg > logOn)
 80016aa:	4b58      	ldr	r3, [pc, #352]	; (800180c <io_nand_erase_block+0x1e8>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d90b      	bls.n	80016ca <io_nand_erase_block+0xa6>
					Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu\r\n",
							  __func__, nandaddress, Address.Page, Address.Plane, Address.Block);
 80016b2:	893b      	ldrh	r3, [r7, #8]
 80016b4:	897a      	ldrh	r2, [r7, #10]
 80016b6:	89b9      	ldrh	r1, [r7, #12]
					Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu\r\n",
 80016b8:	9102      	str	r1, [sp, #8]
 80016ba:	9201      	str	r2, [sp, #4]
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	4a53      	ldr	r2, [pc, #332]	; (8001810 <io_nand_erase_block+0x1ec>)
 80016c2:	4954      	ldr	r1, [pc, #336]	; (8001814 <io_nand_erase_block+0x1f0>)
 80016c4:	2001      	movs	r0, #1
 80016c6:	f000 ff9b 	bl	8002600 <Report>

#ifdef SET_NAND_CMD
    bool tflag = true;
 80016ca:	2301      	movs	r3, #1
 80016cc:	73fb      	strb	r3, [r7, #15]
    memset(tmpBuf, 0, sizeof(tmpBuf));
 80016ce:	2220      	movs	r2, #32
 80016d0:	2100      	movs	r1, #0
 80016d2:	4851      	ldr	r0, [pc, #324]	; (8001818 <io_nand_erase_block+0x1f4>)
 80016d4:	f00b fb08 	bl	800cce8 <memset>
    tmpLen = 0;
 80016d8:	4b50      	ldr	r3, [pc, #320]	; (800181c <io_nand_erase_block+0x1f8>)
 80016da:	2200      	movs	r2, #0
 80016dc:	701a      	strb	r2, [r3, #0]
#else
    bool tflag = false;
#endif

		/* Send Erase block command sequence */
		*(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE0;
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016e4:	2260      	movs	r2, #96	; 0x60
 80016e6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80016e8:	f3bf 8f4f 	dsb	sy
}
 80016ec:	bf00      	nop
		__DSB();
		if (tflag) tmpBuf[tmpLen++] = NAND_CMD_ERASE0;
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d009      	beq.n	8001708 <io_nand_erase_block+0xe4>
 80016f4:	4b49      	ldr	r3, [pc, #292]	; (800181c <io_nand_erase_block+0x1f8>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	1c5a      	adds	r2, r3, #1
 80016fa:	b2d1      	uxtb	r1, r2
 80016fc:	4a47      	ldr	r2, [pc, #284]	; (800181c <io_nand_erase_block+0x1f8>)
 80016fe:	7011      	strb	r1, [r2, #0]
 8001700:	461a      	mov	r2, r3
 8001702:	4b45      	ldr	r3, [pc, #276]	; (8001818 <io_nand_erase_block+0x1f4>)
 8001704:	2160      	movs	r1, #96	; 0x60
 8001706:	5499      	strb	r1, [r3, r2]
		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	b2d2      	uxtb	r2, r2
 8001712:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001714:	f3bf 8f4f 	dsb	sy
}
 8001718:	bf00      	nop
		__DSB();
		if (tflag) tmpBuf[tmpLen++] = ADDR_1ST_CYCLE(nandaddress);
 800171a:	7bfb      	ldrb	r3, [r7, #15]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d00a      	beq.n	8001736 <io_nand_erase_block+0x112>
 8001720:	4b3e      	ldr	r3, [pc, #248]	; (800181c <io_nand_erase_block+0x1f8>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	1c5a      	adds	r2, r3, #1
 8001726:	b2d1      	uxtb	r1, r2
 8001728:	4a3c      	ldr	r2, [pc, #240]	; (800181c <io_nand_erase_block+0x1f8>)
 800172a:	7011      	strb	r1, [r2, #0]
 800172c:	461a      	mov	r2, r3
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	b2d9      	uxtb	r1, r3
 8001732:	4b39      	ldr	r3, [pc, #228]	; (8001818 <io_nand_erase_block+0x1f4>)
 8001734:	5499      	strb	r1, [r3, r2]
		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	0a1a      	lsrs	r2, r3, #8
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001740:	b2d2      	uxtb	r2, r2
 8001742:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001744:	f3bf 8f4f 	dsb	sy
}
 8001748:	bf00      	nop
		__DSB();
		if (tflag) tmpBuf[tmpLen++] = ADDR_2ND_CYCLE(nandaddress);
 800174a:	7bfb      	ldrb	r3, [r7, #15]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d00b      	beq.n	8001768 <io_nand_erase_block+0x144>
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	0a19      	lsrs	r1, r3, #8
 8001754:	4b31      	ldr	r3, [pc, #196]	; (800181c <io_nand_erase_block+0x1f8>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	1c5a      	adds	r2, r3, #1
 800175a:	b2d0      	uxtb	r0, r2
 800175c:	4a2f      	ldr	r2, [pc, #188]	; (800181c <io_nand_erase_block+0x1f8>)
 800175e:	7010      	strb	r0, [r2, #0]
 8001760:	461a      	mov	r2, r3
 8001762:	b2c9      	uxtb	r1, r1
 8001764:	4b2c      	ldr	r3, [pc, #176]	; (8001818 <io_nand_erase_block+0x1f4>)
 8001766:	5499      	strb	r1, [r3, r2]
		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	0c1a      	lsrs	r2, r3, #16
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001776:	f3bf 8f4f 	dsb	sy
}
 800177a:	bf00      	nop
		__DSB();
		if (tflag) tmpBuf[tmpLen++] = ADDR_3RD_CYCLE(nandaddress);
 800177c:	7bfb      	ldrb	r3, [r7, #15]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d00b      	beq.n	800179a <io_nand_erase_block+0x176>
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	0c19      	lsrs	r1, r3, #16
 8001786:	4b25      	ldr	r3, [pc, #148]	; (800181c <io_nand_erase_block+0x1f8>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	1c5a      	adds	r2, r3, #1
 800178c:	b2d0      	uxtb	r0, r2
 800178e:	4a23      	ldr	r2, [pc, #140]	; (800181c <io_nand_erase_block+0x1f8>)
 8001790:	7010      	strb	r0, [r2, #0]
 8001792:	461a      	mov	r2, r3
 8001794:	b2c9      	uxtb	r1, r1
 8001796:	4b20      	ldr	r3, [pc, #128]	; (8001818 <io_nand_erase_block+0x1f4>)
 8001798:	5499      	strb	r1, [r3, r2]
		*(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE1;
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017a0:	22d0      	movs	r2, #208	; 0xd0
 80017a2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80017a4:	f3bf 8f4f 	dsb	sy
}
 80017a8:	bf00      	nop
		__DSB();
		if (tflag) tmpBuf[tmpLen++] = NAND_CMD_ERASE1;
 80017aa:	7bfb      	ldrb	r3, [r7, #15]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d009      	beq.n	80017c4 <io_nand_erase_block+0x1a0>
 80017b0:	4b1a      	ldr	r3, [pc, #104]	; (800181c <io_nand_erase_block+0x1f8>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	1c5a      	adds	r2, r3, #1
 80017b6:	b2d1      	uxtb	r1, r2
 80017b8:	4a18      	ldr	r2, [pc, #96]	; (800181c <io_nand_erase_block+0x1f8>)
 80017ba:	7011      	strb	r1, [r2, #0]
 80017bc:	461a      	mov	r2, r3
 80017be:	4b16      	ldr	r3, [pc, #88]	; (8001818 <io_nand_erase_block+0x1f4>)
 80017c0:	21d0      	movs	r1, #208	; 0xd0
 80017c2:	5499      	strb	r1, [r3, r2]

		nandPort->State = HAL_NAND_STATE_READY;
 80017c4:	4b0f      	ldr	r3, [pc, #60]	; (8001804 <io_nand_erase_block+0x1e0>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2201      	movs	r2, #1
 80017ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		__HAL_UNLOCK(nandPort);
 80017ce:	4b0d      	ldr	r3, [pc, #52]	; (8001804 <io_nand_erase_block+0x1e0>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2200      	movs	r2, #0
 80017d4:	f883 2020 	strb.w	r2, [r3, #32]

		if (tflag & dbg) tmpPrint(__func__, tmpBuf, tmpLen);
 80017d8:	7bfb      	ldrb	r3, [r7, #15]
 80017da:	4a0c      	ldr	r2, [pc, #48]	; (800180c <io_nand_erase_block+0x1e8>)
 80017dc:	7812      	ldrb	r2, [r2, #0]
 80017de:	4013      	ands	r3, r2
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d009      	beq.n	80017f8 <io_nand_erase_block+0x1d4>
 80017e4:	4b0d      	ldr	r3, [pc, #52]	; (800181c <io_nand_erase_block+0x1f8>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	461a      	mov	r2, r3
 80017ea:	490b      	ldr	r1, [pc, #44]	; (8001818 <io_nand_erase_block+0x1f4>)
 80017ec:	4808      	ldr	r0, [pc, #32]	; (8001810 <io_nand_erase_block+0x1ec>)
 80017ee:	f7ff fa1f 	bl	8000c30 <tmpPrint>
 80017f2:	e001      	b.n	80017f8 <io_nand_erase_block+0x1d4>

	} else {

		return HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e000      	b.n	80017fa <io_nand_erase_block+0x1d6>

	}

	return HAL_OK;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3718      	adds	r7, #24
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	2000007c 	.word	0x2000007c
 8001808:	20001498 	.word	0x20001498
 800180c:	2000006a 	.word	0x2000006a
 8001810:	08011b48 	.word	0x08011b48
 8001814:	0800e128 	.word	0x0800e128
 8001818:	20000144 	.word	0x20000144
 800181c:	20000164 	.word	0x20000164

08001820 <io_uint32_to_flash_adr>:
{
	return  ((adr->Plane * chipConf.PlaneSize) + (adr->Block * chipConf.BlockSize) + adr->Page);
}
//-----------------------------------------------------------------------------------------
NAND_AddressTypeDef io_uint32_to_flash_adr(uint32_t adr)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
NAND_AddressTypeDef a;

	a.Plane = adr / chipConf.PlaneSize;
 800182a:	4b1c      	ldr	r3, [pc, #112]	; (800189c <io_uint32_to_flash_adr+0x7c>)
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	683a      	ldr	r2, [r7, #0]
 8001830:	fbb2 f3f3 	udiv	r3, r2, r3
 8001834:	b29b      	uxth	r3, r3
 8001836:	817b      	strh	r3, [r7, #10]
	a.Block = (adr - a.Plane * chipConf.PlaneSize) / chipConf.BlockSize;
 8001838:	897b      	ldrh	r3, [r7, #10]
 800183a:	461a      	mov	r2, r3
 800183c:	4b17      	ldr	r3, [pc, #92]	; (800189c <io_uint32_to_flash_adr+0x7c>)
 800183e:	695b      	ldr	r3, [r3, #20]
 8001840:	fb02 f303 	mul.w	r3, r2, r3
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	1ad2      	subs	r2, r2, r3
 8001848:	4b14      	ldr	r3, [pc, #80]	; (800189c <io_uint32_to_flash_adr+0x7c>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001850:	b29b      	uxth	r3, r3
 8001852:	81bb      	strh	r3, [r7, #12]
	a.Page  = adr - (a.Plane * chipConf.PlaneSize) - (a.Block * chipConf.BlockSize);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	b29a      	uxth	r2, r3
 8001858:	8979      	ldrh	r1, [r7, #10]
 800185a:	4b10      	ldr	r3, [pc, #64]	; (800189c <io_uint32_to_flash_adr+0x7c>)
 800185c:	695b      	ldr	r3, [r3, #20]
 800185e:	b29b      	uxth	r3, r3
 8001860:	fb11 f303 	smulbb	r3, r1, r3
 8001864:	b29b      	uxth	r3, r3
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	b29a      	uxth	r2, r3
 800186a:	89b9      	ldrh	r1, [r7, #12]
 800186c:	4b0b      	ldr	r3, [pc, #44]	; (800189c <io_uint32_to_flash_adr+0x7c>)
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	b29b      	uxth	r3, r3
 8001872:	fb11 f303 	smulbb	r3, r1, r3
 8001876:	b29b      	uxth	r3, r3
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	b29b      	uxth	r3, r3
 800187c:	813b      	strh	r3, [r7, #8]

	return a;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	461a      	mov	r2, r3
 8001882:	f107 0308 	add.w	r3, r7, #8
 8001886:	6818      	ldr	r0, [r3, #0]
 8001888:	6010      	str	r0, [r2, #0]
 800188a:	889b      	ldrh	r3, [r3, #4]
 800188c:	8093      	strh	r3, [r2, #4]
}
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	3714      	adds	r7, #20
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	200014b8 	.word	0x200014b8

080018a0 <io_nand_read>:
//-----------------------------------------------------------------------------------------
uint32_t io_nand_read(uint32_t adr, uint8_t *buffer, uint32_t size, uint32_t offset)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
 80018ac:	603b      	str	r3, [r7, #0]

	if (io_nand_read_8b(adr, buffer, size, offset) != HAL_OK) devError |= devNAND;
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	68b9      	ldr	r1, [r7, #8]
 80018b4:	68f8      	ldr	r0, [r7, #12]
 80018b6:	f7ff faa9 	bl	8000e0c <io_nand_read_8b>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d006      	beq.n	80018ce <io_nand_read+0x2e>
 80018c0:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <io_nand_read+0x38>)
 80018c2:	881b      	ldrh	r3, [r3, #0]
 80018c4:	f043 0320 	orr.w	r3, r3, #32
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	4b03      	ldr	r3, [pc, #12]	; (80018d8 <io_nand_read+0x38>)
 80018cc:	801a      	strh	r2, [r3, #0]

    return 0;
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3710      	adds	r7, #16
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20000478 	.word	0x20000478

080018dc <io_nand_write>:
//-----------------------------------------------------------------------------------------
uint32_t io_nand_write(uint32_t adr, uint8_t *buffer, uint32_t size, uint32_t offset)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	607a      	str	r2, [r7, #4]
 80018e8:	603b      	str	r3, [r7, #0]

	if (io_nand_write_8b(adr, buffer, size, offset) != HAL_OK) devError |= devNAND;
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	68b9      	ldr	r1, [r7, #8]
 80018f0:	68f8      	ldr	r0, [r7, #12]
 80018f2:	f7ff fc93 	bl	800121c <io_nand_write_8b>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d006      	beq.n	800190a <io_nand_write+0x2e>
 80018fc:	4b05      	ldr	r3, [pc, #20]	; (8001914 <io_nand_write+0x38>)
 80018fe:	881b      	ldrh	r3, [r3, #0]
 8001900:	f043 0320 	orr.w	r3, r3, #32
 8001904:	b29a      	uxth	r2, r3
 8001906:	4b03      	ldr	r3, [pc, #12]	; (8001914 <io_nand_write+0x38>)
 8001908:	801a      	strh	r2, [r3, #0]

	return 0;
 800190a:	2300      	movs	r3, #0
}
 800190c:	4618      	mov	r0, r3
 800190e:	3710      	adds	r7, #16
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	20000478 	.word	0x20000478

08001918 <io_nand_block_erase>:
//-----------------------------------------------------------------------------------------
void io_nand_block_erase(uint32_t adr)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
//NAND_AddressTypeDef nans = io_uint32_to_flash_adr(addr);

//	if (io_nand_erase_block(&nans) != HAL_OK) devError |= devNAND;

	if (io_nand_erase_block(adr) != HAL_OK) devError |= devNAND;
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f7ff fe7f 	bl	8001624 <io_nand_erase_block>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d006      	beq.n	800193a <io_nand_block_erase+0x22>
 800192c:	4b05      	ldr	r3, [pc, #20]	; (8001944 <io_nand_block_erase+0x2c>)
 800192e:	881b      	ldrh	r3, [r3, #0]
 8001930:	f043 0320 	orr.w	r3, r3, #32
 8001934:	b29a      	uxth	r2, r3
 8001936:	4b03      	ldr	r3, [pc, #12]	; (8001944 <io_nand_block_erase+0x2c>)
 8001938:	801a      	strh	r2, [r3, #0]
}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	20000478 	.word	0x20000478

08001948 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800194c:	f3bf 8f4f 	dsb	sy
}
 8001950:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001952:	4b06      	ldr	r3, [pc, #24]	; (800196c <__NVIC_SystemReset+0x24>)
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800195a:	4904      	ldr	r1, [pc, #16]	; (800196c <__NVIC_SystemReset+0x24>)
 800195c:	4b04      	ldr	r3, [pc, #16]	; (8001970 <__NVIC_SystemReset+0x28>)
 800195e:	4313      	orrs	r3, r2
 8001960:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001962:	f3bf 8f4f 	dsb	sy
}
 8001966:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001968:	bf00      	nop
 800196a:	e7fd      	b.n	8001968 <__NVIC_SystemReset+0x20>
 800196c:	e000ed00 	.word	0xe000ed00
 8001970:	05fa0004 	.word	0x05fa0004

08001974 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800197a:	f003 fa8d 	bl	8004e98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800197e:	f000 f885 	bl	8001a8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001982:	f000 fa31 	bl	8001de8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001986:	f000 f9f9 	bl	8001d7c <MX_DMA_Init>
  MX_TIM2_Init();
 800198a:	f000 f981 	bl	8001c90 <MX_TIM2_Init>
  MX_RTC_Init();
 800198e:	f000 f8e7 	bl	8001b60 <MX_RTC_Init>
  MX_FSMC_Init();
 8001992:	f000 facf 	bl	8001f34 <MX_FSMC_Init>
  MX_USART3_UART_Init();
 8001996:	f000 f9c7 	bl	8001d28 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 800199a:	f000 f943 	bl	8001c24 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */


  for (uint8_t i = 0; i < 4; i++) {
 800199e:	2300      	movs	r3, #0
 80019a0:	71fb      	strb	r3, [r7, #7]
 80019a2:	e01e      	b.n	80019e2 <main+0x6e>
	  HAL_Delay(150);
 80019a4:	2096      	movs	r0, #150	; 0x96
 80019a6:	f003 fab9 	bl	8004f1c <HAL_Delay>
	  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_SET);
 80019aa:	2201      	movs	r2, #1
 80019ac:	2180      	movs	r1, #128	; 0x80
 80019ae:	4829      	ldr	r0, [pc, #164]	; (8001a54 <main+0xe0>)
 80019b0:	f004 f958 	bl	8005c64 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 80019b4:	2201      	movs	r2, #1
 80019b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019ba:	4827      	ldr	r0, [pc, #156]	; (8001a58 <main+0xe4>)
 80019bc:	f004 f952 	bl	8005c64 <HAL_GPIO_WritePin>
	  HAL_Delay(150);
 80019c0:	2096      	movs	r0, #150	; 0x96
 80019c2:	f003 faab 	bl	8004f1c <HAL_Delay>
	  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2180      	movs	r1, #128	; 0x80
 80019ca:	4822      	ldr	r0, [pc, #136]	; (8001a54 <main+0xe0>)
 80019cc:	f004 f94a 	bl	8005c64 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);
 80019d0:	2200      	movs	r2, #0
 80019d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019d6:	4820      	ldr	r0, [pc, #128]	; (8001a58 <main+0xe4>)
 80019d8:	f004 f944 	bl	8005c64 <HAL_GPIO_WritePin>
  for (uint8_t i = 0; i < 4; i++) {
 80019dc:	79fb      	ldrb	r3, [r7, #7]
 80019de:	3301      	adds	r3, #1
 80019e0:	71fb      	strb	r3, [r7, #7]
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	2b03      	cmp	r3, #3
 80019e6:	d9dd      	bls.n	80019a4 <main+0x30>
  }

  // start timer2 + interrupt
  HAL_TIM_Base_Start_IT(timePort);
 80019e8:	4b1c      	ldr	r3, [pc, #112]	; (8001a5c <main+0xe8>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f006 f8ab 	bl	8007b48 <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(logPort, &rxByte, 1);
 80019f2:	4b1b      	ldr	r3, [pc, #108]	; (8001a60 <main+0xec>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2201      	movs	r2, #1
 80019f8:	491a      	ldr	r1, [pc, #104]	; (8001a64 <main+0xf0>)
 80019fa:	4618      	mov	r0, r3
 80019fc:	f006 fd23 	bl	8008446 <HAL_UART_Receive_IT>

  //set_Date(epoch);

  ST7789_Reset();
 8001a00:	f002 fc12 	bl	8004228 <ST7789_Reset>
  ST7789_Init(back_color);
 8001a04:	4b18      	ldr	r3, [pc, #96]	; (8001a68 <main+0xf4>)
 8001a06:	881b      	ldrh	r3, [r3, #0]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f002 fc27 	bl	800425c <ST7789_Init>

#if defined(SET_FS_TEST) || defined(SET_NAND_TEST)
  dbg = logDump;
 8001a0e:	4b17      	ldr	r3, [pc, #92]	; (8001a6c <main+0xf8>)
 8001a10:	2202      	movs	r2, #2
 8001a12:	701a      	strb	r2, [r3, #0]
#endif

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a14:	f007 fe88 	bl	8009728 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of binSem */
  binSemHandle = osSemaphoreNew(1, 1, &binSem_attributes);
 8001a18:	4a15      	ldr	r2, [pc, #84]	; (8001a70 <main+0xfc>)
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	f007 ff7c 	bl	800991a <osSemaphoreNew>
 8001a22:	4603      	mov	r3, r0
 8001a24:	4a13      	ldr	r2, [pc, #76]	; (8001a74 <main+0x100>)
 8001a26:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQue */
  myQueHandle = osMessageQueueNew (16, sizeof(s_qcmd), &myQue_attributes);
 8001a28:	4a13      	ldr	r2, [pc, #76]	; (8001a78 <main+0x104>)
 8001a2a:	2102      	movs	r1, #2
 8001a2c:	2010      	movs	r0, #16
 8001a2e:	f007 fffd 	bl	8009a2c <osMessageQueueNew>
 8001a32:	4603      	mov	r3, r0
 8001a34:	4a11      	ldr	r2, [pc, #68]	; (8001a7c <main+0x108>)
 8001a36:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defTask */
  defTaskHandle = osThreadNew(defThread, NULL, &defTask_attributes);
 8001a38:	4a11      	ldr	r2, [pc, #68]	; (8001a80 <main+0x10c>)
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	4811      	ldr	r0, [pc, #68]	; (8001a84 <main+0x110>)
 8001a3e:	f007 febf 	bl	80097c0 <osThreadNew>
 8001a42:	4603      	mov	r3, r0
 8001a44:	4a10      	ldr	r2, [pc, #64]	; (8001a88 <main+0x114>)
 8001a46:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001a48:	f007 fe94 	bl	8009774 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    LOOP_FOREVER();
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	f003 fa65 	bl	8004f1c <HAL_Delay>
 8001a52:	e7fb      	b.n	8001a4c <main+0xd8>
 8001a54:	40020800 	.word	0x40020800
 8001a58:	40020c00 	.word	0x40020c00
 8001a5c:	20000074 	.word	0x20000074
 8001a60:	20000078 	.word	0x20000078
 8001a64:	20001488 	.word	0x20001488
 8001a68:	2000148e 	.word	0x2000148e
 8001a6c:	2000006a 	.word	0x2000006a
 8001a70:	08011b98 	.word	0x08011b98
 8001a74:	20000474 	.word	0x20000474
 8001a78:	08011b80 	.word	0x08011b80
 8001a7c:	20000470 	.word	0x20000470
 8001a80:	08011b5c 	.word	0x08011b5c
 8001a84:	08002dd9 	.word	0x08002dd9
 8001a88:	2000046c 	.word	0x2000046c

08001a8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b094      	sub	sp, #80	; 0x50
 8001a90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a92:	f107 0320 	add.w	r3, r7, #32
 8001a96:	2230      	movs	r2, #48	; 0x30
 8001a98:	2100      	movs	r1, #0
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f00b f924 	bl	800cce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001aa0:	f107 030c 	add.w	r3, r7, #12
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	60da      	str	r2, [r3, #12]
 8001aae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	4b28      	ldr	r3, [pc, #160]	; (8001b58 <SystemClock_Config+0xcc>)
 8001ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab8:	4a27      	ldr	r2, [pc, #156]	; (8001b58 <SystemClock_Config+0xcc>)
 8001aba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001abe:	6413      	str	r3, [r2, #64]	; 0x40
 8001ac0:	4b25      	ldr	r3, [pc, #148]	; (8001b58 <SystemClock_Config+0xcc>)
 8001ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac8:	60bb      	str	r3, [r7, #8]
 8001aca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001acc:	2300      	movs	r3, #0
 8001ace:	607b      	str	r3, [r7, #4]
 8001ad0:	4b22      	ldr	r3, [pc, #136]	; (8001b5c <SystemClock_Config+0xd0>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a21      	ldr	r2, [pc, #132]	; (8001b5c <SystemClock_Config+0xd0>)
 8001ad6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ada:	6013      	str	r3, [r2, #0]
 8001adc:	4b1f      	ldr	r3, [pc, #124]	; (8001b5c <SystemClock_Config+0xd0>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ae4:	607b      	str	r3, [r7, #4]
 8001ae6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001aec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001af0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001af2:	2302      	movs	r3, #2
 8001af4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001af6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001afa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001afc:	2308      	movs	r3, #8
 8001afe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001b00:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001b04:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b06:	2302      	movs	r3, #2
 8001b08:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b0a:	2307      	movs	r3, #7
 8001b0c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b0e:	f107 0320 	add.w	r3, r7, #32
 8001b12:	4618      	mov	r0, r3
 8001b14:	f004 fa2e 	bl	8005f74 <HAL_RCC_OscConfig>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001b1e:	f002 f9e1 	bl	8003ee4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b22:	230f      	movs	r3, #15
 8001b24:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b26:	2302      	movs	r3, #2
 8001b28:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001b2e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001b32:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b38:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b3a:	f107 030c 	add.w	r3, r7, #12
 8001b3e:	2105      	movs	r1, #5
 8001b40:	4618      	mov	r0, r3
 8001b42:	f004 fc8f 	bl	8006464 <HAL_RCC_ClockConfig>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001b4c:	f002 f9ca 	bl	8003ee4 <Error_Handler>
  }
}
 8001b50:	bf00      	nop
 8001b52:	3750      	adds	r7, #80	; 0x50
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	40007000 	.word	0x40007000

08001b60 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001b66:	1d3b      	adds	r3, r7, #4
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	60da      	str	r2, [r3, #12]
 8001b72:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001b74:	2300      	movs	r3, #0
 8001b76:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001b78:	4b27      	ldr	r3, [pc, #156]	; (8001c18 <MX_RTC_Init+0xb8>)
 8001b7a:	4a28      	ldr	r2, [pc, #160]	; (8001c1c <MX_RTC_Init+0xbc>)
 8001b7c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001b7e:	4b26      	ldr	r3, [pc, #152]	; (8001c18 <MX_RTC_Init+0xb8>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001b84:	4b24      	ldr	r3, [pc, #144]	; (8001c18 <MX_RTC_Init+0xb8>)
 8001b86:	227f      	movs	r2, #127	; 0x7f
 8001b88:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 2499;
 8001b8a:	4b23      	ldr	r3, [pc, #140]	; (8001c18 <MX_RTC_Init+0xb8>)
 8001b8c:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001b90:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001b92:	4b21      	ldr	r3, [pc, #132]	; (8001c18 <MX_RTC_Init+0xb8>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001b98:	4b1f      	ldr	r3, [pc, #124]	; (8001c18 <MX_RTC_Init+0xb8>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001b9e:	4b1e      	ldr	r3, [pc, #120]	; (8001c18 <MX_RTC_Init+0xb8>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001ba4:	481c      	ldr	r0, [pc, #112]	; (8001c18 <MX_RTC_Init+0xb8>)
 8001ba6:	f004 ff91 	bl	8006acc <HAL_RTC_Init>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8001bb0:	f002 f998 	bl	8003ee4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 21;
 8001bb4:	2315      	movs	r3, #21
 8001bb6:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 52;
 8001bb8:	2334      	movs	r3, #52	; 0x34
 8001bba:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 12;
 8001bbc:	230c      	movs	r3, #12
 8001bbe:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001bc8:	1d3b      	adds	r3, r7, #4
 8001bca:	2200      	movs	r2, #0
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4812      	ldr	r0, [pc, #72]	; (8001c18 <MX_RTC_Init+0xb8>)
 8001bd0:	f004 fff2 	bl	8006bb8 <HAL_RTC_SetTime>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_RTC_Init+0x7e>
  {
    Error_Handler();
 8001bda:	f002 f983 	bl	8003ee4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001bde:	2301      	movs	r3, #1
 8001be0:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001be2:	2301      	movs	r3, #1
 8001be4:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8001be6:	2301      	movs	r3, #1
 8001be8:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8001bea:	2300      	movs	r3, #0
 8001bec:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001bee:	463b      	mov	r3, r7
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4808      	ldr	r0, [pc, #32]	; (8001c18 <MX_RTC_Init+0xb8>)
 8001bf6:	f005 f8d7 	bl	8006da8 <HAL_RTC_SetDate>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <MX_RTC_Init+0xa4>
  {
    Error_Handler();
 8001c00:	f002 f970 	bl	8003ee4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  set_Date(epoch);
 8001c04:	4b06      	ldr	r3, [pc, #24]	; (8001c20 <MX_RTC_Init+0xc0>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f000 fbff 	bl	800240c <set_Date>

  /* USER CODE END RTC_Init 2 */

}
 8001c0e:	bf00      	nop
 8001c10:	3718      	adds	r7, #24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	20000268 	.word	0x20000268
 8001c1c:	40002800 	.word	0x40002800
 8001c20:	2000006c 	.word	0x2000006c

08001c24 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c28:	4b17      	ldr	r3, [pc, #92]	; (8001c88 <MX_SPI1_Init+0x64>)
 8001c2a:	4a18      	ldr	r2, [pc, #96]	; (8001c8c <MX_SPI1_Init+0x68>)
 8001c2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c2e:	4b16      	ldr	r3, [pc, #88]	; (8001c88 <MX_SPI1_Init+0x64>)
 8001c30:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c36:	4b14      	ldr	r3, [pc, #80]	; (8001c88 <MX_SPI1_Init+0x64>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c3c:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <MX_SPI1_Init+0x64>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001c42:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <MX_SPI1_Init+0x64>)
 8001c44:	2202      	movs	r2, #2
 8001c46:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c48:	4b0f      	ldr	r3, [pc, #60]	; (8001c88 <MX_SPI1_Init+0x64>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <MX_SPI1_Init+0x64>)
 8001c50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c54:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c56:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <MX_SPI1_Init+0x64>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c5c:	4b0a      	ldr	r3, [pc, #40]	; (8001c88 <MX_SPI1_Init+0x64>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c62:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <MX_SPI1_Init+0x64>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c68:	4b07      	ldr	r3, [pc, #28]	; (8001c88 <MX_SPI1_Init+0x64>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c6e:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <MX_SPI1_Init+0x64>)
 8001c70:	220a      	movs	r2, #10
 8001c72:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c74:	4804      	ldr	r0, [pc, #16]	; (8001c88 <MX_SPI1_Init+0x64>)
 8001c76:	f005 fa27 	bl	80070c8 <HAL_SPI_Init>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c80:	f002 f930 	bl	8003ee4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c84:	bf00      	nop
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20000288 	.word	0x20000288
 8001c8c:	40013000 	.word	0x40013000

08001c90 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c96:	f107 0308 	add.w	r3, r7, #8
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	605a      	str	r2, [r3, #4]
 8001ca0:	609a      	str	r2, [r3, #8]
 8001ca2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca4:	463b      	mov	r3, r7
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */
  	  //  APB1 - 42MHz
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cac:	4b1d      	ldr	r3, [pc, #116]	; (8001d24 <MX_TIM2_Init+0x94>)
 8001cae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cb2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41999;
 8001cb4:	4b1b      	ldr	r3, [pc, #108]	; (8001d24 <MX_TIM2_Init+0x94>)
 8001cb6:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001cba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cbc:	4b19      	ldr	r3, [pc, #100]	; (8001d24 <MX_TIM2_Init+0x94>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 249;
 8001cc2:	4b18      	ldr	r3, [pc, #96]	; (8001d24 <MX_TIM2_Init+0x94>)
 8001cc4:	22f9      	movs	r2, #249	; 0xf9
 8001cc6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc8:	4b16      	ldr	r3, [pc, #88]	; (8001d24 <MX_TIM2_Init+0x94>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cce:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <MX_TIM2_Init+0x94>)
 8001cd0:	2280      	movs	r2, #128	; 0x80
 8001cd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cd4:	4813      	ldr	r0, [pc, #76]	; (8001d24 <MX_TIM2_Init+0x94>)
 8001cd6:	f005 fee7 	bl	8007aa8 <HAL_TIM_Base_Init>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001ce0:	f002 f900 	bl	8003ee4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ce4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ce8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cea:	f107 0308 	add.w	r3, r7, #8
 8001cee:	4619      	mov	r1, r3
 8001cf0:	480c      	ldr	r0, [pc, #48]	; (8001d24 <MX_TIM2_Init+0x94>)
 8001cf2:	f006 f8a1 	bl	8007e38 <HAL_TIM_ConfigClockSource>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001cfc:	f002 f8f2 	bl	8003ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001d00:	2320      	movs	r3, #32
 8001d02:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d04:	2300      	movs	r3, #0
 8001d06:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d08:	463b      	mov	r3, r7
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4805      	ldr	r0, [pc, #20]	; (8001d24 <MX_TIM2_Init+0x94>)
 8001d0e:	f006 fabd 	bl	800828c <HAL_TIMEx_MasterConfigSynchronization>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001d18:	f002 f8e4 	bl	8003ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d1c:	bf00      	nop
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20000340 	.word	0x20000340

08001d28 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d2c:	4b11      	ldr	r3, [pc, #68]	; (8001d74 <MX_USART3_UART_Init+0x4c>)
 8001d2e:	4a12      	ldr	r2, [pc, #72]	; (8001d78 <MX_USART3_UART_Init+0x50>)
 8001d30:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 8001d32:	4b10      	ldr	r3, [pc, #64]	; (8001d74 <MX_USART3_UART_Init+0x4c>)
 8001d34:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001d38:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d3a:	4b0e      	ldr	r3, [pc, #56]	; (8001d74 <MX_USART3_UART_Init+0x4c>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d40:	4b0c      	ldr	r3, [pc, #48]	; (8001d74 <MX_USART3_UART_Init+0x4c>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d46:	4b0b      	ldr	r3, [pc, #44]	; (8001d74 <MX_USART3_UART_Init+0x4c>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d4c:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <MX_USART3_UART_Init+0x4c>)
 8001d4e:	220c      	movs	r2, #12
 8001d50:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d52:	4b08      	ldr	r3, [pc, #32]	; (8001d74 <MX_USART3_UART_Init+0x4c>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d58:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <MX_USART3_UART_Init+0x4c>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d5e:	4805      	ldr	r0, [pc, #20]	; (8001d74 <MX_USART3_UART_Init+0x4c>)
 8001d60:	f006 fb24 	bl	80083ac <HAL_UART_Init>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001d6a:	f002 f8bb 	bl	8003ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	20000388 	.word	0x20000388
 8001d78:	40004800 	.word	0x40004800

08001d7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	607b      	str	r3, [r7, #4]
 8001d86:	4b17      	ldr	r3, [pc, #92]	; (8001de4 <MX_DMA_Init+0x68>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4a16      	ldr	r2, [pc, #88]	; (8001de4 <MX_DMA_Init+0x68>)
 8001d8c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4b14      	ldr	r3, [pc, #80]	; (8001de4 <MX_DMA_Init+0x68>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d9a:	607b      	str	r3, [r7, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	603b      	str	r3, [r7, #0]
 8001da2:	4b10      	ldr	r3, [pc, #64]	; (8001de4 <MX_DMA_Init+0x68>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a0f      	ldr	r2, [pc, #60]	; (8001de4 <MX_DMA_Init+0x68>)
 8001da8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b0d      	ldr	r3, [pc, #52]	; (8001de4 <MX_DMA_Init+0x68>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001db6:	603b      	str	r3, [r7, #0]
 8001db8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	2105      	movs	r1, #5
 8001dbe:	200e      	movs	r0, #14
 8001dc0:	f003 f988 	bl	80050d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001dc4:	200e      	movs	r0, #14
 8001dc6:	f003 f9a1 	bl	800510c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 3, 0);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	2103      	movs	r1, #3
 8001dce:	203b      	movs	r0, #59	; 0x3b
 8001dd0:	f003 f980 	bl	80050d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001dd4:	203b      	movs	r0, #59	; 0x3b
 8001dd6:	f003 f999 	bl	800510c <HAL_NVIC_EnableIRQ>

}
 8001dda:	bf00      	nop
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	40023800 	.word	0x40023800

08001de8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08c      	sub	sp, #48	; 0x30
 8001dec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dee:	f107 031c 	add.w	r3, r7, #28
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
 8001df8:	609a      	str	r2, [r3, #8]
 8001dfa:	60da      	str	r2, [r3, #12]
 8001dfc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61bb      	str	r3, [r7, #24]
 8001e02:	4b48      	ldr	r3, [pc, #288]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	4a47      	ldr	r2, [pc, #284]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e0e:	4b45      	ldr	r3, [pc, #276]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e16:	61bb      	str	r3, [r7, #24]
 8001e18:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
 8001e1e:	4b41      	ldr	r3, [pc, #260]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e22:	4a40      	ldr	r2, [pc, #256]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e24:	f043 0301 	orr.w	r3, r3, #1
 8001e28:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2a:	4b3e      	ldr	r3, [pc, #248]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	4b3a      	ldr	r3, [pc, #232]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	4a39      	ldr	r2, [pc, #228]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e40:	f043 0310 	orr.w	r3, r3, #16
 8001e44:	6313      	str	r3, [r2, #48]	; 0x30
 8001e46:	4b37      	ldr	r3, [pc, #220]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	f003 0310 	and.w	r3, r3, #16
 8001e4e:	613b      	str	r3, [r7, #16]
 8001e50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
 8001e56:	4b33      	ldr	r3, [pc, #204]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5a:	4a32      	ldr	r2, [pc, #200]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e5c:	f043 0302 	orr.w	r3, r3, #2
 8001e60:	6313      	str	r3, [r2, #48]	; 0x30
 8001e62:	4b30      	ldr	r3, [pc, #192]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60bb      	str	r3, [r7, #8]
 8001e72:	4b2c      	ldr	r3, [pc, #176]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	4a2b      	ldr	r2, [pc, #172]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e78:	f043 0308 	orr.w	r3, r3, #8
 8001e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e7e:	4b29      	ldr	r3, [pc, #164]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	f003 0308 	and.w	r3, r3, #8
 8001e86:	60bb      	str	r3, [r7, #8]
 8001e88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	607b      	str	r3, [r7, #4]
 8001e8e:	4b25      	ldr	r3, [pc, #148]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	4a24      	ldr	r2, [pc, #144]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e94:	f043 0304 	orr.w	r3, r3, #4
 8001e98:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9a:	4b22      	ldr	r3, [pc, #136]	; (8001f24 <MX_GPIO_Init+0x13c>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9e:	f003 0304 	and.w	r3, r3, #4
 8001ea2:	607b      	str	r3, [r7, #4]
 8001ea4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IPS_RES_Pin|IPS_DC_Pin|IPS_BLK_Pin, GPIO_PIN_SET);
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	210e      	movs	r1, #14
 8001eaa:	481f      	ldr	r0, [pc, #124]	; (8001f28 <MX_GPIO_Init+0x140>)
 8001eac:	f003 feda 	bl	8005c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001eb6:	481d      	ldr	r0, [pc, #116]	; (8001f2c <MX_GPIO_Init+0x144>)
 8001eb8:	f003 fed4 	bl	8005c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_RESET);
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	2180      	movs	r1, #128	; 0x80
 8001ec0:	481b      	ldr	r0, [pc, #108]	; (8001f30 <MX_GPIO_Init+0x148>)
 8001ec2:	f003 fecf 	bl	8005c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IPS_RES_Pin IPS_DC_Pin IPS_BLK_Pin */
  GPIO_InitStruct.Pin = IPS_RES_Pin|IPS_DC_Pin|IPS_BLK_Pin;
 8001ec6:	230e      	movs	r3, #14
 8001ec8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed6:	f107 031c 	add.w	r3, r7, #28
 8001eda:	4619      	mov	r1, r3
 8001edc:	4812      	ldr	r0, [pc, #72]	; (8001f28 <MX_GPIO_Init+0x140>)
 8001ede:	f003 fd25 	bl	800592c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_ERR_Pin */
  GPIO_InitStruct.Pin = LED_ERR_Pin;
 8001ee2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ee6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001eec:	2301      	movs	r3, #1
 8001eee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_ERR_GPIO_Port, &GPIO_InitStruct);
 8001ef4:	f107 031c 	add.w	r3, r7, #28
 8001ef8:	4619      	mov	r1, r3
 8001efa:	480c      	ldr	r0, [pc, #48]	; (8001f2c <MX_GPIO_Init+0x144>)
 8001efc:	f003 fd16 	bl	800592c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_TIK_Pin */
  GPIO_InitStruct.Pin = LED_TIK_Pin;
 8001f00:	2380      	movs	r3, #128	; 0x80
 8001f02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f04:	2301      	movs	r3, #1
 8001f06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_TIK_GPIO_Port, &GPIO_InitStruct);
 8001f10:	f107 031c 	add.w	r3, r7, #28
 8001f14:	4619      	mov	r1, r3
 8001f16:	4806      	ldr	r0, [pc, #24]	; (8001f30 <MX_GPIO_Init+0x148>)
 8001f18:	f003 fd08 	bl	800592c <HAL_GPIO_Init>

}
 8001f1c:	bf00      	nop
 8001f1e:	3730      	adds	r7, #48	; 0x30
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	40023800 	.word	0x40023800
 8001f28:	40020000 	.word	0x40020000
 8001f2c:	40020c00 	.word	0x40020c00
 8001f30:	40020800 	.word	0x40020800

08001f34 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b088      	sub	sp, #32
 8001f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

	cb_nandCounter = 0;
 8001f3a:	4b32      	ldr	r3, [pc, #200]	; (8002004 <MX_FSMC_Init+0xd0>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
//	#define NAND_DEVICE MY_NAND_DEVICE// 0x70000000L
//#endif

  /* USER CODE END FSMC_Init 0 */

  FSMC_NAND_PCC_TimingTypeDef ComSpaceTiming = {0};
 8001f40:	f107 0310 	add.w	r3, r7, #16
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	605a      	str	r2, [r3, #4]
 8001f4a:	609a      	str	r2, [r3, #8]
 8001f4c:	60da      	str	r2, [r3, #12]
  FSMC_NAND_PCC_TimingTypeDef AttSpaceTiming = {0};
 8001f4e:	463b      	mov	r3, r7
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	605a      	str	r2, [r3, #4]
 8001f56:	609a      	str	r2, [r3, #8]
 8001f58:	60da      	str	r2, [r3, #12]
*/
  /* USER CODE END FSMC_Init 1 */

  /** Perform the NAND1 memory initialization sequence
  */
  hnand1.Instance = FSMC_NAND_DEVICE;
 8001f5a:	4b2b      	ldr	r3, [pc, #172]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001f5c:	4a2b      	ldr	r2, [pc, #172]	; (800200c <MX_FSMC_Init+0xd8>)
 8001f5e:	601a      	str	r2, [r3, #0]
  /* hnand1.Init */
  hnand1.Init.NandBank = FSMC_NAND_BANK2;
 8001f60:	4b29      	ldr	r3, [pc, #164]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001f62:	2210      	movs	r2, #16
 8001f64:	605a      	str	r2, [r3, #4]
  hnand1.Init.Waitfeature = FSMC_NAND_PCC_WAIT_FEATURE_ENABLE;
 8001f66:	4b28      	ldr	r3, [pc, #160]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001f68:	2202      	movs	r2, #2
 8001f6a:	609a      	str	r2, [r3, #8]
  hnand1.Init.MemoryDataWidth = FSMC_NAND_PCC_MEM_BUS_WIDTH_8;
 8001f6c:	4b26      	ldr	r3, [pc, #152]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	60da      	str	r2, [r3, #12]
  hnand1.Init.EccComputation = FSMC_NAND_ECC_ENABLE;//DISABLE;
 8001f72:	4b25      	ldr	r3, [pc, #148]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001f74:	2240      	movs	r2, #64	; 0x40
 8001f76:	611a      	str	r2, [r3, #16]
  hnand1.Init.ECCPageSize = FSMC_NAND_ECC_PAGE_SIZE_512BYTE;
 8001f78:	4b23      	ldr	r3, [pc, #140]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001f7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001f7e:	615a      	str	r2, [r3, #20]
  hnand1.Init.TCLRSetupTime = 0;
 8001f80:	4b21      	ldr	r3, [pc, #132]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	619a      	str	r2, [r3, #24]
  hnand1.Init.TARSetupTime = 0;
 8001f86:	4b20      	ldr	r3, [pc, #128]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	61da      	str	r2, [r3, #28]
  /* hnand1.Config */
  hnand1.Config.PageSize = 2048;
 8001f8c:	4b1e      	ldr	r3, [pc, #120]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001f8e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f92:	625a      	str	r2, [r3, #36]	; 0x24
  hnand1.Config.SpareAreaSize = 64;//16;
 8001f94:	4b1c      	ldr	r3, [pc, #112]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001f96:	2240      	movs	r2, #64	; 0x40
 8001f98:	629a      	str	r2, [r3, #40]	; 0x28
  hnand1.Config.BlockSize = 64;//131072; (in pages)
 8001f9a:	4b1b      	ldr	r3, [pc, #108]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001f9c:	2240      	movs	r2, #64	; 0x40
 8001f9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hnand1.Config.BlockNbr = 1024;
 8001fa0:	4b19      	ldr	r3, [pc, #100]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001fa2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fa6:	631a      	str	r2, [r3, #48]	; 0x30
  hnand1.Config.PlaneNbr = 1;
 8001fa8:	4b17      	ldr	r3, [pc, #92]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001faa:	2201      	movs	r2, #1
 8001fac:	635a      	str	r2, [r3, #52]	; 0x34
  hnand1.Config.PlaneSize = 1024;// (in blocks) //134217728;
 8001fae:	4b16      	ldr	r3, [pc, #88]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001fb0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fb4:	639a      	str	r2, [r3, #56]	; 0x38
  hnand1.Config.ExtraCommandEnable = DISABLE;
 8001fb6:	4b14      	ldr	r3, [pc, #80]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* ComSpaceTiming */
  ComSpaceTiming.SetupTime = 252;//12
 8001fbe:	23fc      	movs	r3, #252	; 0xfc
 8001fc0:	613b      	str	r3, [r7, #16]
  ComSpaceTiming.WaitSetupTime = 252;//18
 8001fc2:	23fc      	movs	r3, #252	; 0xfc
 8001fc4:	617b      	str	r3, [r7, #20]
  ComSpaceTiming.HoldSetupTime = 252;//18
 8001fc6:	23fc      	movs	r3, #252	; 0xfc
 8001fc8:	61bb      	str	r3, [r7, #24]
  ComSpaceTiming.HiZSetupTime = 252;//6;
 8001fca:	23fc      	movs	r3, #252	; 0xfc
 8001fcc:	61fb      	str	r3, [r7, #28]
  /* AttSpaceTiming */
  AttSpaceTiming.SetupTime = 252;//18
 8001fce:	23fc      	movs	r3, #252	; 0xfc
 8001fd0:	603b      	str	r3, [r7, #0]
  AttSpaceTiming.WaitSetupTime = 252;//12
 8001fd2:	23fc      	movs	r3, #252	; 0xfc
 8001fd4:	607b      	str	r3, [r7, #4]
  AttSpaceTiming.HoldSetupTime = 252;//12
 8001fd6:	23fc      	movs	r3, #252	; 0xfc
 8001fd8:	60bb      	str	r3, [r7, #8]
  AttSpaceTiming.HiZSetupTime = 252;//6
 8001fda:	23fc      	movs	r3, #252	; 0xfc
 8001fdc:	60fb      	str	r3, [r7, #12]

  if (HAL_NAND_Init(&hnand1, &ComSpaceTiming, &AttSpaceTiming) != HAL_OK)
 8001fde:	463a      	mov	r2, r7
 8001fe0:	f107 0310 	add.w	r3, r7, #16
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4808      	ldr	r0, [pc, #32]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001fe8:	f003 fe6f 	bl	8005cca <HAL_NAND_Init>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <MX_FSMC_Init+0xc2>
  {
    Error_Handler( );
 8001ff2:	f001 ff77 	bl	8003ee4 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  	  io_nand_init(&hnand1);
 8001ff6:	4804      	ldr	r0, [pc, #16]	; (8002008 <MX_FSMC_Init+0xd4>)
 8001ff8:	f7fe fe50 	bl	8000c9c <io_nand_init>
//nand->cfg.plane_number  = hwnand->Config.PlaneNbr;  // Number of plane (1 K9GAG08U0E )
//nand->cfg.plane_size    = hwnand->Config.PlaneSize * nand->cfg.block_number; // Plane size (In Page)
*/

  /* USER CODE END FSMC_Init 2 */
}
 8001ffc:	bf00      	nop
 8001ffe:	3720      	adds	r7, #32
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	200014ac 	.word	0x200014ac
 8002008:	2000042c 	.word	0x2000042c
 800200c:	a0000060 	.word	0xa0000060

08002010 <pageIsEmpty>:
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
bool pageIsEmpty(uint32_t page)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
bool ret = false;
 8002018:	2300      	movs	r3, #0
 800201a:	73fb      	strb	r3, [r7, #15]

	io_nand_read(page, rdBuf, chipConf.PageSize, 0)	;
 800201c:	4b13      	ldr	r3, [pc, #76]	; (800206c <pageIsEmpty+0x5c>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	2300      	movs	r3, #0
 8002022:	4913      	ldr	r1, [pc, #76]	; (8002070 <pageIsEmpty+0x60>)
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff fc3b 	bl	80018a0 <io_nand_read>
	if (!(devError & devNAND)) {
 800202a:	4b12      	ldr	r3, [pc, #72]	; (8002074 <pageIsEmpty+0x64>)
 800202c:	881b      	ldrh	r3, [r3, #0]
 800202e:	f003 0320 	and.w	r3, r3, #32
 8002032:	2b00      	cmp	r3, #0
 8002034:	d115      	bne.n	8002062 <pageIsEmpty+0x52>
		ret = true;
 8002036:	2301      	movs	r3, #1
 8002038:	73fb      	strb	r3, [r7, #15]
		for (uint32_t i = 0; i < chipConf.PageSize; i++) {
 800203a:	2300      	movs	r3, #0
 800203c:	60bb      	str	r3, [r7, #8]
 800203e:	e00b      	b.n	8002058 <pageIsEmpty+0x48>
			if (*(uint8_t *)(rdBuf + i) != EMPTY) {
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	4a0b      	ldr	r2, [pc, #44]	; (8002070 <pageIsEmpty+0x60>)
 8002044:	4413      	add	r3, r2
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	2bff      	cmp	r3, #255	; 0xff
 800204a:	d002      	beq.n	8002052 <pageIsEmpty+0x42>
				ret = false;
 800204c:	2300      	movs	r3, #0
 800204e:	73fb      	strb	r3, [r7, #15]
				break;
 8002050:	e007      	b.n	8002062 <pageIsEmpty+0x52>
		for (uint32_t i = 0; i < chipConf.PageSize; i++) {
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	3301      	adds	r3, #1
 8002056:	60bb      	str	r3, [r7, #8]
 8002058:	4b04      	ldr	r3, [pc, #16]	; (800206c <pageIsEmpty+0x5c>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68ba      	ldr	r2, [r7, #8]
 800205e:	429a      	cmp	r2, r3
 8002060:	d3ee      	bcc.n	8002040 <pageIsEmpty+0x30>
			}
		}
	}

	return ret;
 8002062:	7bfb      	ldrb	r3, [r7, #15]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	200014b8 	.word	0x200014b8
 8002070:	200014d0 	.word	0x200014d0
 8002074:	20000478 	.word	0x20000478

08002078 <_write>:
	return NAND_Erase_Block(nandPort, &nans, 0);
}
*/
#ifdef SET_SMALL_FS
int _write(int file, char *buf, int len)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
	Report(0, "%.*s", len, buf);
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	4904      	ldr	r1, [pc, #16]	; (800209c <_write+0x24>)
 800208a:	2000      	movs	r0, #0
 800208c:	f000 fab8 	bl	8002600 <Report>
	return len;
 8002090:	687b      	ldr	r3, [r7, #4]
}
 8002092:	4618      	mov	r0, r3
 8002094:	3710      	adds	r7, #16
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	0800e2bc 	.word	0x0800e2bc

080020a0 <get_qStat>:
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
static const char *get_qStat(osStatus_t osStat)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
	switch (osStat) {
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	dc18      	bgt.n	80020e0 <get_qStat+0x40>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f113 0f06 	cmn.w	r3, #6
 80020b4:	db2a      	blt.n	800210c <get_qStat+0x6c>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	3306      	adds	r3, #6
 80020ba:	2b06      	cmp	r3, #6
 80020bc:	d826      	bhi.n	800210c <get_qStat+0x6c>
 80020be:	a201      	add	r2, pc, #4	; (adr r2, 80020c4 <get_qStat+0x24>)
 80020c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c4:	08002105 	.word	0x08002105
 80020c8:	08002101 	.word	0x08002101
 80020cc:	080020fd 	.word	0x080020fd
 80020d0:	080020f9 	.word	0x080020f9
 80020d4:	080020f5 	.word	0x080020f5
 80020d8:	080020f1 	.word	0x080020f1
 80020dc:	080020ed 	.word	0x080020ed
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d00e      	beq.n	8002108 <get_qStat+0x68>
 80020ea:	e00f      	b.n	800210c <get_qStat+0x6c>
		case 0:
			return "osOK";//                      =  0,         ///< Operation completed successfully.
 80020ec:	4b0b      	ldr	r3, [pc, #44]	; (800211c <get_qStat+0x7c>)
 80020ee:	e00e      	b.n	800210e <get_qStat+0x6e>
		case -1:
			return "osError";//                   = -1,         ///< Unspecified RTOS error: run-time error but no other error message fits.
 80020f0:	4b0b      	ldr	r3, [pc, #44]	; (8002120 <get_qStat+0x80>)
 80020f2:	e00c      	b.n	800210e <get_qStat+0x6e>
		case -2:
			return "osErrorTimeout";//            = -2,         ///< Operation not completed within the timeout period.
 80020f4:	4b0b      	ldr	r3, [pc, #44]	; (8002124 <get_qStat+0x84>)
 80020f6:	e00a      	b.n	800210e <get_qStat+0x6e>
		case -3:
			return "osErrorResource";//           = -3,         ///< Resource not available.
 80020f8:	4b0b      	ldr	r3, [pc, #44]	; (8002128 <get_qStat+0x88>)
 80020fa:	e008      	b.n	800210e <get_qStat+0x6e>
		case -4:
			return "osErrorParameter";//          = -4,         ///< Parameter error.
 80020fc:	4b0b      	ldr	r3, [pc, #44]	; (800212c <get_qStat+0x8c>)
 80020fe:	e006      	b.n	800210e <get_qStat+0x6e>
		case -5:
			return "osErrorNoMemory";//           = -5,         ///< System is out of memory: it was impossible to allocate or reserve memory for the operation.
 8002100:	4b0b      	ldr	r3, [pc, #44]	; (8002130 <get_qStat+0x90>)
 8002102:	e004      	b.n	800210e <get_qStat+0x6e>
		case -6:
			return "osErrorISR";//                = -6,         ///< Not allowed in ISR context: the function cannot be called from interrupt service routines.
 8002104:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <get_qStat+0x94>)
 8002106:	e002      	b.n	800210e <get_qStat+0x6e>
		case 0x7FFFFFFF:
			return "osStatusReserved";//          = 0x7FFFFFFF  ///< Prevents enum down-size compiler optimization.
 8002108:	4b0b      	ldr	r3, [pc, #44]	; (8002138 <get_qStat+0x98>)
 800210a:	e000      	b.n	800210e <get_qStat+0x6e>
	}

	return "UnknownError";
 800210c:	4b0b      	ldr	r3, [pc, #44]	; (800213c <get_qStat+0x9c>)
}
 800210e:	4618      	mov	r0, r3
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	0800e2c4 	.word	0x0800e2c4
 8002120:	0800e2cc 	.word	0x0800e2cc
 8002124:	0800e2d4 	.word	0x0800e2d4
 8002128:	0800e2e4 	.word	0x0800e2e4
 800212c:	0800e2f4 	.word	0x0800e2f4
 8002130:	0800e308 	.word	0x0800e308
 8002134:	0800e318 	.word	0x0800e318
 8002138:	0800e324 	.word	0x0800e324
 800213c:	0800e338 	.word	0x0800e338

08002140 <get_logName>:
//-----------------------------------------------------------------------------
static const char *get_logName(uint8_t lg)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	71fb      	strb	r3, [r7, #7]
	switch (lg) {
 800214a:	79fb      	ldrb	r3, [r7, #7]
 800214c:	2b02      	cmp	r3, #2
 800214e:	d00a      	beq.n	8002166 <get_logName+0x26>
 8002150:	2b02      	cmp	r3, #2
 8002152:	dc0a      	bgt.n	800216a <get_logName+0x2a>
 8002154:	2b00      	cmp	r3, #0
 8002156:	d002      	beq.n	800215e <get_logName+0x1e>
 8002158:	2b01      	cmp	r3, #1
 800215a:	d002      	beq.n	8002162 <get_logName+0x22>
 800215c:	e005      	b.n	800216a <get_logName+0x2a>
		case logOff:
			return "logOff";
 800215e:	4b06      	ldr	r3, [pc, #24]	; (8002178 <get_logName+0x38>)
 8002160:	e004      	b.n	800216c <get_logName+0x2c>
		case logOn:
			return "logOn";
 8002162:	4b06      	ldr	r3, [pc, #24]	; (800217c <get_logName+0x3c>)
 8002164:	e002      	b.n	800216c <get_logName+0x2c>
		case logDump:
			return "logDump";
 8002166:	4b06      	ldr	r3, [pc, #24]	; (8002180 <get_logName+0x40>)
 8002168:	e000      	b.n	800216c <get_logName+0x2c>
	}

	return "???";
 800216a:	4b06      	ldr	r3, [pc, #24]	; (8002184 <get_logName+0x44>)
}
 800216c:	4618      	mov	r0, r3
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr
 8002178:	0800e348 	.word	0x0800e348
 800217c:	0800e350 	.word	0x0800e350
 8002180:	0800e358 	.word	0x0800e358
 8002184:	0800e360 	.word	0x0800e360

08002188 <hex2bin>:
//-----------------------------------------------------------------------------
//        hex-     uint32_t
//
uint32_t hex2bin(const char *buf, uint8_t len)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08a      	sub	sp, #40	; 0x28
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	460b      	mov	r3, r1
 8002192:	70fb      	strb	r3, [r7, #3]
uint8_t i, j, jk, k;
uint8_t mas[8] = {0x30}, bt[2] = {0};
 8002194:	2330      	movs	r3, #48	; 0x30
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
 800219c:	2300      	movs	r3, #0
 800219e:	81bb      	strh	r3, [r7, #12]
uint32_t dword, ret = 0;
 80021a0:	2300      	movs	r3, #0
 80021a2:	623b      	str	r3, [r7, #32]

    if (!len || !buf) return ret;
 80021a4:	78fb      	ldrb	r3, [r7, #3]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d002      	beq.n	80021b0 <hex2bin+0x28>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d101      	bne.n	80021b4 <hex2bin+0x2c>
 80021b0:	6a3b      	ldr	r3, [r7, #32]
 80021b2:	e0b2      	b.n	800231a <hex2bin+0x192>
    if (len > 8) len = 8;
 80021b4:	78fb      	ldrb	r3, [r7, #3]
 80021b6:	2b08      	cmp	r3, #8
 80021b8:	d901      	bls.n	80021be <hex2bin+0x36>
 80021ba:	2308      	movs	r3, #8
 80021bc:	70fb      	strb	r3, [r7, #3]
    k = 8 - len;
 80021be:	78fb      	ldrb	r3, [r7, #3]
 80021c0:	f1c3 0308 	rsb	r3, r3, #8
 80021c4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    memcpy(&mas[k], buf, len);
 80021c8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80021cc:	f107 0210 	add.w	r2, r7, #16
 80021d0:	4413      	add	r3, r2
 80021d2:	78fa      	ldrb	r2, [r7, #3]
 80021d4:	6879      	ldr	r1, [r7, #4]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f00a fd78 	bl	800cccc <memcpy>

    k = j = 0;
 80021dc:	2300      	movs	r3, #0
 80021de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80021e2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80021e6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    while (k < 4) {
 80021ea:	e090      	b.n	800230e <hex2bin+0x186>
        jk = j + 2;
 80021ec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80021f0:	3302      	adds	r3, #2
 80021f2:	77fb      	strb	r3, [r7, #31]
        for (i = j; i < jk; i++) {
 80021f4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80021f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80021fc:	e066      	b.n	80022cc <hex2bin+0x144>
                 if ((mas[i] >= 0x30) && (mas[i] <= 0x39)) bt[i&1] = mas[i] - 0x30;
 80021fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002202:	3328      	adds	r3, #40	; 0x28
 8002204:	443b      	add	r3, r7
 8002206:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800220a:	2b2f      	cmp	r3, #47	; 0x2f
 800220c:	d918      	bls.n	8002240 <hex2bin+0xb8>
 800220e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002212:	3328      	adds	r3, #40	; 0x28
 8002214:	443b      	add	r3, r7
 8002216:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800221a:	2b39      	cmp	r3, #57	; 0x39
 800221c:	d810      	bhi.n	8002240 <hex2bin+0xb8>
 800221e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002222:	3328      	adds	r3, #40	; 0x28
 8002224:	443b      	add	r3, r7
 8002226:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 800222a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	3a30      	subs	r2, #48	; 0x30
 8002234:	b2d2      	uxtb	r2, r2
 8002236:	3328      	adds	r3, #40	; 0x28
 8002238:	443b      	add	r3, r7
 800223a:	f803 2c1c 	strb.w	r2, [r3, #-28]
 800223e:	e040      	b.n	80022c2 <hex2bin+0x13a>
            else if ((mas[i] >= 0x61) && (mas[i] <= 0x66)) bt[i&1] = mas[i] - 0x57;//a,b,c,d,e,f
 8002240:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002244:	3328      	adds	r3, #40	; 0x28
 8002246:	443b      	add	r3, r7
 8002248:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800224c:	2b60      	cmp	r3, #96	; 0x60
 800224e:	d918      	bls.n	8002282 <hex2bin+0xfa>
 8002250:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002254:	3328      	adds	r3, #40	; 0x28
 8002256:	443b      	add	r3, r7
 8002258:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800225c:	2b66      	cmp	r3, #102	; 0x66
 800225e:	d810      	bhi.n	8002282 <hex2bin+0xfa>
 8002260:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002264:	3328      	adds	r3, #40	; 0x28
 8002266:	443b      	add	r3, r7
 8002268:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 800226c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	3a57      	subs	r2, #87	; 0x57
 8002276:	b2d2      	uxtb	r2, r2
 8002278:	3328      	adds	r3, #40	; 0x28
 800227a:	443b      	add	r3, r7
 800227c:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8002280:	e01f      	b.n	80022c2 <hex2bin+0x13a>
            else if ((mas[i] >= 0x41) && (mas[i] <= 0x46)) bt[i&1] = mas[i] - 0x37;//A,B,C,D,E,F
 8002282:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002286:	3328      	adds	r3, #40	; 0x28
 8002288:	443b      	add	r3, r7
 800228a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800228e:	2b40      	cmp	r3, #64	; 0x40
 8002290:	d917      	bls.n	80022c2 <hex2bin+0x13a>
 8002292:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002296:	3328      	adds	r3, #40	; 0x28
 8002298:	443b      	add	r3, r7
 800229a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800229e:	2b46      	cmp	r3, #70	; 0x46
 80022a0:	d80f      	bhi.n	80022c2 <hex2bin+0x13a>
 80022a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80022a6:	3328      	adds	r3, #40	; 0x28
 80022a8:	443b      	add	r3, r7
 80022aa:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80022ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	3a37      	subs	r2, #55	; 0x37
 80022b8:	b2d2      	uxtb	r2, r2
 80022ba:	3328      	adds	r3, #40	; 0x28
 80022bc:	443b      	add	r3, r7
 80022be:	f803 2c1c 	strb.w	r2, [r3, #-28]
        for (i = j; i < jk; i++) {
 80022c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80022c6:	3301      	adds	r3, #1
 80022c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80022cc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80022d0:	7ffb      	ldrb	r3, [r7, #31]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d393      	bcc.n	80021fe <hex2bin+0x76>
        }
        dword = (bt[0] << 4) | (bt[1] & 0xf);
 80022d6:	7b3b      	ldrb	r3, [r7, #12]
 80022d8:	011a      	lsls	r2, r3, #4
 80022da:	7b7b      	ldrb	r3, [r7, #13]
 80022dc:	f003 030f 	and.w	r3, r3, #15
 80022e0:	4313      	orrs	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        ret |= (dword << 8*(4 - k - 1));
 80022e4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80022e8:	f1c3 0303 	rsb	r3, r3, #3
 80022ec:	00db      	lsls	r3, r3, #3
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	6a3a      	ldr	r2, [r7, #32]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	623b      	str	r3, [r7, #32]
        k++;
 80022fa:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80022fe:	3301      	adds	r3, #1
 8002300:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        j += 2;
 8002304:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002308:	3302      	adds	r3, #2
 800230a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    while (k < 4) {
 800230e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002312:	2b03      	cmp	r3, #3
 8002314:	f67f af6a 	bls.w	80021ec <hex2bin+0x64>
    }

    return ret;
 8002318:	6a3b      	ldr	r3, [r7, #32]
}
 800231a:	4618      	mov	r0, r3
 800231c:	3728      	adds	r7, #40	; 0x28
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
	...

08002324 <errLedOn>:
//-------------------------------------------------------------------------------------------
void errLedOn(bool on)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	71fb      	strb	r3, [r7, #7]
	if (on)
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d006      	beq.n	8002342 <errLedOn+0x1e>
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);//LED ON
 8002334:	2201      	movs	r2, #1
 8002336:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800233a:	4807      	ldr	r0, [pc, #28]	; (8002358 <errLedOn+0x34>)
 800233c:	f003 fc92 	bl	8005c64 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);//LED OFF
}
 8002340:	e005      	b.n	800234e <errLedOn+0x2a>
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);//LED OFF
 8002342:	2200      	movs	r2, #0
 8002344:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002348:	4803      	ldr	r0, [pc, #12]	; (8002358 <errLedOn+0x34>)
 800234a:	f003 fc8b 	bl	8005c64 <HAL_GPIO_WritePin>
}
 800234e:	bf00      	nop
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40020c00 	.word	0x40020c00

0800235c <get_secCounter>:
//------------------------------------------------------------------------------------
uint32_t get_secCounter()
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
	return secCounter;
 8002360:	4b03      	ldr	r3, [pc, #12]	; (8002370 <get_secCounter+0x14>)
 8002362:	681b      	ldr	r3, [r3, #0]
}
 8002364:	4618      	mov	r0, r3
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	2000047c 	.word	0x2000047c

08002374 <inc_secCounter>:
//-----------------------------------------------------------------------------
void inc_secCounter()
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
	secCounter++;
 8002378:	4b04      	ldr	r3, [pc, #16]	; (800238c <inc_secCounter+0x18>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	3301      	adds	r3, #1
 800237e:	4a03      	ldr	r2, [pc, #12]	; (800238c <inc_secCounter+0x18>)
 8002380:	6013      	str	r3, [r2, #0]
}
 8002382:	bf00      	nop
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	2000047c 	.word	0x2000047c

08002390 <get_msCounter>:
//-----------------------------------------------------------------------------
uint64_t get_msCounter()
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
	return msCounter;
 8002394:	4b04      	ldr	r3, [pc, #16]	; (80023a8 <get_msCounter+0x18>)
 8002396:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 800239a:	4610      	mov	r0, r2
 800239c:	4619      	mov	r1, r3
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	20000480 	.word	0x20000480

080023ac <inc_msCounter>:
//-----------------------------------------------------------------------------
void inc_msCounter()
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
	msCounter++;
 80023b0:	4b06      	ldr	r3, [pc, #24]	; (80023cc <inc_msCounter+0x20>)
 80023b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023b6:	1c50      	adds	r0, r2, #1
 80023b8:	f143 0100 	adc.w	r1, r3, #0
 80023bc:	4b03      	ldr	r3, [pc, #12]	; (80023cc <inc_msCounter+0x20>)
 80023be:	e9c3 0100 	strd	r0, r1, [r3]
}
 80023c2:	bf00      	nop
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr
 80023cc:	20000480 	.word	0x20000480

080023d0 <get_tmr>:
//------------------------------------------------------------------------------------------
uint32_t get_tmr(uint32_t sec)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
	return (get_secCounter() + sec);
 80023d8:	f7ff ffc0 	bl	800235c <get_secCounter>
 80023dc:	4602      	mov	r2, r0
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4413      	add	r3, r2
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <check_tmr>:
//------------------------------------------------------------------------------------------
bool check_tmr(uint32_t sec)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b082      	sub	sp, #8
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
	return (get_secCounter() >= sec ? true : false);
 80023f2:	f7ff ffb3 	bl	800235c <get_secCounter>
 80023f6:	4602      	mov	r2, r0
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4293      	cmp	r3, r2
 80023fc:	bf94      	ite	ls
 80023fe:	2301      	movls	r3, #1
 8002400:	2300      	movhi	r3, #0
 8002402:	b2db      	uxtb	r3, r3
}
 8002404:	4618      	mov	r0, r3
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <set_Date>:
{
	return (get_msCounter() >= hs ? true : false);
}
//-----------------------------------------------------------------------------------------
void set_Date(uint32_t usec)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b094      	sub	sp, #80	; 0x50
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
struct tm ts;
time_t ep = (time_t)usec;
 8002414:	6879      	ldr	r1, [r7, #4]
 8002416:	2000      	movs	r0, #0
 8002418:	460a      	mov	r2, r1
 800241a:	4603      	mov	r3, r0
 800241c:	e9c7 2308 	strd	r2, r3, [r7, #32]

	gmtime_r(&ep, &ts);
 8002420:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8002424:	f107 0320 	add.w	r3, r7, #32
 8002428:	4611      	mov	r1, r2
 800242a:	4618      	mov	r0, r3
 800242c:	f00a fb72 	bl	800cb14 <gmtime_r>

	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	sDate.WeekDay = ts.tm_wday;
 8002430:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002432:	b2db      	uxtb	r3, r3
 8002434:	723b      	strb	r3, [r7, #8]
	sDate.Month   = ts.tm_mon + 1;
 8002436:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002438:	b2db      	uxtb	r3, r3
 800243a:	3301      	adds	r3, #1
 800243c:	b2db      	uxtb	r3, r3
 800243e:	727b      	strb	r3, [r7, #9]
	sDate.Date    = ts.tm_mday;
 8002440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002442:	b2db      	uxtb	r3, r3
 8002444:	72bb      	strb	r3, [r7, #10]
	sDate.Year    = ts.tm_year;
 8002446:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002448:	b2db      	uxtb	r3, r3
 800244a:	72fb      	strb	r3, [r7, #11]
	sTime.Hours   = ts.tm_hour + tZone;
 800244c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800244e:	b2da      	uxtb	r2, r3
 8002450:	4b1a      	ldr	r3, [pc, #104]	; (80024bc <set_Date+0xb0>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	4413      	add	r3, r2
 8002456:	b2db      	uxtb	r3, r3
 8002458:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = ts.tm_min;
 800245a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800245c:	b2db      	uxtb	r3, r3
 800245e:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = ts.tm_sec;
 8002460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002462:	b2db      	uxtb	r3, r3
 8002464:	73bb      	strb	r3, [r7, #14]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 8002466:	f107 030c 	add.w	r3, r7, #12
 800246a:	2200      	movs	r2, #0
 800246c:	4619      	mov	r1, r3
 800246e:	4814      	ldr	r0, [pc, #80]	; (80024c0 <set_Date+0xb4>)
 8002470:	f004 fba2 	bl	8006bb8 <HAL_RTC_SetTime>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d007      	beq.n	800248a <set_Date+0x7e>
 800247a:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <set_Date+0xb8>)
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	f043 0308 	orr.w	r3, r3, #8
 8002482:	b29a      	uxth	r2, r3
 8002484:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <set_Date+0xb8>)
 8002486:	801a      	strh	r2, [r3, #0]
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
		else {
			setDate = true;
		}
	}
}
 8002488:	e014      	b.n	80024b4 <set_Date+0xa8>
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 800248a:	f107 0308 	add.w	r3, r7, #8
 800248e:	2200      	movs	r2, #0
 8002490:	4619      	mov	r1, r3
 8002492:	480b      	ldr	r0, [pc, #44]	; (80024c0 <set_Date+0xb4>)
 8002494:	f004 fc88 	bl	8006da8 <HAL_RTC_SetDate>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d007      	beq.n	80024ae <set_Date+0xa2>
 800249e:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <set_Date+0xb8>)
 80024a0:	881b      	ldrh	r3, [r3, #0]
 80024a2:	f043 0308 	orr.w	r3, r3, #8
 80024a6:	b29a      	uxth	r2, r3
 80024a8:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <set_Date+0xb8>)
 80024aa:	801a      	strh	r2, [r3, #0]
}
 80024ac:	e002      	b.n	80024b4 <set_Date+0xa8>
			setDate = true;
 80024ae:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <set_Date+0xbc>)
 80024b0:	2201      	movs	r2, #1
 80024b2:	701a      	strb	r2, [r3, #0]
}
 80024b4:	bf00      	nop
 80024b6:	3750      	adds	r7, #80	; 0x50
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	2000148d 	.word	0x2000148d
 80024c0:	20000268 	.word	0x20000268
 80024c4:	20000478 	.word	0x20000478
 80024c8:	2000148c 	.word	0x2000148c

080024cc <sec2str>:

	return ep;
}
//-----------------------------------------------------------------------------------------
int sec2str(char *st)
{
 80024cc:	b590      	push	{r4, r7, lr}
 80024ce:	b093      	sub	sp, #76	; 0x4c
 80024d0:	af04      	add	r7, sp, #16
 80024d2:	6078      	str	r0, [r7, #4]
int ret = 0;
 80024d4:	2300      	movs	r3, #0
 80024d6:	637b      	str	r3, [r7, #52]	; 0x34

	if (!setDate) {
 80024d8:	4b40      	ldr	r3, [pc, #256]	; (80025dc <sec2str+0x110>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	f083 0301 	eor.w	r3, r3, #1
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d040      	beq.n	8002568 <sec2str+0x9c>
		uint32_t sec = get_secCounter();
 80024e6:	f7ff ff39 	bl	800235c <get_secCounter>
 80024ea:	6338      	str	r0, [r7, #48]	; 0x30

		uint32_t day = sec / (60 * 60 * 24);
 80024ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ee:	4a3c      	ldr	r2, [pc, #240]	; (80025e0 <sec2str+0x114>)
 80024f0:	fba2 2303 	umull	r2, r3, r2, r3
 80024f4:	0c1b      	lsrs	r3, r3, #16
 80024f6:	62fb      	str	r3, [r7, #44]	; 0x2c
		sec %= (60 * 60 * 24);
 80024f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024fa:	4a39      	ldr	r2, [pc, #228]	; (80025e0 <sec2str+0x114>)
 80024fc:	fba2 1203 	umull	r1, r2, r2, r3
 8002500:	0c12      	lsrs	r2, r2, #16
 8002502:	4938      	ldr	r1, [pc, #224]	; (80025e4 <sec2str+0x118>)
 8002504:	fb01 f202 	mul.w	r2, r1, r2
 8002508:	1a9b      	subs	r3, r3, r2
 800250a:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t hour = sec / (60 * 60);
 800250c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800250e:	4a36      	ldr	r2, [pc, #216]	; (80025e8 <sec2str+0x11c>)
 8002510:	fba2 2303 	umull	r2, r3, r2, r3
 8002514:	0adb      	lsrs	r3, r3, #11
 8002516:	62bb      	str	r3, [r7, #40]	; 0x28
		sec %= (60 * 60);
 8002518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800251a:	4a33      	ldr	r2, [pc, #204]	; (80025e8 <sec2str+0x11c>)
 800251c:	fba2 1203 	umull	r1, r2, r2, r3
 8002520:	0ad2      	lsrs	r2, r2, #11
 8002522:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002526:	fb01 f202 	mul.w	r2, r1, r2
 800252a:	1a9b      	subs	r3, r3, r2
 800252c:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t min = sec / (60);
 800252e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002530:	4a2e      	ldr	r2, [pc, #184]	; (80025ec <sec2str+0x120>)
 8002532:	fba2 2303 	umull	r2, r3, r2, r3
 8002536:	095b      	lsrs	r3, r3, #5
 8002538:	627b      	str	r3, [r7, #36]	; 0x24
		sec %= 60;
 800253a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800253c:	4b2b      	ldr	r3, [pc, #172]	; (80025ec <sec2str+0x120>)
 800253e:	fba3 1302 	umull	r1, r3, r3, r2
 8002542:	0959      	lsrs	r1, r3, #5
 8002544:	460b      	mov	r3, r1
 8002546:	011b      	lsls	r3, r3, #4
 8002548:	1a5b      	subs	r3, r3, r1
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	633b      	str	r3, [r7, #48]	; 0x30

		ret = sprintf(st, "%lu.%02lu:%02lu:%02lu", day, hour, min, sec);
 8002550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002552:	9301      	str	r3, [sp, #4]
 8002554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002556:	9300      	str	r3, [sp, #0]
 8002558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800255a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800255c:	4924      	ldr	r1, [pc, #144]	; (80025f0 <sec2str+0x124>)
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f00b f82a 	bl	800d5b8 <siprintf>
 8002564:	6378      	str	r0, [r7, #52]	; 0x34
 8002566:	e034      	b.n	80025d2 <sec2str+0x106>
	} else {
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN)) devError |= devRTC;
 8002568:	f107 030c 	add.w	r3, r7, #12
 800256c:	2200      	movs	r2, #0
 800256e:	4619      	mov	r1, r3
 8002570:	4820      	ldr	r0, [pc, #128]	; (80025f4 <sec2str+0x128>)
 8002572:	f004 fc9d 	bl	8006eb0 <HAL_RTC_GetDate>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d007      	beq.n	800258c <sec2str+0xc0>
 800257c:	4b1e      	ldr	r3, [pc, #120]	; (80025f8 <sec2str+0x12c>)
 800257e:	881b      	ldrh	r3, [r3, #0]
 8002580:	f043 0308 	orr.w	r3, r3, #8
 8002584:	b29a      	uxth	r2, r3
 8002586:	4b1c      	ldr	r3, [pc, #112]	; (80025f8 <sec2str+0x12c>)
 8002588:	801a      	strh	r2, [r3, #0]
 800258a:	e022      	b.n	80025d2 <sec2str+0x106>
		else {
			if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN)) devError |= devRTC;
 800258c:	f107 0310 	add.w	r3, r7, #16
 8002590:	2200      	movs	r2, #0
 8002592:	4619      	mov	r1, r3
 8002594:	4817      	ldr	r0, [pc, #92]	; (80025f4 <sec2str+0x128>)
 8002596:	f004 fba9 	bl	8006cec <HAL_RTC_GetTime>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d007      	beq.n	80025b0 <sec2str+0xe4>
 80025a0:	4b15      	ldr	r3, [pc, #84]	; (80025f8 <sec2str+0x12c>)
 80025a2:	881b      	ldrh	r3, [r3, #0]
 80025a4:	f043 0308 	orr.w	r3, r3, #8
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	4b13      	ldr	r3, [pc, #76]	; (80025f8 <sec2str+0x12c>)
 80025ac:	801a      	strh	r2, [r3, #0]
 80025ae:	e010      	b.n	80025d2 <sec2str+0x106>
			else {
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
								sDate.Date, sDate.Month,
 80025b0:	7bbb      	ldrb	r3, [r7, #14]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 80025b2:	4618      	mov	r0, r3
								sDate.Date, sDate.Month,
 80025b4:	7b7b      	ldrb	r3, [r7, #13]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 80025b6:	461c      	mov	r4, r3
								sTime.Hours, sTime.Minutes, sTime.Seconds);
 80025b8:	7c3b      	ldrb	r3, [r7, #16]
 80025ba:	7c7a      	ldrb	r2, [r7, #17]
 80025bc:	7cb9      	ldrb	r1, [r7, #18]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 80025be:	9102      	str	r1, [sp, #8]
 80025c0:	9201      	str	r2, [sp, #4]
 80025c2:	9300      	str	r3, [sp, #0]
 80025c4:	4623      	mov	r3, r4
 80025c6:	4602      	mov	r2, r0
 80025c8:	490c      	ldr	r1, [pc, #48]	; (80025fc <sec2str+0x130>)
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f00a fff4 	bl	800d5b8 <siprintf>
 80025d0:	6378      	str	r0, [r7, #52]	; 0x34
			}
		}
	}

	return ret;
 80025d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	373c      	adds	r7, #60	; 0x3c
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd90      	pop	{r4, r7, pc}
 80025dc:	2000148c 	.word	0x2000148c
 80025e0:	c22e4507 	.word	0xc22e4507
 80025e4:	00015180 	.word	0x00015180
 80025e8:	91a2b3c5 	.word	0x91a2b3c5
 80025ec:	88888889 	.word	0x88888889
 80025f0:	0800e364 	.word	0x0800e364
 80025f4:	20000268 	.word	0x20000268
 80025f8:	20000478 	.word	0x20000478
 80025fc:	0800e37c 	.word	0x0800e37c

08002600 <Report>:
//-------------------------------------------------------------------------------------------
uint8_t Report(const uint8_t addTime, const char *fmt, ...)
{
 8002600:	b40e      	push	{r1, r2, r3}
 8002602:	b590      	push	{r4, r7, lr}
 8002604:	b086      	sub	sp, #24
 8002606:	af00      	add	r7, sp, #0
 8002608:	4603      	mov	r3, r0
 800260a:	71fb      	strb	r3, [r7, #7]
va_list args;
size_t len = MAX_UART_BUF;
 800260c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002610:	613b      	str	r3, [r7, #16]
int dl = 0;
 8002612:	2300      	movs	r3, #0
 8002614:	617b      	str	r3, [r7, #20]
char *buf = &txBuf[0];
 8002616:	4b28      	ldr	r3, [pc, #160]	; (80026b8 <Report+0xb8>)
 8002618:	60fb      	str	r3, [r7, #12]

	*buf = '\0';
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2200      	movs	r2, #0
 800261e:	701a      	strb	r2, [r3, #0]
	if (addTime) {
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d010      	beq.n	8002648 <Report+0x48>
		dl = sec2str(buf);
 8002626:	68f8      	ldr	r0, [r7, #12]
 8002628:	f7ff ff50 	bl	80024cc <sec2str>
 800262c:	6178      	str	r0, [r7, #20]
		strcat(buf, " | ");
 800262e:	68f8      	ldr	r0, [r7, #12]
 8002630:	f7fd fdce 	bl	80001d0 <strlen>
 8002634:	4603      	mov	r3, r0
 8002636:	461a      	mov	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	4413      	add	r3, r2
 800263c:	4a1f      	ldr	r2, [pc, #124]	; (80026bc <Report+0xbc>)
 800263e:	6810      	ldr	r0, [r2, #0]
 8002640:	6018      	str	r0, [r3, #0]
		dl += 3;
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	3303      	adds	r3, #3
 8002646:	617b      	str	r3, [r7, #20]
	}

	va_start(args, fmt);
 8002648:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800264c:	60bb      	str	r3, [r7, #8]
	vsnprintf(buf + dl, len - dl, fmt, args);
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	68fa      	ldr	r2, [r7, #12]
 8002652:	18d0      	adds	r0, r2, r3
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	1ad1      	subs	r1, r2, r3
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800265e:	f00b f913 	bl	800d888 <vsniprintf>

	uartRdy = false;
 8002662:	4b17      	ldr	r3, [pc, #92]	; (80026c0 <Report+0xc0>)
 8002664:	2200      	movs	r2, #0
 8002666:	701a      	strb	r2, [r3, #0]
	if (HAL_UART_Transmit_DMA(logPort, (uint8_t *)buf, strlen(buf)) != HAL_OK) devError |= devUART;
 8002668:	4b16      	ldr	r3, [pc, #88]	; (80026c4 <Report+0xc4>)
 800266a:	681c      	ldr	r4, [r3, #0]
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f7fd fdaf 	bl	80001d0 <strlen>
 8002672:	4603      	mov	r3, r0
 8002674:	b29b      	uxth	r3, r3
 8002676:	461a      	mov	r2, r3
 8002678:	68f9      	ldr	r1, [r7, #12]
 800267a:	4620      	mov	r0, r4
 800267c:	f005 ff14 	bl	80084a8 <HAL_UART_Transmit_DMA>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d006      	beq.n	8002694 <Report+0x94>
 8002686:	4b10      	ldr	r3, [pc, #64]	; (80026c8 <Report+0xc8>)
 8002688:	881b      	ldrh	r3, [r3, #0]
 800268a:	f043 0301 	orr.w	r3, r3, #1
 800268e:	b29a      	uxth	r2, r3
 8002690:	4b0d      	ldr	r3, [pc, #52]	; (80026c8 <Report+0xc8>)
 8002692:	801a      	strh	r2, [r3, #0]
	while (!uartRdy) {} //HAL_Delay(1)
 8002694:	bf00      	nop
 8002696:	4b0a      	ldr	r3, [pc, #40]	; (80026c0 <Report+0xc0>)
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	b2db      	uxtb	r3, r3
 800269c:	f083 0301 	eor.w	r3, r3, #1
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d1f7      	bne.n	8002696 <Report+0x96>

	va_end(args);

	return 0;
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3718      	adds	r7, #24
 80026ac:	46bd      	mov	sp, r7
 80026ae:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80026b2:	b003      	add	sp, #12
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	20000488 	.word	0x20000488
 80026bc:	0800e398 	.word	0x0800e398
 80026c0:	20000068 	.word	0x20000068
 80026c4:	20000078 	.word	0x20000078
 80026c8:	20000478 	.word	0x20000478

080026cc <showBuf>:
//-------------------------------------------------------------------------------------------
void showBuf(uint8_t type, bool rd, uint32_t adr, uint32_t len, const uint8_t *buf)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b08e      	sub	sp, #56	; 0x38
 80026d0:	af02      	add	r7, sp, #8
 80026d2:	60ba      	str	r2, [r7, #8]
 80026d4:	607b      	str	r3, [r7, #4]
 80026d6:	4603      	mov	r3, r0
 80026d8:	73fb      	strb	r3, [r7, #15]
 80026da:	460b      	mov	r3, r1
 80026dc:	73bb      	strb	r3, [r7, #14]
int step = 32;
 80026de:	2320      	movs	r3, #32
 80026e0:	617b      	str	r3, [r7, #20]
uint32_t ind = 0;
 80026e2:	2300      	movs	r3, #0
 80026e4:	62fb      	str	r3, [r7, #44]	; 0x2c
uint32_t addr = adr + devAdr;
 80026e6:	4b47      	ldr	r3, [pc, #284]	; (8002804 <showBuf+0x138>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68ba      	ldr	r2, [r7, #8]
 80026ec:	4413      	add	r3, r2
 80026ee:	62bb      	str	r3, [r7, #40]	; 0x28

	if (ind < len) {
 80026f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d271      	bcs.n	80027dc <showBuf+0x110>
		bool done = false;
 80026f8:	2300      	movs	r3, #0
 80026fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		uint32_t ix = 0, sch = len / step;
 80026fe:	2300      	movs	r3, #0
 8002700:	623b      	str	r3, [r7, #32]
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	fbb2 f3f3 	udiv	r3, r2, r3
 800270a:	61fb      	str	r3, [r7, #28]
		if (len % step) sch++;
 800270c:	697a      	ldr	r2, [r7, #20]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	fbb3 f1f2 	udiv	r1, r3, r2
 8002714:	fb01 f202 	mul.w	r2, r1, r2
 8002718:	1a9b      	subs	r3, r3, r2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d002      	beq.n	8002724 <showBuf+0x58>
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	3301      	adds	r3, #1
 8002722:	61fb      	str	r3, [r7, #28]
		stx[0] = '\0';
 8002724:	4b38      	ldr	r3, [pc, #224]	; (8002808 <showBuf+0x13c>)
 8002726:	2200      	movs	r2, #0
 8002728:	701a      	strb	r2, [r3, #0]
		while (!done) {
 800272a:	e046      	b.n	80027ba <showBuf+0xee>
			sprintf(stx+strlen(stx), "%08X ", (unsigned int)addr);
 800272c:	4836      	ldr	r0, [pc, #216]	; (8002808 <showBuf+0x13c>)
 800272e:	f7fd fd4f 	bl	80001d0 <strlen>
 8002732:	4603      	mov	r3, r0
 8002734:	4a34      	ldr	r2, [pc, #208]	; (8002808 <showBuf+0x13c>)
 8002736:	4413      	add	r3, r2
 8002738:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800273a:	4934      	ldr	r1, [pc, #208]	; (800280c <showBuf+0x140>)
 800273c:	4618      	mov	r0, r3
 800273e:	f00a ff3b 	bl	800d5b8 <siprintf>
			for (int i = 0; i < step; i++) {
 8002742:	2300      	movs	r3, #0
 8002744:	61bb      	str	r3, [r7, #24]
 8002746:	e01d      	b.n	8002784 <showBuf+0xb8>
				sprintf(stx+strlen(stx), " %02X", *(buf + i + ind));
 8002748:	482f      	ldr	r0, [pc, #188]	; (8002808 <showBuf+0x13c>)
 800274a:	f7fd fd41 	bl	80001d0 <strlen>
 800274e:	4603      	mov	r3, r0
 8002750:	4a2d      	ldr	r2, [pc, #180]	; (8002808 <showBuf+0x13c>)
 8002752:	1898      	adds	r0, r3, r2
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002758:	4413      	add	r3, r2
 800275a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800275c:	4413      	add	r3, r2
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	461a      	mov	r2, r3
 8002762:	492b      	ldr	r1, [pc, #172]	; (8002810 <showBuf+0x144>)
 8002764:	f00a ff28 	bl	800d5b8 <siprintf>
				ix++;
 8002768:	6a3b      	ldr	r3, [r7, #32]
 800276a:	3301      	adds	r3, #1
 800276c:	623b      	str	r3, [r7, #32]
				if (ix == len) {
 800276e:	6a3a      	ldr	r2, [r7, #32]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	429a      	cmp	r2, r3
 8002774:	d103      	bne.n	800277e <showBuf+0xb2>
					done = true;
 8002776:	2301      	movs	r3, #1
 8002778:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
 800277c:	e006      	b.n	800278c <showBuf+0xc0>
			for (int i = 0; i < step; i++) {
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	3301      	adds	r3, #1
 8002782:	61bb      	str	r3, [r7, #24]
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	429a      	cmp	r2, r3
 800278a:	dbdd      	blt.n	8002748 <showBuf+0x7c>
				}
			}
			strcat(stx, eol);
 800278c:	4b21      	ldr	r3, [pc, #132]	; (8002814 <showBuf+0x148>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4619      	mov	r1, r3
 8002792:	481d      	ldr	r0, [pc, #116]	; (8002808 <showBuf+0x13c>)
 8002794:	f00a ff73 	bl	800d67e <strcat>
			addr += step;
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800279c:	4413      	add	r3, r2
 800279e:	62bb      	str	r3, [r7, #40]	; 0x28
			ind += step;
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027a4:	4413      	add	r3, r2
 80027a6:	62fb      	str	r3, [r7, #44]	; 0x2c
			sch--;
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	3b01      	subs	r3, #1
 80027ac:	61fb      	str	r3, [r7, #28]
			if (!sch) done = true;
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d102      	bne.n	80027ba <showBuf+0xee>
 80027b4:	2301      	movs	r3, #1
 80027b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		while (!done) {
 80027ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80027be:	f083 0301 	eor.w	r3, r3, #1
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d1b1      	bne.n	800272c <showBuf+0x60>
		}
		if (dbg != logOff) Report(0, "%s", stx);
 80027c8:	4b13      	ldr	r3, [pc, #76]	; (8002818 <showBuf+0x14c>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d014      	beq.n	80027fa <showBuf+0x12e>
 80027d0:	4a0d      	ldr	r2, [pc, #52]	; (8002808 <showBuf+0x13c>)
 80027d2:	4912      	ldr	r1, [pc, #72]	; (800281c <showBuf+0x150>)
 80027d4:	2000      	movs	r0, #0
 80027d6:	f7ff ff13 	bl	8002600 <Report>
	} else {
		if (dbg != logOff) Report(0, "\tError: ind=%lu len=%lu readed=%d%s", ind, len, rd, eol);
	}
}
 80027da:	e00e      	b.n	80027fa <showBuf+0x12e>
		if (dbg != logOff) Report(0, "\tError: ind=%lu len=%lu readed=%d%s", ind, len, rd, eol);
 80027dc:	4b0e      	ldr	r3, [pc, #56]	; (8002818 <showBuf+0x14c>)
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d00a      	beq.n	80027fa <showBuf+0x12e>
 80027e4:	7bbb      	ldrb	r3, [r7, #14]
 80027e6:	4a0b      	ldr	r2, [pc, #44]	; (8002814 <showBuf+0x148>)
 80027e8:	6812      	ldr	r2, [r2, #0]
 80027ea:	9201      	str	r2, [sp, #4]
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027f2:	490b      	ldr	r1, [pc, #44]	; (8002820 <showBuf+0x154>)
 80027f4:	2000      	movs	r0, #0
 80027f6:	f7ff ff03 	bl	8002600 <Report>
}
 80027fa:	bf00      	nop
 80027fc:	3730      	adds	r7, #48	; 0x30
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	20001498 	.word	0x20001498
 8002808:	200024d4 	.word	0x200024d4
 800280c:	0800e39c 	.word	0x0800e39c
 8002810:	0800e3a4 	.word	0x0800e3a4
 8002814:	20000004 	.word	0x20000004
 8002818:	2000006a 	.word	0x2000006a
 800281c:	0800e3ac 	.word	0x0800e3ac
 8002820:	0800e3b0 	.word	0x0800e3b0

08002824 <HAL_UART_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
//                        CallBack Functions
//-------------------------------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b092      	sub	sp, #72	; 0x48
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {// logPort - log
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4aa9      	ldr	r2, [pc, #676]	; (8002ad8 <HAL_UART_RxCpltCallback+0x2b4>)
 8002832:	4293      	cmp	r3, r2
 8002834:	f040 8264 	bne.w	8002d00 <HAL_UART_RxCpltCallback+0x4dc>

		rxBuf[ruk++] = (char)rxByte;
 8002838:	4ba8      	ldr	r3, [pc, #672]	; (8002adc <HAL_UART_RxCpltCallback+0x2b8>)
 800283a:	881b      	ldrh	r3, [r3, #0]
 800283c:	1c5a      	adds	r2, r3, #1
 800283e:	b291      	uxth	r1, r2
 8002840:	4aa6      	ldr	r2, [pc, #664]	; (8002adc <HAL_UART_RxCpltCallback+0x2b8>)
 8002842:	8011      	strh	r1, [r2, #0]
 8002844:	461a      	mov	r2, r3
 8002846:	4ba6      	ldr	r3, [pc, #664]	; (8002ae0 <HAL_UART_RxCpltCallback+0x2bc>)
 8002848:	7819      	ldrb	r1, [r3, #0]
 800284a:	4ba6      	ldr	r3, [pc, #664]	; (8002ae4 <HAL_UART_RxCpltCallback+0x2c0>)
 800284c:	5499      	strb	r1, [r3, r2]

		if (rxByte == 0x0a) {//end of line
 800284e:	4ba4      	ldr	r3, [pc, #656]	; (8002ae0 <HAL_UART_RxCpltCallback+0x2bc>)
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	2b0a      	cmp	r3, #10
 8002854:	f040 824f 	bne.w	8002cf6 <HAL_UART_RxCpltCallback+0x4d2>
			rxBuf[--ruk] = '\0';
 8002858:	4ba0      	ldr	r3, [pc, #640]	; (8002adc <HAL_UART_RxCpltCallback+0x2b8>)
 800285a:	881b      	ldrh	r3, [r3, #0]
 800285c:	3b01      	subs	r3, #1
 800285e:	b29a      	uxth	r2, r3
 8002860:	4b9e      	ldr	r3, [pc, #632]	; (8002adc <HAL_UART_RxCpltCallback+0x2b8>)
 8002862:	801a      	strh	r2, [r3, #0]
 8002864:	4b9d      	ldr	r3, [pc, #628]	; (8002adc <HAL_UART_RxCpltCallback+0x2b8>)
 8002866:	881b      	ldrh	r3, [r3, #0]
 8002868:	461a      	mov	r2, r3
 800286a:	4b9e      	ldr	r3, [pc, #632]	; (8002ae4 <HAL_UART_RxCpltCallback+0x2c0>)
 800286c:	2100      	movs	r1, #0
 800286e:	5499      	strb	r1, [r3, r2]
			char *uk = NULL;
 8002870:	2300      	movs	r3, #0
 8002872:	647b      	str	r3, [r7, #68]	; 0x44
			bool check = false;
 8002874:	2300      	movs	r3, #0
 8002876:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
			cmd_flag = 0;
 800287a:	4b9b      	ldr	r3, [pc, #620]	; (8002ae8 <HAL_UART_RxCpltCallback+0x2c4>)
 800287c:	2200      	movs	r2, #0
 800287e:	701a      	strb	r2, [r3, #0]
			s_qcmd qcmd = {0};
 8002880:	2300      	movs	r3, #0
 8002882:	83bb      	strh	r3, [r7, #28]
			int8_t idx = -1;
 8002884:	23ff      	movs	r3, #255	; 0xff
 8002886:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
			if (strlen(rxBuf) >= 4) {
 800288a:	4896      	ldr	r0, [pc, #600]	; (8002ae4 <HAL_UART_RxCpltCallback+0x2c0>)
 800288c:	f7fd fca0 	bl	80001d0 <strlen>
 8002890:	4603      	mov	r3, r0
 8002892:	2b03      	cmp	r3, #3
 8002894:	f240 8205 	bls.w	8002ca2 <HAL_UART_RxCpltCallback+0x47e>
				for (int8_t i = 0; i < MAX_CMDS; i++) {
 8002898:	2300      	movs	r3, #0
 800289a:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 800289e:	e018      	b.n	80028d2 <HAL_UART_RxCpltCallback+0xae>
					if ((uk = strstr(rxBuf, s_cmds[i]))) {//const char *s_cmds ="restart"
 80028a0:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 80028a4:	4a91      	ldr	r2, [pc, #580]	; (8002aec <HAL_UART_RxCpltCallback+0x2c8>)
 80028a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028aa:	4619      	mov	r1, r3
 80028ac:	488d      	ldr	r0, [pc, #564]	; (8002ae4 <HAL_UART_RxCpltCallback+0x2c0>)
 80028ae:	f00a ff1d 	bl	800d6ec <strstr>
 80028b2:	6478      	str	r0, [r7, #68]	; 0x44
 80028b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d004      	beq.n	80028c4 <HAL_UART_RxCpltCallback+0xa0>
														  //"erase:"
														  //"check:"
														  //"log:"
														  //"info"
						  	  	  	  	  	  	  	  	  //"help"
						idx = i;
 80028ba:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 80028be:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
						break;
 80028c2:	e00a      	b.n	80028da <HAL_UART_RxCpltCallback+0xb6>
				for (int8_t i = 0; i < MAX_CMDS; i++) {
 80028c4:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	3301      	adds	r3, #1
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 80028d2:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 80028d6:	2b0b      	cmp	r3, #11
 80028d8:	dde2      	ble.n	80028a0 <HAL_UART_RxCpltCallback+0x7c>
					}
				}
				if ((uk == rxBuf) && (idx != -1)) {
 80028da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028dc:	4a81      	ldr	r2, [pc, #516]	; (8002ae4 <HAL_UART_RxCpltCallback+0x2c0>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	f040 81df 	bne.w	8002ca2 <HAL_UART_RxCpltCallback+0x47e>
 80028e4:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 80028e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028ec:	f000 81d9 	beq.w	8002ca2 <HAL_UART_RxCpltCallback+0x47e>
					nandLen = MAX_LEN_DATA;//256;
 80028f0:	4b7f      	ldr	r3, [pc, #508]	; (8002af0 <HAL_UART_RxCpltCallback+0x2cc>)
 80028f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028f6:	801a      	strh	r2, [r3, #0]
					uk += strlen(s_cmds[idx]);
 80028f8:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 80028fc:	4a7b      	ldr	r2, [pc, #492]	; (8002aec <HAL_UART_RxCpltCallback+0x2c8>)
 80028fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002902:	4618      	mov	r0, r3
 8002904:	f7fd fc64 	bl	80001d0 <strlen>
 8002908:	4602      	mov	r2, r0
 800290a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800290c:	4413      	add	r3, r2
 800290e:	647b      	str	r3, [r7, #68]	; 0x44
					char *uki = NULL, *uke = NULL, *ukb = NULL;
 8002910:	2300      	movs	r3, #0
 8002912:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002914:	2300      	movs	r3, #0
 8002916:	62bb      	str	r3, [r7, #40]	; 0x28
 8002918:	2300      	movs	r3, #0
 800291a:	63bb      	str	r3, [r7, #56]	; 0x38
					switch (idx) {
 800291c:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 8002920:	2b0b      	cmp	r3, #11
 8002922:	f200 819e 	bhi.w	8002c62 <HAL_UART_RxCpltCallback+0x43e>
 8002926:	a201      	add	r2, pc, #4	; (adr r2, 800292c <HAL_UART_RxCpltCallback+0x108>)
 8002928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800292c:	0800295d 	.word	0x0800295d
 8002930:	08002965 	.word	0x08002965
 8002934:	080029bd 	.word	0x080029bd
 8002938:	08002a2b 	.word	0x08002a2b
 800293c:	08002a43 	.word	0x08002a43
 8002940:	08002b9f 	.word	0x08002b9f
 8002944:	08002bd5 	.word	0x08002bd5
 8002948:	08002bd5 	.word	0x08002bd5
 800294c:	08002c09 	.word	0x08002c09
 8002950:	0800295d 	.word	0x0800295d
 8002954:	0800295d 	.word	0x0800295d
 8002958:	0800295d 	.word	0x0800295d
						case cmdHelp:
						case cmdInfo:
						case cmdRestart:
						case cmdMem:
							cmd_flag = 1;
 800295c:	4b62      	ldr	r3, [pc, #392]	; (8002ae8 <HAL_UART_RxCpltCallback+0x2c4>)
 800295e:	2201      	movs	r2, #1
 8002960:	701a      	strb	r2, [r3, #0]
						break;
 8002962:	e17e      	b.n	8002c62 <HAL_UART_RxCpltCallback+0x43e>
						case cmdEpoch:
							if (strlen(uk) < 10) {
 8002964:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002966:	f7fd fc33 	bl	80001d0 <strlen>
 800296a:	4603      	mov	r3, r0
 800296c:	2b09      	cmp	r3, #9
 800296e:	d802      	bhi.n	8002976 <HAL_UART_RxCpltCallback+0x152>
								qcmd.attr = 1;
 8002970:	2301      	movs	r3, #1
 8002972:	777b      	strb	r3, [r7, #29]
 8002974:	e01e      	b.n	80029b4 <HAL_UART_RxCpltCallback+0x190>
							} else {
								uki = strchr(uk, ':');
 8002976:	213a      	movs	r1, #58	; 0x3a
 8002978:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800297a:	f00a fe8f 	bl	800d69c <strchr>
 800297e:	63f8      	str	r0, [r7, #60]	; 0x3c
								if (uki) {
 8002980:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00c      	beq.n	80029a0 <HAL_UART_RxCpltCallback+0x17c>
									tZone = (uint8_t)atol(uki + 1);
 8002986:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002988:	3301      	adds	r3, #1
 800298a:	4618      	mov	r0, r3
 800298c:	f009 ffc2 	bl	800c914 <atol>
 8002990:	4603      	mov	r3, r0
 8002992:	b2da      	uxtb	r2, r3
 8002994:	4b57      	ldr	r3, [pc, #348]	; (8002af4 <HAL_UART_RxCpltCallback+0x2d0>)
 8002996:	701a      	strb	r2, [r3, #0]
									*uki = '\0';
 8002998:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800299a:	2200      	movs	r2, #0
 800299c:	701a      	strb	r2, [r3, #0]
 800299e:	e002      	b.n	80029a6 <HAL_UART_RxCpltCallback+0x182>
								} else {
									tZone = 0;
 80029a0:	4b54      	ldr	r3, [pc, #336]	; (8002af4 <HAL_UART_RxCpltCallback+0x2d0>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	701a      	strb	r2, [r3, #0]
								}
								epoch = (uint32_t)atol(uk);
 80029a6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80029a8:	f009 ffb4 	bl	800c914 <atol>
 80029ac:	4603      	mov	r3, r0
 80029ae:	461a      	mov	r2, r3
 80029b0:	4b51      	ldr	r3, [pc, #324]	; (8002af8 <HAL_UART_RxCpltCallback+0x2d4>)
 80029b2:	601a      	str	r2, [r3, #0]
							}
							cmd_flag = 1;
 80029b4:	4b4c      	ldr	r3, [pc, #304]	; (8002ae8 <HAL_UART_RxCpltCallback+0x2c4>)
 80029b6:	2201      	movs	r2, #1
 80029b8:	701a      	strb	r2, [r3, #0]
						break;
 80029ba:	e152      	b.n	8002c62 <HAL_UART_RxCpltCallback+0x43e>
						case cmdRead://"read:0x4549ABBB:256";
							uki = strchr(uk, ':');
 80029bc:	213a      	movs	r1, #58	; 0x3a
 80029be:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80029c0:	f00a fe6c 	bl	800d69c <strchr>
 80029c4:	63f8      	str	r0, [r7, #60]	; 0x3c
							if (uki) {
 80029c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00b      	beq.n	80029e4 <HAL_UART_RxCpltCallback+0x1c0>
								nandLen = atol(uki + 1);
 80029cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029ce:	3301      	adds	r3, #1
 80029d0:	4618      	mov	r0, r3
 80029d2:	f009 ff9f 	bl	800c914 <atol>
 80029d6:	4603      	mov	r3, r0
 80029d8:	b29a      	uxth	r2, r3
 80029da:	4b45      	ldr	r3, [pc, #276]	; (8002af0 <HAL_UART_RxCpltCallback+0x2cc>)
 80029dc:	801a      	strh	r2, [r3, #0]
								*uki = '\0';
 80029de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029e0:	2200      	movs	r2, #0
 80029e2:	701a      	strb	r2, [r3, #0]
							}
							uki = strstr(uk, "0x");
 80029e4:	4945      	ldr	r1, [pc, #276]	; (8002afc <HAL_UART_RxCpltCallback+0x2d8>)
 80029e6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80029e8:	f00a fe80 	bl	800d6ec <strstr>
 80029ec:	63f8      	str	r0, [r7, #60]	; 0x3c
							if (uki) {
 80029ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00f      	beq.n	8002a14 <HAL_UART_RxCpltCallback+0x1f0>
								uki += 2;
 80029f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029f6:	3302      	adds	r3, #2
 80029f8:	63fb      	str	r3, [r7, #60]	; 0x3c
								nandAdr = hex2bin(uki, strlen(uki));
 80029fa:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80029fc:	f7fd fbe8 	bl	80001d0 <strlen>
 8002a00:	4603      	mov	r3, r0
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	4619      	mov	r1, r3
 8002a06:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002a08:	f7ff fbbe 	bl	8002188 <hex2bin>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	4a3c      	ldr	r2, [pc, #240]	; (8002b00 <HAL_UART_RxCpltCallback+0x2dc>)
 8002a10:	6013      	str	r3, [r2, #0]
 8002a12:	e006      	b.n	8002a22 <HAL_UART_RxCpltCallback+0x1fe>
							} else {
								nandAdr = atol(uk);
 8002a14:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002a16:	f009 ff7d 	bl	800c914 <atol>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4b38      	ldr	r3, [pc, #224]	; (8002b00 <HAL_UART_RxCpltCallback+0x2dc>)
 8002a20:	601a      	str	r2, [r3, #0]
							}
							check = true;
 8002a22:	2301      	movs	r3, #1
 8002a24:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
						break;
 8002a28:	e11b      	b.n	8002c62 <HAL_UART_RxCpltCallback+0x43e>
						case cmdNext://"next";
							nandAdr += nandLen;
 8002a2a:	4b31      	ldr	r3, [pc, #196]	; (8002af0 <HAL_UART_RxCpltCallback+0x2cc>)
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	461a      	mov	r2, r3
 8002a30:	4b33      	ldr	r3, [pc, #204]	; (8002b00 <HAL_UART_RxCpltCallback+0x2dc>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4413      	add	r3, r2
 8002a36:	4a32      	ldr	r2, [pc, #200]	; (8002b00 <HAL_UART_RxCpltCallback+0x2dc>)
 8002a38:	6013      	str	r3, [r2, #0]
							cmd_flag = 1;
 8002a3a:	4b2b      	ldr	r3, [pc, #172]	; (8002ae8 <HAL_UART_RxCpltCallback+0x2c4>)
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	701a      	strb	r2, [r3, #0]
						break;
 8002a40:	e10f      	b.n	8002c62 <HAL_UART_RxCpltCallback+0x43e>
						case cmdWrite://"write:'0x0:0x55:256'" //adr:byte:len
						{
							bool hex = false;
 8002a42:	2300      	movs	r3, #0
 8002a44:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
							uki = strstr(uk, "0x");
 8002a48:	492c      	ldr	r1, [pc, #176]	; (8002afc <HAL_UART_RxCpltCallback+0x2d8>)
 8002a4a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002a4c:	f00a fe4e 	bl	800d6ec <strstr>
 8002a50:	63f8      	str	r0, [r7, #60]	; 0x3c
							if (uki) {
 8002a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00a      	beq.n	8002a6e <HAL_UART_RxCpltCallback+0x24a>
								if (uki == uk) {
 8002a58:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d108      	bne.n	8002a72 <HAL_UART_RxCpltCallback+0x24e>
									uki += 2;
 8002a60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a62:	3302      	adds	r3, #2
 8002a64:	63fb      	str	r3, [r7, #60]	; 0x3c
									hex = true;
 8002a66:	2301      	movs	r3, #1
 8002a68:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002a6c:	e001      	b.n	8002a72 <HAL_UART_RxCpltCallback+0x24e>
								}
							} else uki = uk;
 8002a6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a70:	63fb      	str	r3, [r7, #60]	; 0x3c
							uke = strchr(uki, ':');//adr:byte
 8002a72:	213a      	movs	r1, #58	; 0x3a
 8002a74:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002a76:	f00a fe11 	bl	800d69c <strchr>
 8002a7a:	62b8      	str	r0, [r7, #40]	; 0x28
							if (uke) {
 8002a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f000 80ec 	beq.w	8002c5c <HAL_UART_RxCpltCallback+0x438>
								ukb = uke + 1;
 8002a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a86:	3301      	adds	r3, #1
 8002a88:	63bb      	str	r3, [r7, #56]	; 0x38
								char tmp[16];
								memset(tmp, 0, 16);
 8002a8a:	f107 030c 	add.w	r3, r7, #12
 8002a8e:	2210      	movs	r2, #16
 8002a90:	2100      	movs	r1, #0
 8002a92:	4618      	mov	r0, r3
 8002a94:	f00a f928 	bl	800cce8 <memset>
								memcpy(tmp, uki, uke - uki);
 8002a98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	f107 030c 	add.w	r3, r7, #12
 8002aa4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f00a f910 	bl	800cccc <memcpy>
								if (hex) nandAdr = hex2bin(tmp, strlen(tmp));
 8002aac:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d027      	beq.n	8002b04 <HAL_UART_RxCpltCallback+0x2e0>
 8002ab4:	f107 030c 	add.w	r3, r7, #12
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7fd fb89 	bl	80001d0 <strlen>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	f107 030c 	add.w	r3, r7, #12
 8002ac6:	4611      	mov	r1, r2
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff fb5d 	bl	8002188 <hex2bin>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	4a0b      	ldr	r2, [pc, #44]	; (8002b00 <HAL_UART_RxCpltCallback+0x2dc>)
 8002ad2:	6013      	str	r3, [r2, #0]
 8002ad4:	e01f      	b.n	8002b16 <HAL_UART_RxCpltCallback+0x2f2>
 8002ad6:	bf00      	nop
 8002ad8:	40004800 	.word	0x40004800
 8002adc:	2000148a 	.word	0x2000148a
 8002ae0:	20001488 	.word	0x20001488
 8002ae4:	20000c88 	.word	0x20000c88
 8002ae8:	2000047a 	.word	0x2000047a
 8002aec:	20000008 	.word	0x20000008
 8002af0:	200014a0 	.word	0x200014a0
 8002af4:	2000148d 	.word	0x2000148d
 8002af8:	2000006c 	.word	0x2000006c
 8002afc:	0800e3d4 	.word	0x0800e3d4
 8002b00:	2000149c 	.word	0x2000149c
								    else nandAdr = atol(tmp);
 8002b04:	f107 030c 	add.w	r3, r7, #12
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f009 ff03 	bl	800c914 <atol>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	461a      	mov	r2, r3
 8002b12:	4b7d      	ldr	r3, [pc, #500]	; (8002d08 <HAL_UART_RxCpltCallback+0x4e4>)
 8002b14:	601a      	str	r2, [r3, #0]
								uki = ukb;
 8002b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b18:	63fb      	str	r3, [r7, #60]	; 0x3c
								uke = strchr(uki, ':');//byte:len
 8002b1a:	213a      	movs	r1, #58	; 0x3a
 8002b1c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002b1e:	f00a fdbd 	bl	800d69c <strchr>
 8002b22:	62b8      	str	r0, [r7, #40]	; 0x28
								if (uke) {
 8002b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00b      	beq.n	8002b42 <HAL_UART_RxCpltCallback+0x31e>
									nandLen = atol(uke + 1);
 8002b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f009 fef0 	bl	800c914 <atol>
 8002b34:	4603      	mov	r3, r0
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	4b74      	ldr	r3, [pc, #464]	; (8002d0c <HAL_UART_RxCpltCallback+0x4e8>)
 8002b3a:	801a      	strh	r2, [r3, #0]
									*uke = '\0';
 8002b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b3e:	2200      	movs	r2, #0
 8002b40:	701a      	strb	r2, [r3, #0]
								}
								if (strstr(ukb, "0x")) {
 8002b42:	4973      	ldr	r1, [pc, #460]	; (8002d10 <HAL_UART_RxCpltCallback+0x4ec>)
 8002b44:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002b46:	f00a fdd1 	bl	800d6ec <strstr>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d006      	beq.n	8002b5e <HAL_UART_RxCpltCallback+0x33a>
									ukb += 2;
 8002b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b52:	3302      	adds	r3, #2
 8002b54:	63bb      	str	r3, [r7, #56]	; 0x38
									hex = true;
 8002b56:	2301      	movs	r3, #1
 8002b58:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002b5c:	e002      	b.n	8002b64 <HAL_UART_RxCpltCallback+0x340>
								} else hex = false;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
								if (hex) nandByte = (uint8_t)hex2bin(ukb, strlen(ukb));
 8002b64:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d00d      	beq.n	8002b88 <HAL_UART_RxCpltCallback+0x364>
 8002b6c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002b6e:	f7fd fb2f 	bl	80001d0 <strlen>
 8002b72:	4603      	mov	r3, r0
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	4619      	mov	r1, r3
 8002b78:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002b7a:	f7ff fb05 	bl	8002188 <hex2bin>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	b2da      	uxtb	r2, r3
 8002b82:	4b64      	ldr	r3, [pc, #400]	; (8002d14 <HAL_UART_RxCpltCallback+0x4f0>)
 8002b84:	701a      	strb	r2, [r3, #0]
 8002b86:	e006      	b.n	8002b96 <HAL_UART_RxCpltCallback+0x372>
								    else nandByte = (uint8_t)atol(ukb);
 8002b88:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002b8a:	f009 fec3 	bl	800c914 <atol>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	b2da      	uxtb	r2, r3
 8002b92:	4b60      	ldr	r3, [pc, #384]	; (8002d14 <HAL_UART_RxCpltCallback+0x4f0>)
 8002b94:	701a      	strb	r2, [r3, #0]
								check = true;
 8002b96:	2301      	movs	r3, #1
 8002b98:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
							}
						}
						break;
 8002b9c:	e05e      	b.n	8002c5c <HAL_UART_RxCpltCallback+0x438>
						case cmdErase://"erase:0" or "erase:all" //erase:block_number from 0..1023
							if (strstr(uk, "all")) {
 8002b9e:	495e      	ldr	r1, [pc, #376]	; (8002d18 <HAL_UART_RxCpltCallback+0x4f4>)
 8002ba0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002ba2:	f00a fda3 	bl	800d6ec <strstr>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d002      	beq.n	8002bb2 <HAL_UART_RxCpltCallback+0x38e>
								qcmd.attr = 1;
 8002bac:	2301      	movs	r3, #1
 8002bae:	777b      	strb	r3, [r7, #29]
 8002bb0:	e00c      	b.n	8002bcc <HAL_UART_RxCpltCallback+0x3a8>
							} else {
								uint32_t blk = atol(uk);
 8002bb2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002bb4:	f009 feae 	bl	800c914 <atol>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	623b      	str	r3, [r7, #32]
								if (blk < chipConf.BlockNbr) nandBlk = blk;
 8002bbc:	4b57      	ldr	r3, [pc, #348]	; (8002d1c <HAL_UART_RxCpltCallback+0x4f8>)
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	6a3a      	ldr	r2, [r7, #32]
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d202      	bcs.n	8002bcc <HAL_UART_RxCpltCallback+0x3a8>
 8002bc6:	4a56      	ldr	r2, [pc, #344]	; (8002d20 <HAL_UART_RxCpltCallback+0x4fc>)
 8002bc8:	6a3b      	ldr	r3, [r7, #32]
 8002bca:	6013      	str	r3, [r2, #0]
							}
							cmd_flag = 1;
 8002bcc:	4b55      	ldr	r3, [pc, #340]	; (8002d24 <HAL_UART_RxCpltCallback+0x500>)
 8002bce:	2201      	movs	r2, #1
 8002bd0:	701a      	strb	r2, [r3, #0]
						break;
 8002bd2:	e046      	b.n	8002c62 <HAL_UART_RxCpltCallback+0x43e>
						case cmdCheckPage://"check:0" //check:page //(chipConf.BlockSize / chipConf.PageSize) * chipConf.BlockNbr
						case cmdCheckBlk:
						{
							uint32_t max_val = total_pages;
 8002bd4:	4b54      	ldr	r3, [pc, #336]	; (8002d28 <HAL_UART_RxCpltCallback+0x504>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	633b      	str	r3, [r7, #48]	; 0x30
							if (idx == cmdCheckBlk) {
 8002bda:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 8002bde:	2b07      	cmp	r3, #7
 8002be0:	d102      	bne.n	8002be8 <HAL_UART_RxCpltCallback+0x3c4>
								max_val = chipConf.BlockNbr;
 8002be2:	4b4e      	ldr	r3, [pc, #312]	; (8002d1c <HAL_UART_RxCpltCallback+0x4f8>)
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	633b      	str	r3, [r7, #48]	; 0x30
							}
							uint32_t page = atol(uk);
 8002be8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002bea:	f009 fe93 	bl	800c914 <atol>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	627b      	str	r3, [r7, #36]	; 0x24
							if (page < max_val) {//128MB / 2K = 65536 - pages
 8002bf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d232      	bcs.n	8002c60 <HAL_UART_RxCpltCallback+0x43c>
								nandPage = page;
 8002bfa:	4a4c      	ldr	r2, [pc, #304]	; (8002d2c <HAL_UART_RxCpltCallback+0x508>)
 8002bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfe:	6013      	str	r3, [r2, #0]
								cmd_flag = 1;
 8002c00:	4b48      	ldr	r3, [pc, #288]	; (8002d24 <HAL_UART_RxCpltCallback+0x500>)
 8002c02:	2201      	movs	r2, #1
 8002c04:	701a      	strb	r2, [r3, #0]
							}
						}
						break;
 8002c06:	e02b      	b.n	8002c60 <HAL_UART_RxCpltCallback+0x43c>
						case cmdLog://"log:off" , "log:on" , "log:dump"
						{
							uint8_t lg = logNone;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
							if (strstr(uk, "off")) {
 8002c0e:	4948      	ldr	r1, [pc, #288]	; (8002d30 <HAL_UART_RxCpltCallback+0x50c>)
 8002c10:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002c12:	f00a fd6b 	bl	800d6ec <strstr>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <HAL_UART_RxCpltCallback+0x400>
								lg = logOff;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002c22:	e014      	b.n	8002c4e <HAL_UART_RxCpltCallback+0x42a>
							} else if (strstr(uk, "on")) {
 8002c24:	4943      	ldr	r1, [pc, #268]	; (8002d34 <HAL_UART_RxCpltCallback+0x510>)
 8002c26:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002c28:	f00a fd60 	bl	800d6ec <strstr>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d003      	beq.n	8002c3a <HAL_UART_RxCpltCallback+0x416>
								lg = logOn;
 8002c32:	2301      	movs	r3, #1
 8002c34:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002c38:	e009      	b.n	8002c4e <HAL_UART_RxCpltCallback+0x42a>
							} else if (strstr(uk, "dump")) {
 8002c3a:	493f      	ldr	r1, [pc, #252]	; (8002d38 <HAL_UART_RxCpltCallback+0x514>)
 8002c3c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002c3e:	f00a fd55 	bl	800d6ec <strstr>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d002      	beq.n	8002c4e <HAL_UART_RxCpltCallback+0x42a>
								lg = logDump;
 8002c48:	2302      	movs	r3, #2
 8002c4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
							}
							qcmd.attr = lg;
 8002c4e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002c52:	777b      	strb	r3, [r7, #29]
							cmd_flag = 1;
 8002c54:	4b33      	ldr	r3, [pc, #204]	; (8002d24 <HAL_UART_RxCpltCallback+0x500>)
 8002c56:	2201      	movs	r2, #1
 8002c58:	701a      	strb	r2, [r3, #0]
						}
						break;
 8002c5a:	e002      	b.n	8002c62 <HAL_UART_RxCpltCallback+0x43e>
						break;
 8002c5c:	bf00      	nop
 8002c5e:	e000      	b.n	8002c62 <HAL_UART_RxCpltCallback+0x43e>
						break;
 8002c60:	bf00      	nop
					}
					qcmd.cmd = idx;
 8002c62:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8002c66:	773b      	strb	r3, [r7, #28]
					if (check) {
 8002c68:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d018      	beq.n	8002ca2 <HAL_UART_RxCpltCallback+0x47e>
						if ((nandAdr + nandLen) >= total_bytes) {
 8002c70:	4b26      	ldr	r3, [pc, #152]	; (8002d0c <HAL_UART_RxCpltCallback+0x4e8>)
 8002c72:	881b      	ldrh	r3, [r3, #0]
 8002c74:	461a      	mov	r2, r3
 8002c76:	4b24      	ldr	r3, [pc, #144]	; (8002d08 <HAL_UART_RxCpltCallback+0x4e4>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	441a      	add	r2, r3
 8002c7c:	4b2f      	ldr	r3, [pc, #188]	; (8002d3c <HAL_UART_RxCpltCallback+0x518>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d30b      	bcc.n	8002c9c <HAL_UART_RxCpltCallback+0x478>
							nandLen = total_bytes - nandAdr - 1;
 8002c84:	4b2d      	ldr	r3, [pc, #180]	; (8002d3c <HAL_UART_RxCpltCallback+0x518>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	4b1f      	ldr	r3, [pc, #124]	; (8002d08 <HAL_UART_RxCpltCallback+0x4e4>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	3b01      	subs	r3, #1
 8002c96:	b29a      	uxth	r2, r3
 8002c98:	4b1c      	ldr	r3, [pc, #112]	; (8002d0c <HAL_UART_RxCpltCallback+0x4e8>)
 8002c9a:	801a      	strh	r2, [r3, #0]
						}
						cmd_flag = 1;
 8002c9c:	4b21      	ldr	r3, [pc, #132]	; (8002d24 <HAL_UART_RxCpltCallback+0x500>)
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	701a      	strb	r2, [r3, #0]
					}
				}

			}
			if (idx == -1) {
 8002ca2:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 8002ca6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002caa:	d104      	bne.n	8002cb6 <HAL_UART_RxCpltCallback+0x492>
				qcmd.cmd = cmdErr;
 8002cac:	230c      	movs	r3, #12
 8002cae:	773b      	strb	r3, [r7, #28]
				cmd_flag = 1;
 8002cb0:	4b1c      	ldr	r3, [pc, #112]	; (8002d24 <HAL_UART_RxCpltCallback+0x500>)
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	701a      	strb	r2, [r3, #0]
			}
			if (cmd_flag) {
 8002cb6:	4b1b      	ldr	r3, [pc, #108]	; (8002d24 <HAL_UART_RxCpltCallback+0x500>)
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d015      	beq.n	8002cea <HAL_UART_RxCpltCallback+0x4c6>
				if ((qStat = osMessageQueuePut(myQueHandle, (void *)&qcmd, 5, 0)) != osOK) devError |= devQUE;
 8002cbe:	4b20      	ldr	r3, [pc, #128]	; (8002d40 <HAL_UART_RxCpltCallback+0x51c>)
 8002cc0:	6818      	ldr	r0, [r3, #0]
 8002cc2:	f107 011c 	add.w	r1, r7, #28
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	2205      	movs	r2, #5
 8002cca:	f006 ff23 	bl	8009b14 <osMessageQueuePut>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	4a1c      	ldr	r2, [pc, #112]	; (8002d44 <HAL_UART_RxCpltCallback+0x520>)
 8002cd2:	6013      	str	r3, [r2, #0]
 8002cd4:	4b1b      	ldr	r3, [pc, #108]	; (8002d44 <HAL_UART_RxCpltCallback+0x520>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d006      	beq.n	8002cea <HAL_UART_RxCpltCallback+0x4c6>
 8002cdc:	4b1a      	ldr	r3, [pc, #104]	; (8002d48 <HAL_UART_RxCpltCallback+0x524>)
 8002cde:	881b      	ldrh	r3, [r3, #0]
 8002ce0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ce4:	b29a      	uxth	r2, r3
 8002ce6:	4b18      	ldr	r3, [pc, #96]	; (8002d48 <HAL_UART_RxCpltCallback+0x524>)
 8002ce8:	801a      	strh	r2, [r3, #0]
			}

			ruk = 0;
 8002cea:	4b18      	ldr	r3, [pc, #96]	; (8002d4c <HAL_UART_RxCpltCallback+0x528>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	801a      	strh	r2, [r3, #0]
			*rxBuf = '\0';
 8002cf0:	4b17      	ldr	r3, [pc, #92]	; (8002d50 <HAL_UART_RxCpltCallback+0x52c>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(huart, &rxByte, 1);
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	4916      	ldr	r1, [pc, #88]	; (8002d54 <HAL_UART_RxCpltCallback+0x530>)
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f005 fba3 	bl	8008446 <HAL_UART_Receive_IT>
	}
}
 8002d00:	bf00      	nop
 8002d02:	3748      	adds	r7, #72	; 0x48
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	2000149c 	.word	0x2000149c
 8002d0c:	200014a0 	.word	0x200014a0
 8002d10:	0800e3d4 	.word	0x0800e3d4
 8002d14:	20000088 	.word	0x20000088
 8002d18:	0800e3d8 	.word	0x0800e3d8
 8002d1c:	200014b8 	.word	0x200014b8
 8002d20:	200014a4 	.word	0x200014a4
 8002d24:	2000047a 	.word	0x2000047a
 8002d28:	20001490 	.word	0x20001490
 8002d2c:	200014a8 	.word	0x200014a8
 8002d30:	0800e3dc 	.word	0x0800e3dc
 8002d34:	0800e3e0 	.word	0x0800e3e0
 8002d38:	0800e3e4 	.word	0x0800e3e4
 8002d3c:	20001494 	.word	0x20001494
 8002d40:	20000470 	.word	0x20000470
 8002d44:	200024d0 	.word	0x200024d0
 8002d48:	20000478 	.word	0x20000478
 8002d4c:	2000148a 	.word	0x2000148a
 8002d50:	20000c88 	.word	0x20000c88
 8002d54:	20001488 	.word	0x20001488

08002d58 <HAL_UART_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {// portLOG - log
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a05      	ldr	r2, [pc, #20]	; (8002d7c <HAL_UART_TxCpltCallback+0x24>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d102      	bne.n	8002d70 <HAL_UART_TxCpltCallback+0x18>
		uartRdy = true;
 8002d6a:	4b05      	ldr	r3, [pc, #20]	; (8002d80 <HAL_UART_TxCpltCallback+0x28>)
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	701a      	strb	r2, [r3, #0]
	}
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr
 8002d7c:	40004800 	.word	0x40004800
 8002d80:	20000068 	.word	0x20000068

08002d84 <HAL_SPI_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a05      	ldr	r2, [pc, #20]	; (8002da8 <HAL_SPI_TxCpltCallback+0x24>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d102      	bne.n	8002d9c <HAL_SPI_TxCpltCallback+0x18>
		spiRdy = true;
 8002d96:	4b05      	ldr	r3, [pc, #20]	; (8002dac <HAL_SPI_TxCpltCallback+0x28>)
 8002d98:	2201      	movs	r2, #1
 8002d9a:	701a      	strb	r2, [r3, #0]
	}
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr
 8002da8:	40013000 	.word	0x40013000
 8002dac:	20000069 	.word	0x20000069

08002db0 <HAL_NAND_ITCallback>:
//-------------------------------------------------------------------------------------------
void HAL_NAND_ITCallback(NAND_HandleTypeDef *hnand)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
	cb_nandCounter++;
 8002db8:	4b05      	ldr	r3, [pc, #20]	; (8002dd0 <HAL_NAND_ITCallback+0x20>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	4a04      	ldr	r2, [pc, #16]	; (8002dd0 <HAL_NAND_ITCallback+0x20>)
 8002dc0:	6013      	str	r3, [r2, #0]
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	200014ac 	.word	0x200014ac
 8002dd4:	00000000 	.word	0x00000000

08002dd8 <defThread>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_defThread */
void defThread(void *argument)
{
 8002dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dda:	f2ad 4dbc 	subw	sp, sp, #1212	; 0x4bc
 8002dde:	af06      	add	r7, sp, #24
 8002de0:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8002de4:	f2a3 439c 	subw	r3, r3, #1180	; 0x49c
 8002de8:	6018      	str	r0, [r3, #0]
#ifdef SET_SWV
	char stz[MAX_SCR_BUF];
#endif


	HAL_Delay(500);
 8002dea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002dee:	f002 f895 	bl	8004f1c <HAL_Delay>
	if (dbg != logOff) {
 8002df2:	4b62      	ldr	r3, [pc, #392]	; (8002f7c <defThread+0x1a4>)
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d018      	beq.n	8002e2c <defThread+0x54>
		Report(0, "%s", eol);
 8002dfa:	4b61      	ldr	r3, [pc, #388]	; (8002f80 <defThread+0x1a8>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	461a      	mov	r2, r3
 8002e00:	4960      	ldr	r1, [pc, #384]	; (8002f84 <defThread+0x1ac>)
 8002e02:	2000      	movs	r0, #0
 8002e04:	f7ff fbfc 	bl	8002600 <Report>
		Report(1, "%s  '%s' FreeRTOS memory: free=%lu heap=%lu bytes%s", version, __func__, xPortGetFreeHeapSize(), configTOTAL_HEAP_SIZE, eol);
 8002e08:	4b5f      	ldr	r3, [pc, #380]	; (8002f88 <defThread+0x1b0>)
 8002e0a:	681c      	ldr	r4, [r3, #0]
 8002e0c:	f009 fc52 	bl	800c6b4 <xPortGetFreeHeapSize>
 8002e10:	4602      	mov	r2, r0
 8002e12:	4b5b      	ldr	r3, [pc, #364]	; (8002f80 <defThread+0x1a8>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	9302      	str	r3, [sp, #8]
 8002e18:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002e1c:	9301      	str	r3, [sp, #4]
 8002e1e:	9200      	str	r2, [sp, #0]
 8002e20:	4b5a      	ldr	r3, [pc, #360]	; (8002f8c <defThread+0x1b4>)
 8002e22:	4622      	mov	r2, r4
 8002e24:	495a      	ldr	r1, [pc, #360]	; (8002f90 <defThread+0x1b8>)
 8002e26:	2001      	movs	r0, #1
 8002e28:	f7ff fbea 	bl	8002600 <Report>
	}

	uint8_t byte = logOff;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	f887 3462 	strb.w	r3, [r7, #1122]	; 0x462
	uint8_t next_block_erase = 0;
 8002e32:	2300      	movs	r3, #0
 8002e34:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f
	uint32_t iBlk, stik;
	uint8_t nand_show = 0;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	f887 3493 	strb.w	r3, [r7, #1171]	; 0x493
	bool readed = false;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	f887 3492 	strb.w	r3, [r7, #1170]	; 0x492
	char cid[32] = {0};
 8002e44:	2300      	movs	r3, #0
 8002e46:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
 8002e4a:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	605a      	str	r2, [r3, #4]
 8002e54:	609a      	str	r2, [r3, #8]
 8002e56:	60da      	str	r2, [r3, #12]
 8002e58:	611a      	str	r2, [r3, #16]
 8002e5a:	615a      	str	r2, [r3, #20]
 8002e5c:	619a      	str	r2, [r3, #24]
	uint32_t BlockSizeKB = (chipConf.BlockSize * chipConf.PageSize) / 1024;
 8002e5e:	4b4d      	ldr	r3, [pc, #308]	; (8002f94 <defThread+0x1bc>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	4a4c      	ldr	r2, [pc, #304]	; (8002f94 <defThread+0x1bc>)
 8002e64:	6812      	ldr	r2, [r2, #0]
 8002e66:	fb02 f303 	mul.w	r3, r2, r3
 8002e6a:	0a9b      	lsrs	r3, r3, #10
 8002e6c:	f8c7 345c 	str.w	r3, [r7, #1116]	; 0x45c
	uint32_t PlaneSizeMB = (chipConf.PlaneNbr * (chipConf.BlockSize * chipConf.PageSize * chipConf.BlockNbr)) / 1024 / 1024;
 8002e70:	4b48      	ldr	r3, [pc, #288]	; (8002f94 <defThread+0x1bc>)
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	4a47      	ldr	r2, [pc, #284]	; (8002f94 <defThread+0x1bc>)
 8002e76:	6892      	ldr	r2, [r2, #8]
 8002e78:	4946      	ldr	r1, [pc, #280]	; (8002f94 <defThread+0x1bc>)
 8002e7a:	6809      	ldr	r1, [r1, #0]
 8002e7c:	fb01 f202 	mul.w	r2, r1, r2
 8002e80:	4944      	ldr	r1, [pc, #272]	; (8002f94 <defThread+0x1bc>)
 8002e82:	68c9      	ldr	r1, [r1, #12]
 8002e84:	fb01 f202 	mul.w	r2, r1, r2
 8002e88:	fb02 f303 	mul.w	r3, r2, r3
 8002e8c:	0d1b      	lsrs	r3, r3, #20
 8002e8e:	f8c7 3458 	str.w	r3, [r7, #1112]	; 0x458
	uint8_t *bid = (uint8_t *)&nandID.Maker_Id;
 8002e92:	4b41      	ldr	r3, [pc, #260]	; (8002f98 <defThread+0x1c0>)
 8002e94:	f8c7 3454 	str.w	r3, [r7, #1108]	; 0x454
	if (nandState == HAL_NAND_STATE_READY) {
 8002e98:	4b40      	ldr	r3, [pc, #256]	; (8002f9c <defThread+0x1c4>)
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	f040 8091 	bne.w	8002fc4 <defThread+0x1ec>
		if (nandID.Device_Id == chipIDcode) strncpy(cid, chipID, sizeof(cid));
 8002ea2:	4b3d      	ldr	r3, [pc, #244]	; (8002f98 <defThread+0x1c0>)
 8002ea4:	785b      	ldrb	r3, [r3, #1]
 8002ea6:	22f1      	movs	r2, #241	; 0xf1
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d108      	bne.n	8002ebe <defThread+0xe6>
 8002eac:	4b3c      	ldr	r3, [pc, #240]	; (8002fa0 <defThread+0x1c8>)
 8002eae:	6819      	ldr	r1, [r3, #0]
 8002eb0:	f207 4314 	addw	r3, r7, #1044	; 0x414
 8002eb4:	2220      	movs	r2, #32
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f00a fc05 	bl	800d6c6 <strncpy>
 8002ebc:	e006      	b.n	8002ecc <defThread+0xf4>
		                               else strcpy(cid, "UNKNOWN");
 8002ebe:	f207 4314 	addw	r3, r7, #1044	; 0x414
 8002ec2:	4a38      	ldr	r2, [pc, #224]	; (8002fa4 <defThread+0x1cc>)
 8002ec4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ec8:	e883 0003 	stmia.w	r3, {r0, r1}
		strcpy(stx, "NAND:");
 8002ecc:	4b36      	ldr	r3, [pc, #216]	; (8002fa8 <defThread+0x1d0>)
 8002ece:	4a37      	ldr	r2, [pc, #220]	; (8002fac <defThread+0x1d4>)
 8002ed0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ed4:	6018      	str	r0, [r3, #0]
 8002ed6:	3304      	adds	r3, #4
 8002ed8:	8019      	strh	r1, [r3, #0]
		for (int8_t i = 0; i < sizeof(NAND_IDsTypeDef); i++) sprintf(stx+strlen(stx), " %02X", *(bid + i));
 8002eda:	2300      	movs	r3, #0
 8002edc:	f887 3491 	strb.w	r3, [r7, #1169]	; 0x491
 8002ee0:	e016      	b.n	8002f10 <defThread+0x138>
 8002ee2:	4831      	ldr	r0, [pc, #196]	; (8002fa8 <defThread+0x1d0>)
 8002ee4:	f7fd f974 	bl	80001d0 <strlen>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	4a2f      	ldr	r2, [pc, #188]	; (8002fa8 <defThread+0x1d0>)
 8002eec:	1898      	adds	r0, r3, r2
 8002eee:	f997 3491 	ldrsb.w	r3, [r7, #1169]	; 0x491
 8002ef2:	f8d7 2454 	ldr.w	r2, [r7, #1108]	; 0x454
 8002ef6:	4413      	add	r3, r2
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	461a      	mov	r2, r3
 8002efc:	492c      	ldr	r1, [pc, #176]	; (8002fb0 <defThread+0x1d8>)
 8002efe:	f00a fb5b 	bl	800d5b8 <siprintf>
 8002f02:	f997 3491 	ldrsb.w	r3, [r7, #1169]	; 0x491
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	3301      	adds	r3, #1
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	f887 3491 	strb.w	r3, [r7, #1169]	; 0x491
 8002f10:	f897 3491 	ldrb.w	r3, [r7, #1169]	; 0x491
 8002f14:	2b04      	cmp	r3, #4
 8002f16:	d9e4      	bls.n	8002ee2 <defThread+0x10a>
		sprintf(stx+strlen(stx), "\n\tDevice_Id=%02X '%s'\n", nandID.Device_Id, cid);
 8002f18:	4823      	ldr	r0, [pc, #140]	; (8002fa8 <defThread+0x1d0>)
 8002f1a:	f7fd f959 	bl	80001d0 <strlen>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	4a21      	ldr	r2, [pc, #132]	; (8002fa8 <defThread+0x1d0>)
 8002f22:	1898      	adds	r0, r3, r2
 8002f24:	4b1c      	ldr	r3, [pc, #112]	; (8002f98 <defThread+0x1c0>)
 8002f26:	785b      	ldrb	r3, [r3, #1]
 8002f28:	461a      	mov	r2, r3
 8002f2a:	f207 4314 	addw	r3, r7, #1044	; 0x414
 8002f2e:	4921      	ldr	r1, [pc, #132]	; (8002fb4 <defThread+0x1dc>)
 8002f30:	f00a fb42 	bl	800d5b8 <siprintf>
		sprintf(stx+strlen(stx), "\tPageSize:%lu\n\tSpareAreaSize:%lu\n\tBlockSize:%lu KB\n\tBlockNbr:%lu\n\tPlaneNbr:%lu\n\tPlaneSize:%lu MB"
 8002f34:	481c      	ldr	r0, [pc, #112]	; (8002fa8 <defThread+0x1d0>)
 8002f36:	f7fd f94b 	bl	80001d0 <strlen>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	4a1a      	ldr	r2, [pc, #104]	; (8002fa8 <defThread+0x1d0>)
 8002f3e:	189c      	adds	r4, r3, r2
 8002f40:	4b14      	ldr	r3, [pc, #80]	; (8002f94 <defThread+0x1bc>)
 8002f42:	681d      	ldr	r5, [r3, #0]
 8002f44:	4b13      	ldr	r3, [pc, #76]	; (8002f94 <defThread+0x1bc>)
 8002f46:	685e      	ldr	r6, [r3, #4]
 8002f48:	4b12      	ldr	r3, [pc, #72]	; (8002f94 <defThread+0x1bc>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	4a11      	ldr	r2, [pc, #68]	; (8002f94 <defThread+0x1bc>)
 8002f4e:	6912      	ldr	r2, [r2, #16]
 8002f50:	4919      	ldr	r1, [pc, #100]	; (8002fb8 <defThread+0x1e0>)
 8002f52:	6809      	ldr	r1, [r1, #0]
 8002f54:	4819      	ldr	r0, [pc, #100]	; (8002fbc <defThread+0x1e4>)
 8002f56:	6800      	ldr	r0, [r0, #0]
 8002f58:	9005      	str	r0, [sp, #20]
 8002f5a:	9104      	str	r1, [sp, #16]
 8002f5c:	f8d7 1458 	ldr.w	r1, [r7, #1112]	; 0x458
 8002f60:	9103      	str	r1, [sp, #12]
 8002f62:	9202      	str	r2, [sp, #8]
 8002f64:	9301      	str	r3, [sp, #4]
 8002f66:	f8d7 345c 	ldr.w	r3, [r7, #1116]	; 0x45c
 8002f6a:	9300      	str	r3, [sp, #0]
 8002f6c:	4633      	mov	r3, r6
 8002f6e:	462a      	mov	r2, r5
 8002f70:	4913      	ldr	r1, [pc, #76]	; (8002fc0 <defThread+0x1e8>)
 8002f72:	4620      	mov	r0, r4
 8002f74:	f00a fb20 	bl	800d5b8 <siprintf>
 8002f78:	e031      	b.n	8002fde <defThread+0x206>
 8002f7a:	bf00      	nop
 8002f7c:	2000006a 	.word	0x2000006a
 8002f80:	20000004 	.word	0x20000004
 8002f84:	0800e3ac 	.word	0x0800e3ac
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	08011ba8 	.word	0x08011ba8
 8002f90:	0800e3ec 	.word	0x0800e3ec
 8002f94:	200014b8 	.word	0x200014b8
 8002f98:	200014b0 	.word	0x200014b0
 8002f9c:	20000089 	.word	0x20000089
 8002fa0:	2000008c 	.word	0x2000008c
 8002fa4:	0800e42c 	.word	0x0800e42c
 8002fa8:	200024d4 	.word	0x200024d4
 8002fac:	0800e434 	.word	0x0800e434
 8002fb0:	0800e3a4 	.word	0x0800e3a4
 8002fb4:	0800e43c 	.word	0x0800e43c
 8002fb8:	20001490 	.word	0x20001490
 8002fbc:	20001494 	.word	0x20001494
 8002fc0:	0800e454 	.word	0x0800e454
					chipConf.PlaneNbr,
					PlaneSizeMB,
					total_pages, total_bytes);
	} else {
			sprintf(stx, "NAND: Error nandStatus='%s'(%d)",
					     nandAllState[nandState & (MAX_NAND_STATE - 1)], nandState);
 8002fc4:	4bae      	ldr	r3, [pc, #696]	; (8003280 <defThread+0x4a8>)
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	f003 0303 	and.w	r3, r3, #3
			sprintf(stx, "NAND: Error nandStatus='%s'(%d)",
 8002fcc:	4aad      	ldr	r2, [pc, #692]	; (8003284 <defThread+0x4ac>)
 8002fce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002fd2:	4bab      	ldr	r3, [pc, #684]	; (8003280 <defThread+0x4a8>)
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	49ac      	ldr	r1, [pc, #688]	; (8003288 <defThread+0x4b0>)
 8002fd8:	48ac      	ldr	r0, [pc, #688]	; (800328c <defThread+0x4b4>)
 8002fda:	f00a faed 	bl	800d5b8 <siprintf>
	}
	if (dbg != logOff) Report(1, "%s%s", stx, eol);
 8002fde:	4bac      	ldr	r3, [pc, #688]	; (8003290 <defThread+0x4b8>)
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d006      	beq.n	8002ff4 <defThread+0x21c>
 8002fe6:	4bab      	ldr	r3, [pc, #684]	; (8003294 <defThread+0x4bc>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4aa8      	ldr	r2, [pc, #672]	; (800328c <defThread+0x4b4>)
 8002fec:	49aa      	ldr	r1, [pc, #680]	; (8003298 <defThread+0x4c0>)
 8002fee:	2001      	movs	r0, #1
 8002ff0:	f7ff fb06 	bl	8002600 <Report>


	char screen[MAX_SCR_BUF];
	uint16_t err_color = BLACK;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	f8a7 348e 	strh.w	r3, [r7, #1166]	; 0x48e
	ST7789_Fill(0, 0, ST7789_WIDTH - 1, fntKey->height, YELLOW);
 8002ffa:	4ba8      	ldr	r3, [pc, #672]	; (800329c <defThread+0x4c4>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	785b      	ldrb	r3, [r3, #1]
 8003000:	b29b      	uxth	r3, r3
 8003002:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8003006:	9200      	str	r2, [sp, #0]
 8003008:	22ef      	movs	r2, #239	; 0xef
 800300a:	2100      	movs	r1, #0
 800300c:	2000      	movs	r0, #0
 800300e:	f001 fa0a 	bl	8004426 <ST7789_Fill>
	ST7789_Fill(0, ST7789_WIDTH - fntKey->height, ST7789_WIDTH - 1, ST7789_HEIGHT - 1, WHITE);
 8003012:	4ba2      	ldr	r3, [pc, #648]	; (800329c <defThread+0x4c4>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	785b      	ldrb	r3, [r3, #1]
 8003018:	b29b      	uxth	r3, r3
 800301a:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 800301e:	b299      	uxth	r1, r3
 8003020:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003024:	9300      	str	r3, [sp, #0]
 8003026:	23ef      	movs	r3, #239	; 0xef
 8003028:	22ef      	movs	r2, #239	; 0xef
 800302a:	2000      	movs	r0, #0
 800302c:	f001 f9fb 	bl	8004426 <ST7789_Fill>

	sprintf(screen, "NAND : %s", cid);
 8003030:	f207 4214 	addw	r2, r7, #1044	; 0x414
 8003034:	f107 0314 	add.w	r3, r7, #20
 8003038:	4999      	ldr	r1, [pc, #612]	; (80032a0 <defThread+0x4c8>)
 800303a:	4618      	mov	r0, r3
 800303c:	f00a fabc 	bl	800d5b8 <siprintf>
	mkLineCenter(screen, ST7789_WIDTH / tFont->width);
 8003040:	4b98      	ldr	r3, [pc, #608]	; (80032a4 <defThread+0x4cc>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	461a      	mov	r2, r3
 8003048:	23f0      	movs	r3, #240	; 0xf0
 800304a:	fb93 f3f2 	sdiv	r3, r3, r2
 800304e:	b29a      	uxth	r2, r3
 8003050:	f107 0314 	add.w	r3, r7, #20
 8003054:	4611      	mov	r1, r2
 8003056:	4618      	mov	r0, r3
 8003058:	f001 faf2 	bl	8004640 <mkLineCenter>
	sprintf(screen+strlen(screen),
 800305c:	f107 0314 	add.w	r3, r7, #20
 8003060:	4618      	mov	r0, r3
 8003062:	f7fd f8b5 	bl	80001d0 <strlen>
 8003066:	4602      	mov	r2, r0
 8003068:	f107 0314 	add.w	r3, r7, #20
 800306c:	1898      	adds	r0, r3, r2
 800306e:	4b8e      	ldr	r3, [pc, #568]	; (80032a8 <defThread+0x4d0>)
 8003070:	681c      	ldr	r4, [r3, #0]
 8003072:	4b8d      	ldr	r3, [pc, #564]	; (80032a8 <defThread+0x4d0>)
 8003074:	685d      	ldr	r5, [r3, #4]
 8003076:	4b8c      	ldr	r3, [pc, #560]	; (80032a8 <defThread+0x4d0>)
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	4a8b      	ldr	r2, [pc, #556]	; (80032a8 <defThread+0x4d0>)
 800307c:	6912      	ldr	r2, [r2, #16]
 800307e:	f8d7 1458 	ldr.w	r1, [r7, #1112]	; 0x458
 8003082:	9103      	str	r1, [sp, #12]
 8003084:	9202      	str	r2, [sp, #8]
 8003086:	9301      	str	r3, [sp, #4]
 8003088:	f8d7 345c 	ldr.w	r3, [r7, #1116]	; 0x45c
 800308c:	9300      	str	r3, [sp, #0]
 800308e:	462b      	mov	r3, r5
 8003090:	4622      	mov	r2, r4
 8003092:	4986      	ldr	r1, [pc, #536]	; (80032ac <defThread+0x4d4>)
 8003094:	f00a fa90 	bl	800d5b8 <siprintf>
			chipConf.SpareAreaSize,
			BlockSizeKB,
			chipConf.BlockNbr,
			chipConf.PlaneNbr,
			PlaneSizeMB);
	if (cb_nandCounter) sprintf(screen+strlen(screen), "\nCallBack:%lu", cb_nandCounter);
 8003098:	4b85      	ldr	r3, [pc, #532]	; (80032b0 <defThread+0x4d8>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00e      	beq.n	80030be <defThread+0x2e6>
 80030a0:	f107 0314 	add.w	r3, r7, #20
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7fd f893 	bl	80001d0 <strlen>
 80030aa:	4602      	mov	r2, r0
 80030ac:	f107 0314 	add.w	r3, r7, #20
 80030b0:	4413      	add	r3, r2
 80030b2:	4a7f      	ldr	r2, [pc, #508]	; (80032b0 <defThread+0x4d8>)
 80030b4:	6812      	ldr	r2, [r2, #0]
 80030b6:	497f      	ldr	r1, [pc, #508]	; (80032b4 <defThread+0x4dc>)
 80030b8:	4618      	mov	r0, r3
 80030ba:	f00a fa7d 	bl	800d5b8 <siprintf>
	ST7789_WriteString(0,
					   tFont->height + (tFont->height * 0.85),
 80030be:	4b79      	ldr	r3, [pc, #484]	; (80032a4 <defThread+0x4cc>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	785b      	ldrb	r3, [r3, #1]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7fd fb57 	bl	8000778 <__aeabi_i2d>
 80030ca:	4604      	mov	r4, r0
 80030cc:	460d      	mov	r5, r1
 80030ce:	4b75      	ldr	r3, [pc, #468]	; (80032a4 <defThread+0x4cc>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	785b      	ldrb	r3, [r3, #1]
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7fd fb4f 	bl	8000778 <__aeabi_i2d>
 80030da:	a367      	add	r3, pc, #412	; (adr r3, 8003278 <defThread+0x4a0>)
 80030dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030e0:	f7fd f8ce 	bl	8000280 <__aeabi_dmul>
 80030e4:	4602      	mov	r2, r0
 80030e6:	460b      	mov	r3, r1
 80030e8:	4620      	mov	r0, r4
 80030ea:	4629      	mov	r1, r5
 80030ec:	f7fd f9f8 	bl	80004e0 <__adddf3>
 80030f0:	4602      	mov	r2, r0
 80030f2:	460b      	mov	r3, r1
	ST7789_WriteString(0,
 80030f4:	4610      	mov	r0, r2
 80030f6:	4619      	mov	r1, r3
 80030f8:	f7fd fba8 	bl	800084c <__aeabi_d2uiz>
 80030fc:	4603      	mov	r3, r0
 80030fe:	b298      	uxth	r0, r3
 8003100:	4b68      	ldr	r3, [pc, #416]	; (80032a4 <defThread+0x4cc>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a6c      	ldr	r2, [pc, #432]	; (80032b8 <defThread+0x4e0>)
 8003106:	8812      	ldrh	r2, [r2, #0]
 8003108:	43d2      	mvns	r2, r2
 800310a:	b292      	uxth	r2, r2
 800310c:	496a      	ldr	r1, [pc, #424]	; (80032b8 <defThread+0x4e0>)
 800310e:	8809      	ldrh	r1, [r1, #0]
 8003110:	f107 0414 	add.w	r4, r7, #20
 8003114:	9102      	str	r1, [sp, #8]
 8003116:	9201      	str	r2, [sp, #4]
 8003118:	685a      	ldr	r2, [r3, #4]
 800311a:	9200      	str	r2, [sp, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4622      	mov	r2, r4
 8003120:	4601      	mov	r1, r0
 8003122:	2000      	movs	r0, #0
 8003124:	f001 fa36 	bl	8004594 <ST7789_WriteString>
					   screen,
					   *tFont,
					   ~back_color,
					   back_color);
	ipsOn(1);
 8003128:	2001      	movs	r0, #1
 800312a:	f000 ffed 	bl	8004108 <ipsOn>

#ifdef SET_SMALL_FS
	bool mnt = false;
 800312e:	2300      	movs	r3, #0
 8003130:	f887 3453 	strb.w	r3, [r7, #1107]	; 0x453
			}
			Report(1, "%s%s", stx, eol);
		}
	#endif
	#ifdef SET_NAND_TEST
		uint32_t page_size = chipConf.PageSize, pg = 0, i;
 8003134:	4b5c      	ldr	r3, [pc, #368]	; (80032a8 <defThread+0x4d0>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c
 800313c:	2300      	movs	r3, #0
 800313e:	f8c7 3488 	str.w	r3, [r7, #1160]	; 0x488
		Report(0, "----------------------------------------%s", eol);
 8003142:	4b54      	ldr	r3, [pc, #336]	; (8003294 <defThread+0x4bc>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	461a      	mov	r2, r3
 8003148:	495c      	ldr	r1, [pc, #368]	; (80032bc <defThread+0x4e4>)
 800314a:	2000      	movs	r0, #0
 800314c:	f7ff fa58 	bl	8002600 <Report>
		bool ok = true;
 8003150:	2301      	movs	r3, #1
 8003152:	f887 3483 	strb.w	r3, [r7, #1155]	; 0x483
		}
		if (ok) Report(1, "[%s] Erase block #%u OK%s----------------------------------------%s", __func__, pg, eol, eol);
		*/
		NAND_AddressTypeDef nan;
		uint32_t ad;
		for (pg = 0; pg < 2; pg++) {
 8003156:	2300      	movs	r3, #0
 8003158:	f8c7 3488 	str.w	r3, [r7, #1160]	; 0x488
 800315c:	e13a      	b.n	80033d4 <defThread+0x5fc>
			ad = pg * page_size;
 800315e:	f8d7 3488 	ldr.w	r3, [r7, #1160]	; 0x488
 8003162:	f8d7 244c 	ldr.w	r2, [r7, #1100]	; 0x44c
 8003166:	fb02 f303 	mul.w	r3, r2, r3
 800316a:	f8c7 3434 	str.w	r3, [r7, #1076]	; 0x434
			nan = io_uint32_to_flash_adr(pg);
 800316e:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8003172:	f2a3 4394 	subw	r3, r3, #1172	; 0x494
 8003176:	f8d7 1488 	ldr.w	r1, [r7, #1160]	; 0x488
 800317a:	4618      	mov	r0, r3
 800317c:	f7fe fb50 	bl	8001820 <io_uint32_to_flash_adr>
			Report(1, "[%s] Test address: 0x%X/%u (page:%u block:%u plane:%u)%s", __func__, ad, pg, nan.Page, nan.Block, nan.Plane, eol);
 8003180:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8003184:	f2a3 4394 	subw	r3, r3, #1172	; 0x494
 8003188:	881b      	ldrh	r3, [r3, #0]
 800318a:	461a      	mov	r2, r3
 800318c:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8003190:	f2a3 4394 	subw	r3, r3, #1172	; 0x494
 8003194:	889b      	ldrh	r3, [r3, #4]
 8003196:	4619      	mov	r1, r3
 8003198:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 800319c:	f2a3 4394 	subw	r3, r3, #1172	; 0x494
 80031a0:	885b      	ldrh	r3, [r3, #2]
 80031a2:	4618      	mov	r0, r3
 80031a4:	4b3b      	ldr	r3, [pc, #236]	; (8003294 <defThread+0x4bc>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	9304      	str	r3, [sp, #16]
 80031aa:	9003      	str	r0, [sp, #12]
 80031ac:	9102      	str	r1, [sp, #8]
 80031ae:	9201      	str	r2, [sp, #4]
 80031b0:	f8d7 3488 	ldr.w	r3, [r7, #1160]	; 0x488
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 80031ba:	4a41      	ldr	r2, [pc, #260]	; (80032c0 <defThread+0x4e8>)
 80031bc:	4941      	ldr	r1, [pc, #260]	; (80032c4 <defThread+0x4ec>)
 80031be:	2001      	movs	r0, #1
 80031c0:	f7ff fa1e 	bl	8002600 <Report>
			for (i = 0; i < page_size; i++) rdBuf[i] = i;
 80031c4:	2300      	movs	r3, #0
 80031c6:	f8c7 3484 	str.w	r3, [r7, #1156]	; 0x484
 80031ca:	e00d      	b.n	80031e8 <defThread+0x410>
 80031cc:	f8d7 3484 	ldr.w	r3, [r7, #1156]	; 0x484
 80031d0:	b2d9      	uxtb	r1, r3
 80031d2:	4a3d      	ldr	r2, [pc, #244]	; (80032c8 <defThread+0x4f0>)
 80031d4:	f8d7 3484 	ldr.w	r3, [r7, #1156]	; 0x484
 80031d8:	4413      	add	r3, r2
 80031da:	460a      	mov	r2, r1
 80031dc:	701a      	strb	r2, [r3, #0]
 80031de:	f8d7 3484 	ldr.w	r3, [r7, #1156]	; 0x484
 80031e2:	3301      	adds	r3, #1
 80031e4:	f8c7 3484 	str.w	r3, [r7, #1156]	; 0x484
 80031e8:	f8d7 2484 	ldr.w	r2, [r7, #1156]	; 0x484
 80031ec:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d3eb      	bcc.n	80031cc <defThread+0x3f4>

			if (!pageIsEmpty(pg)) io_nand_block_erase(pg);
 80031f4:	f8d7 0488 	ldr.w	r0, [r7, #1160]	; 0x488
 80031f8:	f7fe ff0a 	bl	8002010 <pageIsEmpty>
 80031fc:	4603      	mov	r3, r0
 80031fe:	f083 0301 	eor.w	r3, r3, #1
 8003202:	b2db      	uxtb	r3, r3
 8003204:	2b00      	cmp	r3, #0
 8003206:	d003      	beq.n	8003210 <defThread+0x438>
 8003208:	f8d7 0488 	ldr.w	r0, [r7, #1160]	; 0x488
 800320c:	f7fe fb84 	bl	8001918 <io_nand_block_erase>
			for (i = 0; i < page_size; i++) {
 8003210:	2300      	movs	r3, #0
 8003212:	f8c7 3484 	str.w	r3, [r7, #1156]	; 0x484
 8003216:	e00d      	b.n	8003234 <defThread+0x45c>
				rdBuf[i] = i;
 8003218:	f8d7 3484 	ldr.w	r3, [r7, #1156]	; 0x484
 800321c:	b2d9      	uxtb	r1, r3
 800321e:	4a2a      	ldr	r2, [pc, #168]	; (80032c8 <defThread+0x4f0>)
 8003220:	f8d7 3484 	ldr.w	r3, [r7, #1156]	; 0x484
 8003224:	4413      	add	r3, r2
 8003226:	460a      	mov	r2, r1
 8003228:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < page_size; i++) {
 800322a:	f8d7 3484 	ldr.w	r3, [r7, #1156]	; 0x484
 800322e:	3301      	adds	r3, #1
 8003230:	f8c7 3484 	str.w	r3, [r7, #1156]	; 0x484
 8003234:	f8d7 2484 	ldr.w	r2, [r7, #1156]	; 0x484
 8003238:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 800323c:	429a      	cmp	r2, r3
 800323e:	d3eb      	bcc.n	8003218 <defThread+0x440>
				//printf("%#x ", buff[i]);
				//if (i % 16 == 0 && i != 0) printf("\r\n");
			}
			io_nand_write(pg, rdBuf, page_size, 0);
 8003240:	2300      	movs	r3, #0
 8003242:	f8d7 244c 	ldr.w	r2, [r7, #1100]	; 0x44c
 8003246:	4920      	ldr	r1, [pc, #128]	; (80032c8 <defThread+0x4f0>)
 8003248:	f8d7 0488 	ldr.w	r0, [r7, #1160]	; 0x488
 800324c:	f7fe fb46 	bl	80018dc <io_nand_write>
			if (devError & devNAND) Report(1, "[%s] Write page:%lu adr:0x%X Error%s", __func__, pg, ad, eol);
 8003250:	4b1e      	ldr	r3, [pc, #120]	; (80032cc <defThread+0x4f4>)
 8003252:	881b      	ldrh	r3, [r3, #0]
 8003254:	f003 0320 	and.w	r3, r3, #32
 8003258:	2b00      	cmp	r3, #0
 800325a:	d03b      	beq.n	80032d4 <defThread+0x4fc>
 800325c:	4b0d      	ldr	r3, [pc, #52]	; (8003294 <defThread+0x4bc>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	9301      	str	r3, [sp, #4]
 8003262:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 8003266:	9300      	str	r3, [sp, #0]
 8003268:	f8d7 3488 	ldr.w	r3, [r7, #1160]	; 0x488
 800326c:	4a14      	ldr	r2, [pc, #80]	; (80032c0 <defThread+0x4e8>)
 800326e:	4918      	ldr	r1, [pc, #96]	; (80032d0 <defThread+0x4f8>)
 8003270:	2001      	movs	r0, #1
 8003272:	f7ff f9c5 	bl	8002600 <Report>
 8003276:	e03a      	b.n	80032ee <defThread+0x516>
 8003278:	33333333 	.word	0x33333333
 800327c:	3feb3333 	.word	0x3feb3333
 8003280:	20000089 	.word	0x20000089
 8003284:	20000090 	.word	0x20000090
 8003288:	0800e4d8 	.word	0x0800e4d8
 800328c:	200024d4 	.word	0x200024d4
 8003290:	2000006a 	.word	0x2000006a
 8003294:	20000004 	.word	0x20000004
 8003298:	0800e4f8 	.word	0x0800e4f8
 800329c:	20000080 	.word	0x20000080
 80032a0:	0800e500 	.word	0x0800e500
 80032a4:	20000084 	.word	0x20000084
 80032a8:	200014b8 	.word	0x200014b8
 80032ac:	0800e50c 	.word	0x0800e50c
 80032b0:	200014ac 	.word	0x200014ac
 80032b4:	0800e568 	.word	0x0800e568
 80032b8:	2000148e 	.word	0x2000148e
 80032bc:	0800e578 	.word	0x0800e578
 80032c0:	08011ba8 	.word	0x08011ba8
 80032c4:	0800e5a4 	.word	0x0800e5a4
 80032c8:	200014d0 	.word	0x200014d0
 80032cc:	20000478 	.word	0x20000478
 80032d0:	0800e5e0 	.word	0x0800e5e0
							   else Report(1, "[%s] Write page:%lu adr:0x%X OK%s", __func__, pg, ad, eol);
 80032d4:	4b9b      	ldr	r3, [pc, #620]	; (8003544 <defThread+0x76c>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	9301      	str	r3, [sp, #4]
 80032da:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 80032de:	9300      	str	r3, [sp, #0]
 80032e0:	f8d7 3488 	ldr.w	r3, [r7, #1160]	; 0x488
 80032e4:	4a98      	ldr	r2, [pc, #608]	; (8003548 <defThread+0x770>)
 80032e6:	4999      	ldr	r1, [pc, #612]	; (800354c <defThread+0x774>)
 80032e8:	2001      	movs	r0, #1
 80032ea:	f7ff f989 	bl	8002600 <Report>

			memset(rdBuf, 0, page_size);
 80032ee:	f8d7 244c 	ldr.w	r2, [r7, #1100]	; 0x44c
 80032f2:	2100      	movs	r1, #0
 80032f4:	4896      	ldr	r0, [pc, #600]	; (8003550 <defThread+0x778>)
 80032f6:	f009 fcf7 	bl	800cce8 <memset>
			io_nand_read(pg, rdBuf, page_size, 0);
 80032fa:	2300      	movs	r3, #0
 80032fc:	f8d7 244c 	ldr.w	r2, [r7, #1100]	; 0x44c
 8003300:	4993      	ldr	r1, [pc, #588]	; (8003550 <defThread+0x778>)
 8003302:	f8d7 0488 	ldr.w	r0, [r7, #1160]	; 0x488
 8003306:	f7fe facb 	bl	80018a0 <io_nand_read>
			if (devError & devNAND) Report(1, "[%s] Read page:%lu adr:0x%X Error%s", __func__, pg, ad, eol);
 800330a:	4b92      	ldr	r3, [pc, #584]	; (8003554 <defThread+0x77c>)
 800330c:	881b      	ldrh	r3, [r3, #0]
 800330e:	f003 0320 	and.w	r3, r3, #32
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00d      	beq.n	8003332 <defThread+0x55a>
 8003316:	4b8b      	ldr	r3, [pc, #556]	; (8003544 <defThread+0x76c>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	9301      	str	r3, [sp, #4]
 800331c:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 8003320:	9300      	str	r3, [sp, #0]
 8003322:	f8d7 3488 	ldr.w	r3, [r7, #1160]	; 0x488
 8003326:	4a88      	ldr	r2, [pc, #544]	; (8003548 <defThread+0x770>)
 8003328:	498b      	ldr	r1, [pc, #556]	; (8003558 <defThread+0x780>)
 800332a:	2001      	movs	r0, #1
 800332c:	f7ff f968 	bl	8002600 <Report>
 8003330:	e00c      	b.n	800334c <defThread+0x574>
							   else Report(1, "[%s] Read page:%lu adr:0x%X OK%s", __func__, pg, ad, eol);
 8003332:	4b84      	ldr	r3, [pc, #528]	; (8003544 <defThread+0x76c>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	9301      	str	r3, [sp, #4]
 8003338:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 800333c:	9300      	str	r3, [sp, #0]
 800333e:	f8d7 3488 	ldr.w	r3, [r7, #1160]	; 0x488
 8003342:	4a81      	ldr	r2, [pc, #516]	; (8003548 <defThread+0x770>)
 8003344:	4985      	ldr	r1, [pc, #532]	; (800355c <defThread+0x784>)
 8003346:	2001      	movs	r0, #1
 8003348:	f7ff f95a 	bl	8002600 <Report>

			ok = true;
 800334c:	2301      	movs	r3, #1
 800334e:	f887 3483 	strb.w	r3, [r7, #1155]	; 0x483
			for (i = 0; i < page_size; i++) {
 8003352:	2300      	movs	r3, #0
 8003354:	f8c7 3484 	str.w	r3, [r7, #1156]	; 0x484
 8003358:	e020      	b.n	800339c <defThread+0x5c4>
				if (rdBuf[i] != i % 256) {
 800335a:	4a7d      	ldr	r2, [pc, #500]	; (8003550 <defThread+0x778>)
 800335c:	f8d7 3484 	ldr.w	r3, [r7, #1156]	; 0x484
 8003360:	4413      	add	r3, r2
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	461a      	mov	r2, r3
 8003366:	f8d7 3484 	ldr.w	r3, [r7, #1156]	; 0x484
 800336a:	b2db      	uxtb	r3, r3
 800336c:	429a      	cmp	r2, r3
 800336e:	d010      	beq.n	8003392 <defThread+0x5ba>
					Report(1, "[%s] Error read page:%lu at addr:%d%s", __func__, pg, i, eol);
 8003370:	4b74      	ldr	r3, [pc, #464]	; (8003544 <defThread+0x76c>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	9301      	str	r3, [sp, #4]
 8003376:	f8d7 3484 	ldr.w	r3, [r7, #1156]	; 0x484
 800337a:	9300      	str	r3, [sp, #0]
 800337c:	f8d7 3488 	ldr.w	r3, [r7, #1160]	; 0x488
 8003380:	4a71      	ldr	r2, [pc, #452]	; (8003548 <defThread+0x770>)
 8003382:	4977      	ldr	r1, [pc, #476]	; (8003560 <defThread+0x788>)
 8003384:	2001      	movs	r0, #1
 8003386:	f7ff f93b 	bl	8002600 <Report>
					ok = false;
 800338a:	2300      	movs	r3, #0
 800338c:	f887 3483 	strb.w	r3, [r7, #1155]	; 0x483
					break;
 8003390:	e00a      	b.n	80033a8 <defThread+0x5d0>
			for (i = 0; i < page_size; i++) {
 8003392:	f8d7 3484 	ldr.w	r3, [r7, #1156]	; 0x484
 8003396:	3301      	adds	r3, #1
 8003398:	f8c7 3484 	str.w	r3, [r7, #1156]	; 0x484
 800339c:	f8d7 2484 	ldr.w	r2, [r7, #1156]	; 0x484
 80033a0:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d3d8      	bcc.n	800335a <defThread+0x582>
				}
				//printf("%#x ", buff[i]);
				//if (i % 16 == 0 && i != 0) printf("\r\n");
			}
			if (ok) Report(1, "[%s] Check page:%lu OK...%s----------------------------------------%s", __func__, pg, eol, eol);
 80033a8:	f897 3483 	ldrb.w	r3, [r7, #1155]	; 0x483
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d00c      	beq.n	80033ca <defThread+0x5f2>
 80033b0:	4b64      	ldr	r3, [pc, #400]	; (8003544 <defThread+0x76c>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a63      	ldr	r2, [pc, #396]	; (8003544 <defThread+0x76c>)
 80033b6:	6812      	ldr	r2, [r2, #0]
 80033b8:	9201      	str	r2, [sp, #4]
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	f8d7 3488 	ldr.w	r3, [r7, #1160]	; 0x488
 80033c0:	4a61      	ldr	r2, [pc, #388]	; (8003548 <defThread+0x770>)
 80033c2:	4968      	ldr	r1, [pc, #416]	; (8003564 <defThread+0x78c>)
 80033c4:	2001      	movs	r0, #1
 80033c6:	f7ff f91b 	bl	8002600 <Report>
		for (pg = 0; pg < 2; pg++) {
 80033ca:	f8d7 3488 	ldr.w	r3, [r7, #1160]	; 0x488
 80033ce:	3301      	adds	r3, #1
 80033d0:	f8c7 3488 	str.w	r3, [r7, #1160]	; 0x488
 80033d4:	f8d7 3488 	ldr.w	r3, [r7, #1160]	; 0x488
 80033d8:	2b01      	cmp	r3, #1
 80033da:	f67f aec0 	bls.w	800315e <defThread+0x386>
		}
	#endif
#endif

	uint32_t page_offset = 0;
 80033de:	2300      	movs	r3, #0
 80033e0:	f8c7 347c 	str.w	r3, [r7, #1148]	; 0x47c
	uint32_t page_addr = 0;
 80033e4:	2300      	movs	r3, #0
 80033e6:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478
	bool loop = true;
 80033ea:	2301      	movs	r3, #1
 80033ec:	f887 3477 	strb.w	r3, [r7, #1143]	; 0x477
	bool led = false;
 80033f0:	2300      	movs	r3, #0
 80033f2:	f887 3476 	strb.w	r3, [r7, #1142]	; 0x476

	osStatus_t qs = osOK;
 80033f6:	2300      	movs	r3, #0
 80033f8:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470
	uint8_t prio = 0;
 80033fc:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8003400:	f2a3 4395 	subw	r3, r3, #1173	; 0x495
 8003404:	2200      	movs	r2, #0
 8003406:	701a      	strb	r2, [r3, #0]
	s_qcmd qcmd = {0};
 8003408:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 800340c:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 8003410:	2200      	movs	r2, #0
 8003412:	801a      	strh	r2, [r3, #0]

//	qcmd.cmd = cmdHelp;
//	if ((qStat = osMessageQueuePut(myQueHandle, (void *)&qcmd, prio, 5)) != osOK) devError |= devQUE;

	uint32_t tmr = get_tmr(1);
 8003414:	2001      	movs	r0, #1
 8003416:	f7fe ffdb 	bl	80023d0 <get_tmr>
 800341a:	f8c7 046c 	str.w	r0, [r7, #1132]	; 0x46c


  /* Infinite loop */

	while (loop) {
 800341e:	f000 bcd9 	b.w	8003dd4 <defThread+0xffc>

		if (check_tmr(tmr)) {
 8003422:	f8d7 046c 	ldr.w	r0, [r7, #1132]	; 0x46c
 8003426:	f7fe ffe0 	bl	80023ea <check_tmr>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	f000 80ad 	beq.w	800358c <defThread+0x7b4>
			tmr = get_tmr(1);
 8003432:	2001      	movs	r0, #1
 8003434:	f7fe ffcc 	bl	80023d0 <get_tmr>
 8003438:	f8c7 046c 	str.w	r0, [r7, #1132]	; 0x46c
			//
			sec2str(screen);
 800343c:	f107 0314 	add.w	r3, r7, #20
 8003440:	4618      	mov	r0, r3
 8003442:	f7ff f843 	bl	80024cc <sec2str>
#ifdef SET_SWV
			strcpy(stz, screen);
#endif
			ST7789_WriteString(8, 0, mkLineCenter(screen, ST7789_WIDTH / fntKey->width), *fntKey, BLUE, YELLOW);
 8003446:	4b48      	ldr	r3, [pc, #288]	; (8003568 <defThread+0x790>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	461a      	mov	r2, r3
 800344e:	23f0      	movs	r3, #240	; 0xf0
 8003450:	fb93 f3f2 	sdiv	r3, r3, r2
 8003454:	b29a      	uxth	r2, r3
 8003456:	f107 0314 	add.w	r3, r7, #20
 800345a:	4611      	mov	r1, r2
 800345c:	4618      	mov	r0, r3
 800345e:	f001 f8ef 	bl	8004640 <mkLineCenter>
 8003462:	4601      	mov	r1, r0
 8003464:	4b40      	ldr	r3, [pc, #256]	; (8003568 <defThread+0x790>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800346c:	9202      	str	r2, [sp, #8]
 800346e:	221f      	movs	r2, #31
 8003470:	9201      	str	r2, [sp, #4]
 8003472:	685a      	ldr	r2, [r3, #4]
 8003474:	9200      	str	r2, [sp, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	460a      	mov	r2, r1
 800347a:	2100      	movs	r1, #0
 800347c:	2008      	movs	r0, #8
 800347e:	f001 f889 	bl	8004594 <ST7789_WriteString>

			sprintf(screen, "Error: 0x%04X", devError);
 8003482:	4b34      	ldr	r3, [pc, #208]	; (8003554 <defThread+0x77c>)
 8003484:	881b      	ldrh	r3, [r3, #0]
 8003486:	461a      	mov	r2, r3
 8003488:	f107 0314 	add.w	r3, r7, #20
 800348c:	4937      	ldr	r1, [pc, #220]	; (800356c <defThread+0x794>)
 800348e:	4618      	mov	r0, r3
 8003490:	f00a f892 	bl	800d5b8 <siprintf>
			if (devError) err_color = RED; else err_color = BLACK;
 8003494:	4b2f      	ldr	r3, [pc, #188]	; (8003554 <defThread+0x77c>)
 8003496:	881b      	ldrh	r3, [r3, #0]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d004      	beq.n	80034a6 <defThread+0x6ce>
 800349c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80034a0:	f8a7 348e 	strh.w	r3, [r7, #1166]	; 0x48e
 80034a4:	e002      	b.n	80034ac <defThread+0x6d4>
 80034a6:	2300      	movs	r3, #0
 80034a8:	f8a7 348e 	strh.w	r3, [r7, #1166]	; 0x48e
			ST7789_WriteString(0, ST7789_WIDTH - fntKey->height, mkLineCenter(screen, ST7789_WIDTH / fntKey->width), *fntKey, err_color, WHITE);
 80034ac:	4b2e      	ldr	r3, [pc, #184]	; (8003568 <defThread+0x790>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	785b      	ldrb	r3, [r3, #1]
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 80034b8:	b29c      	uxth	r4, r3
 80034ba:	4b2b      	ldr	r3, [pc, #172]	; (8003568 <defThread+0x790>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	461a      	mov	r2, r3
 80034c2:	23f0      	movs	r3, #240	; 0xf0
 80034c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80034c8:	b29a      	uxth	r2, r3
 80034ca:	f107 0314 	add.w	r3, r7, #20
 80034ce:	4611      	mov	r1, r2
 80034d0:	4618      	mov	r0, r3
 80034d2:	f001 f8b5 	bl	8004640 <mkLineCenter>
 80034d6:	4601      	mov	r1, r0
 80034d8:	4b23      	ldr	r3, [pc, #140]	; (8003568 <defThread+0x790>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80034e0:	9202      	str	r2, [sp, #8]
 80034e2:	f8b7 248e 	ldrh.w	r2, [r7, #1166]	; 0x48e
 80034e6:	9201      	str	r2, [sp, #4]
 80034e8:	685a      	ldr	r2, [r3, #4]
 80034ea:	9200      	str	r2, [sp, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	460a      	mov	r2, r1
 80034f0:	4621      	mov	r1, r4
 80034f2:	2000      	movs	r0, #0
 80034f4:	f001 f84e 	bl	8004594 <ST7789_WriteString>
			//puts("Second...");
			printf("[%s] %s%s", __func__, stz, eol);
#endif
			//

			if (qStat != 0) {
 80034f8:	4b1d      	ldr	r3, [pc, #116]	; (8003570 <defThread+0x798>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d019      	beq.n	8003534 <defThread+0x75c>
				if (qs != qStat) {
 8003500:	4b1b      	ldr	r3, [pc, #108]	; (8003570 <defThread+0x798>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f8d7 2470 	ldr.w	r2, [r7, #1136]	; 0x470
 8003508:	429a      	cmp	r2, r3
 800350a:	d013      	beq.n	8003534 <defThread+0x75c>
					if (dbg != logOff) Report(1, "OS: %s%s", get_qStat(qStat), eol);
 800350c:	4b19      	ldr	r3, [pc, #100]	; (8003574 <defThread+0x79c>)
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00b      	beq.n	800352c <defThread+0x754>
 8003514:	4b16      	ldr	r3, [pc, #88]	; (8003570 <defThread+0x798>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4618      	mov	r0, r3
 800351a:	f7fe fdc1 	bl	80020a0 <get_qStat>
 800351e:	4602      	mov	r2, r0
 8003520:	4b08      	ldr	r3, [pc, #32]	; (8003544 <defThread+0x76c>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4914      	ldr	r1, [pc, #80]	; (8003578 <defThread+0x7a0>)
 8003526:	2001      	movs	r0, #1
 8003528:	f7ff f86a 	bl	8002600 <Report>
					qs = qStat;
 800352c:	4b10      	ldr	r3, [pc, #64]	; (8003570 <defThread+0x798>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470
				}
			}

			if (devError) led = true; else led = false;
 8003534:	4b07      	ldr	r3, [pc, #28]	; (8003554 <defThread+0x77c>)
 8003536:	881b      	ldrh	r3, [r3, #0]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d01f      	beq.n	800357c <defThread+0x7a4>
 800353c:	2301      	movs	r3, #1
 800353e:	f887 3476 	strb.w	r3, [r7, #1142]	; 0x476
 8003542:	e01e      	b.n	8003582 <defThread+0x7aa>
 8003544:	20000004 	.word	0x20000004
 8003548:	08011ba8 	.word	0x08011ba8
 800354c:	0800e608 	.word	0x0800e608
 8003550:	200014d0 	.word	0x200014d0
 8003554:	20000478 	.word	0x20000478
 8003558:	0800e62c 	.word	0x0800e62c
 800355c:	0800e650 	.word	0x0800e650
 8003560:	0800e674 	.word	0x0800e674
 8003564:	0800e69c 	.word	0x0800e69c
 8003568:	20000080 	.word	0x20000080
 800356c:	0800e6e4 	.word	0x0800e6e4
 8003570:	200024d0 	.word	0x200024d0
 8003574:	2000006a 	.word	0x2000006a
 8003578:	0800e6f4 	.word	0x0800e6f4
 800357c:	2300      	movs	r3, #0
 800357e:	f887 3476 	strb.w	r3, [r7, #1142]	; 0x476
			errLedOn(led);
 8003582:	f897 3476 	ldrb.w	r3, [r7, #1142]	; 0x476
 8003586:	4618      	mov	r0, r3
 8003588:	f7fe fecc 	bl	8002324 <errLedOn>

		}

		if ((qStat = osMessageQueueGet(myQueHandle, (void *)&qcmd, &prio, 5)) != osOK) {
 800358c:	4baf      	ldr	r3, [pc, #700]	; (800384c <defThread+0xa74>)
 800358e:	6818      	ldr	r0, [r3, #0]
 8003590:	f107 020b 	add.w	r2, r7, #11
 8003594:	f107 0108 	add.w	r1, r7, #8
 8003598:	2305      	movs	r3, #5
 800359a:	f006 fb1b 	bl	8009bd4 <osMessageQueueGet>
 800359e:	4603      	mov	r3, r0
 80035a0:	4aab      	ldr	r2, [pc, #684]	; (8003850 <defThread+0xa78>)
 80035a2:	6013      	str	r3, [r2, #0]
 80035a4:	4baa      	ldr	r3, [pc, #680]	; (8003850 <defThread+0xa78>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d028      	beq.n	80035fe <defThread+0x826>
			if (qs != qStat) qs = qStat;
 80035ac:	4ba8      	ldr	r3, [pc, #672]	; (8003850 <defThread+0xa78>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f8d7 2470 	ldr.w	r2, [r7, #1136]	; 0x470
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d003      	beq.n	80035c0 <defThread+0x7e8>
 80035b8:	4ba5      	ldr	r3, [pc, #660]	; (8003850 <defThread+0xa78>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470
			if (qStat != osErrorTimeout) {
 80035c0:	4ba3      	ldr	r3, [pc, #652]	; (8003850 <defThread+0xa78>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f113 0f02 	cmn.w	r3, #2
 80035c8:	f000 83a3 	beq.w	8003d12 <defThread+0xf3a>
				devError |= devQUE;
 80035cc:	4ba1      	ldr	r3, [pc, #644]	; (8003854 <defThread+0xa7c>)
 80035ce:	881b      	ldrh	r3, [r3, #0]
 80035d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035d4:	b29a      	uxth	r2, r3
 80035d6:	4b9f      	ldr	r3, [pc, #636]	; (8003854 <defThread+0xa7c>)
 80035d8:	801a      	strh	r2, [r3, #0]
				if (dbg != logOff) Report(1, "OS: %s%s", get_qStat(qStat), eol);
 80035da:	4b9f      	ldr	r3, [pc, #636]	; (8003858 <defThread+0xa80>)
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	f000 8397 	beq.w	8003d12 <defThread+0xf3a>
 80035e4:	4b9a      	ldr	r3, [pc, #616]	; (8003850 <defThread+0xa78>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7fe fd59 	bl	80020a0 <get_qStat>
 80035ee:	4602      	mov	r2, r0
 80035f0:	4b9a      	ldr	r3, [pc, #616]	; (800385c <defThread+0xa84>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	499a      	ldr	r1, [pc, #616]	; (8003860 <defThread+0xa88>)
 80035f6:	2001      	movs	r0, #1
 80035f8:	f7ff f802 	bl	8002600 <Report>
 80035fc:	e389      	b.n	8003d12 <defThread+0xf3a>
			}
		} else {
			sprintf(screen, "Cmd: %s", str_cmds[qcmd.cmd]);
 80035fe:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8003602:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	461a      	mov	r2, r3
 800360a:	4b96      	ldr	r3, [pc, #600]	; (8003864 <defThread+0xa8c>)
 800360c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003610:	f107 0314 	add.w	r3, r7, #20
 8003614:	4994      	ldr	r1, [pc, #592]	; (8003868 <defThread+0xa90>)
 8003616:	4618      	mov	r0, r3
 8003618:	f009 ffce 	bl	800d5b8 <siprintf>
			ST7789_WriteString(0, ST7789_WIDTH - (fntKey->height << 1),
 800361c:	4b93      	ldr	r3, [pc, #588]	; (800386c <defThread+0xa94>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	785b      	ldrb	r3, [r3, #1]
 8003622:	b29b      	uxth	r3, r3
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	b29b      	uxth	r3, r3
 8003628:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 800362c:	b29c      	uxth	r4, r3
							   mkLineCenter(screen, ST7789_WIDTH / fntKey->width),
 800362e:	4b8f      	ldr	r3, [pc, #572]	; (800386c <defThread+0xa94>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	461a      	mov	r2, r3
 8003636:	23f0      	movs	r3, #240	; 0xf0
 8003638:	fb93 f3f2 	sdiv	r3, r3, r2
 800363c:	b29a      	uxth	r2, r3
 800363e:	f107 0314 	add.w	r3, r7, #20
 8003642:	4611      	mov	r1, r2
 8003644:	4618      	mov	r0, r3
 8003646:	f000 fffb 	bl	8004640 <mkLineCenter>
 800364a:	4601      	mov	r1, r0
			ST7789_WriteString(0, ST7789_WIDTH - (fntKey->height << 1),
 800364c:	4b87      	ldr	r3, [pc, #540]	; (800386c <defThread+0xa94>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2200      	movs	r2, #0
 8003652:	9202      	str	r2, [sp, #8]
 8003654:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8003658:	9201      	str	r2, [sp, #4]
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	9200      	str	r2, [sp, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	460a      	mov	r2, r1
 8003662:	4621      	mov	r1, r4
 8003664:	2000      	movs	r0, #0
 8003666:	f000 ff95 	bl	8004594 <ST7789_WriteString>
							   *fntKey,
							   CYAN,
							   BLACK);
			//
			if (dbg > logOn)
 800366a:	4b7b      	ldr	r3, [pc, #492]	; (8003858 <defThread+0xa80>)
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	2b01      	cmp	r3, #1
 8003670:	d91e      	bls.n	80036b0 <defThread+0x8d8>
				Report(1, "Command(%u.%u): '%s'%s", qcmd.cmd, qcmd.attr, str_cmds[qcmd.cmd], eol);
 8003672:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8003676:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	4619      	mov	r1, r3
 800367e:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8003682:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 8003686:	785b      	ldrb	r3, [r3, #1]
 8003688:	4618      	mov	r0, r3
 800368a:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 800368e:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	461a      	mov	r2, r3
 8003696:	4b73      	ldr	r3, [pc, #460]	; (8003864 <defThread+0xa8c>)
 8003698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800369c:	4a6f      	ldr	r2, [pc, #444]	; (800385c <defThread+0xa84>)
 800369e:	6812      	ldr	r2, [r2, #0]
 80036a0:	9201      	str	r2, [sp, #4]
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	4603      	mov	r3, r0
 80036a6:	460a      	mov	r2, r1
 80036a8:	4971      	ldr	r1, [pc, #452]	; (8003870 <defThread+0xa98>)
 80036aa:	2001      	movs	r0, #1
 80036ac:	f7fe ffa8 	bl	8002600 <Report>
			//
			nand_show = 0;
 80036b0:	2300      	movs	r3, #0
 80036b2:	f887 3493 	strb.w	r3, [r7, #1171]	; 0x493
			switch (qcmd.cmd) {
 80036b6:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 80036ba:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	2b0c      	cmp	r3, #12
 80036c2:	f200 8314 	bhi.w	8003cee <defThread+0xf16>
 80036c6:	a201      	add	r2, pc, #4	; (adr r2, 80036cc <defThread+0x8f4>)
 80036c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036cc:	0800377f 	.word	0x0800377f
 80036d0:	080038b5 	.word	0x080038b5
 80036d4:	0800395f 	.word	0x0800395f
 80036d8:	0800395f 	.word	0x0800395f
 80036dc:	08003bfb 	.word	0x08003bfb
 80036e0:	080039db 	.word	0x080039db
 80036e4:	08003a75 	.word	0x08003a75
 80036e8:	08003adf 	.word	0x08003adf
 80036ec:	080038ef 	.word	0x080038ef
 80036f0:	08003787 	.word	0x08003787
 80036f4:	08003765 	.word	0x08003765
 80036f8:	08003711 	.word	0x08003711
 80036fc:	08003701 	.word	0x08003701
				case cmdErr:
					Report(1, "!!! Error command !!!%s", eol);
 8003700:	4b56      	ldr	r3, [pc, #344]	; (800385c <defThread+0xa84>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	461a      	mov	r2, r3
 8003706:	495b      	ldr	r1, [pc, #364]	; (8003874 <defThread+0xa9c>)
 8003708:	2001      	movs	r0, #1
 800370a:	f7fe ff79 	bl	8002600 <Report>
				break;
 800370e:	e2ee      	b.n	8003cee <defThread+0xf16>
				case cmdHelp:
					sprintf(stx, "Support next commands:%s", eol);
 8003710:	4b52      	ldr	r3, [pc, #328]	; (800385c <defThread+0xa84>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	461a      	mov	r2, r3
 8003716:	4958      	ldr	r1, [pc, #352]	; (8003878 <defThread+0xaa0>)
 8003718:	4858      	ldr	r0, [pc, #352]	; (800387c <defThread+0xaa4>)
 800371a:	f009 ff4d 	bl	800d5b8 <siprintf>
					for (uint8_t i = 0; i < MAX_CMDS; i++) sprintf(stx+strlen(stx), "\t'%s'%s", s_cmds[i], eol);
 800371e:	2300      	movs	r3, #0
 8003720:	f887 346b 	strb.w	r3, [r7, #1131]	; 0x46b
 8003724:	e014      	b.n	8003750 <defThread+0x978>
 8003726:	4855      	ldr	r0, [pc, #340]	; (800387c <defThread+0xaa4>)
 8003728:	f7fc fd52 	bl	80001d0 <strlen>
 800372c:	4603      	mov	r3, r0
 800372e:	4a53      	ldr	r2, [pc, #332]	; (800387c <defThread+0xaa4>)
 8003730:	1898      	adds	r0, r3, r2
 8003732:	f897 346b 	ldrb.w	r3, [r7, #1131]	; 0x46b
 8003736:	4a52      	ldr	r2, [pc, #328]	; (8003880 <defThread+0xaa8>)
 8003738:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800373c:	4b47      	ldr	r3, [pc, #284]	; (800385c <defThread+0xa84>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4950      	ldr	r1, [pc, #320]	; (8003884 <defThread+0xaac>)
 8003742:	f009 ff39 	bl	800d5b8 <siprintf>
 8003746:	f897 346b 	ldrb.w	r3, [r7, #1131]	; 0x46b
 800374a:	3301      	adds	r3, #1
 800374c:	f887 346b 	strb.w	r3, [r7, #1131]	; 0x46b
 8003750:	f897 346b 	ldrb.w	r3, [r7, #1131]	; 0x46b
 8003754:	2b0b      	cmp	r3, #11
 8003756:	d9e6      	bls.n	8003726 <defThread+0x94e>
					Report(1, "%s", stx);
 8003758:	4a48      	ldr	r2, [pc, #288]	; (800387c <defThread+0xaa4>)
 800375a:	494b      	ldr	r1, [pc, #300]	; (8003888 <defThread+0xab0>)
 800375c:	2001      	movs	r0, #1
 800375e:	f7fe ff4f 	bl	8002600 <Report>
				break;
 8003762:	e2c4      	b.n	8003cee <defThread+0xf16>
				case cmdMem:
					Report(1, "FreeRTOS memory: free=%lu heap=%lu bytes%s", xPortGetFreeHeapSize(), configTOTAL_HEAP_SIZE, eol);
 8003764:	f008 ffa6 	bl	800c6b4 <xPortGetFreeHeapSize>
 8003768:	4602      	mov	r2, r0
 800376a:	4b3c      	ldr	r3, [pc, #240]	; (800385c <defThread+0xa84>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	9300      	str	r3, [sp, #0]
 8003770:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003774:	4945      	ldr	r1, [pc, #276]	; (800388c <defThread+0xab4>)
 8003776:	2001      	movs	r0, #1
 8003778:	f7fe ff42 	bl	8002600 <Report>
				break;
 800377c:	e2b7      	b.n	8003cee <defThread+0xf16>
				case cmdRestart:
					loop = false;
 800377e:	2300      	movs	r3, #0
 8003780:	f887 3477 	strb.w	r3, [r7, #1143]	; 0x477
		  		break;
 8003784:	e2b3      	b.n	8003cee <defThread+0xf16>
				case cmdInfo:
					if (dbg != logOff) {
 8003786:	4b34      	ldr	r3, [pc, #208]	; (8003858 <defThread+0xa80>)
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	2b00      	cmp	r3, #0
 800378c:	f000 82a4 	beq.w	8003cd8 <defThread+0xf00>
						strcpy(stx, "NAND:");
 8003790:	4b3a      	ldr	r3, [pc, #232]	; (800387c <defThread+0xaa4>)
 8003792:	4a3f      	ldr	r2, [pc, #252]	; (8003890 <defThread+0xab8>)
 8003794:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003798:	6018      	str	r0, [r3, #0]
 800379a:	3304      	adds	r3, #4
 800379c:	8019      	strh	r1, [r3, #0]
						//uint8_t *bid = (uint8_t *)&nandID.Maker_Id;
						for (int8_t i = 0; i < sizeof(NAND_IDsTypeDef); i++) sprintf(stx+strlen(stx), " %02X", *(bid + i));
 800379e:	2300      	movs	r3, #0
 80037a0:	f887 346a 	strb.w	r3, [r7, #1130]	; 0x46a
 80037a4:	e016      	b.n	80037d4 <defThread+0x9fc>
 80037a6:	4835      	ldr	r0, [pc, #212]	; (800387c <defThread+0xaa4>)
 80037a8:	f7fc fd12 	bl	80001d0 <strlen>
 80037ac:	4603      	mov	r3, r0
 80037ae:	4a33      	ldr	r2, [pc, #204]	; (800387c <defThread+0xaa4>)
 80037b0:	1898      	adds	r0, r3, r2
 80037b2:	f997 346a 	ldrsb.w	r3, [r7, #1130]	; 0x46a
 80037b6:	f8d7 2454 	ldr.w	r2, [r7, #1108]	; 0x454
 80037ba:	4413      	add	r3, r2
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	461a      	mov	r2, r3
 80037c0:	4934      	ldr	r1, [pc, #208]	; (8003894 <defThread+0xabc>)
 80037c2:	f009 fef9 	bl	800d5b8 <siprintf>
 80037c6:	f997 346a 	ldrsb.w	r3, [r7, #1130]	; 0x46a
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	3301      	adds	r3, #1
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	f887 346a 	strb.w	r3, [r7, #1130]	; 0x46a
 80037d4:	f897 346a 	ldrb.w	r3, [r7, #1130]	; 0x46a
 80037d8:	2b04      	cmp	r3, #4
 80037da:	d9e4      	bls.n	80037a6 <defThread+0x9ce>
						sprintf(stx+strlen(stx), "\n\tDevice_Id=%02X '%s'\n", nandID.Device_Id, cid);
 80037dc:	4827      	ldr	r0, [pc, #156]	; (800387c <defThread+0xaa4>)
 80037de:	f7fc fcf7 	bl	80001d0 <strlen>
 80037e2:	4603      	mov	r3, r0
 80037e4:	4a25      	ldr	r2, [pc, #148]	; (800387c <defThread+0xaa4>)
 80037e6:	1898      	adds	r0, r3, r2
 80037e8:	4b2b      	ldr	r3, [pc, #172]	; (8003898 <defThread+0xac0>)
 80037ea:	785b      	ldrb	r3, [r3, #1]
 80037ec:	461a      	mov	r2, r3
 80037ee:	f207 4314 	addw	r3, r7, #1044	; 0x414
 80037f2:	492a      	ldr	r1, [pc, #168]	; (800389c <defThread+0xac4>)
 80037f4:	f009 fee0 	bl	800d5b8 <siprintf>
						sprintf(stx+strlen(stx), "\tPageSize:%lu\n\tSpareAreaSize:%lu\n\tBlockSize:%lu KB\n\tBlockNbr:%lu\n\tPlaneNbr:%lu\n\tPlaneSize:%lu MB"
 80037f8:	4820      	ldr	r0, [pc, #128]	; (800387c <defThread+0xaa4>)
 80037fa:	f7fc fce9 	bl	80001d0 <strlen>
 80037fe:	4603      	mov	r3, r0
 8003800:	4a1e      	ldr	r2, [pc, #120]	; (800387c <defThread+0xaa4>)
 8003802:	189c      	adds	r4, r3, r2
 8003804:	4b26      	ldr	r3, [pc, #152]	; (80038a0 <defThread+0xac8>)
 8003806:	681d      	ldr	r5, [r3, #0]
 8003808:	4b25      	ldr	r3, [pc, #148]	; (80038a0 <defThread+0xac8>)
 800380a:	685e      	ldr	r6, [r3, #4]
 800380c:	4b24      	ldr	r3, [pc, #144]	; (80038a0 <defThread+0xac8>)
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	4a23      	ldr	r2, [pc, #140]	; (80038a0 <defThread+0xac8>)
 8003812:	6912      	ldr	r2, [r2, #16]
 8003814:	4923      	ldr	r1, [pc, #140]	; (80038a4 <defThread+0xacc>)
 8003816:	6809      	ldr	r1, [r1, #0]
 8003818:	4823      	ldr	r0, [pc, #140]	; (80038a8 <defThread+0xad0>)
 800381a:	6800      	ldr	r0, [r0, #0]
 800381c:	9005      	str	r0, [sp, #20]
 800381e:	9104      	str	r1, [sp, #16]
 8003820:	f8d7 1458 	ldr.w	r1, [r7, #1112]	; 0x458
 8003824:	9103      	str	r1, [sp, #12]
 8003826:	9202      	str	r2, [sp, #8]
 8003828:	9301      	str	r3, [sp, #4]
 800382a:	f8d7 345c 	ldr.w	r3, [r7, #1116]	; 0x45c
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	4633      	mov	r3, r6
 8003832:	462a      	mov	r2, r5
 8003834:	491d      	ldr	r1, [pc, #116]	; (80038ac <defThread+0xad4>)
 8003836:	4620      	mov	r0, r4
 8003838:	f009 febe 	bl	800d5b8 <siprintf>
											BlockSizeKB,
											chipConf.BlockNbr,
											chipConf.PlaneNbr,
											PlaneSizeMB,
											total_pages, total_bytes);
						Report(1, "%s%s", stx, eol);
 800383c:	4b07      	ldr	r3, [pc, #28]	; (800385c <defThread+0xa84>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a0e      	ldr	r2, [pc, #56]	; (800387c <defThread+0xaa4>)
 8003842:	491b      	ldr	r1, [pc, #108]	; (80038b0 <defThread+0xad8>)
 8003844:	2001      	movs	r0, #1
 8003846:	f7fe fedb 	bl	8002600 <Report>
					}
				break;
 800384a:	e245      	b.n	8003cd8 <defThread+0xf00>
 800384c:	20000470 	.word	0x20000470
 8003850:	200024d0 	.word	0x200024d0
 8003854:	20000478 	.word	0x20000478
 8003858:	2000006a 	.word	0x2000006a
 800385c:	20000004 	.word	0x20000004
 8003860:	0800e6f4 	.word	0x0800e6f4
 8003864:	20000038 	.word	0x20000038
 8003868:	0800e700 	.word	0x0800e700
 800386c:	20000080 	.word	0x20000080
 8003870:	0800e708 	.word	0x0800e708
 8003874:	0800e720 	.word	0x0800e720
 8003878:	0800e738 	.word	0x0800e738
 800387c:	200024d4 	.word	0x200024d4
 8003880:	20000008 	.word	0x20000008
 8003884:	0800e754 	.word	0x0800e754
 8003888:	0800e3ac 	.word	0x0800e3ac
 800388c:	0800e75c 	.word	0x0800e75c
 8003890:	0800e434 	.word	0x0800e434
 8003894:	0800e3a4 	.word	0x0800e3a4
 8003898:	200014b0 	.word	0x200014b0
 800389c:	0800e43c 	.word	0x0800e43c
 80038a0:	200014b8 	.word	0x200014b8
 80038a4:	20001490 	.word	0x20001490
 80038a8:	20001494 	.word	0x20001494
 80038ac:	0800e454 	.word	0x0800e454
 80038b0:	0800e4f8 	.word	0x0800e4f8
				case cmdEpoch:
					if (!qcmd.attr) {//set date&time
 80038b4:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 80038b8:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 80038bc:	785b      	ldrb	r3, [r3, #1]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d105      	bne.n	80038ce <defThread+0xaf6>
						set_Date(epoch);
 80038c2:	4b99      	ldr	r3, [pc, #612]	; (8003b28 <defThread+0xd50>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7fe fda0 	bl	800240c <set_Date>
					} else {//show date&time
						sec2str(stx);
						if (dbg != logOff) Report(0, "%s <- Current date&time%s", stx, eol);
					}
				break;
 80038cc:	e206      	b.n	8003cdc <defThread+0xf04>
						sec2str(stx);
 80038ce:	4897      	ldr	r0, [pc, #604]	; (8003b2c <defThread+0xd54>)
 80038d0:	f7fe fdfc 	bl	80024cc <sec2str>
						if (dbg != logOff) Report(0, "%s <- Current date&time%s", stx, eol);
 80038d4:	4b96      	ldr	r3, [pc, #600]	; (8003b30 <defThread+0xd58>)
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f000 81ff 	beq.w	8003cdc <defThread+0xf04>
 80038de:	4b95      	ldr	r3, [pc, #596]	; (8003b34 <defThread+0xd5c>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a92      	ldr	r2, [pc, #584]	; (8003b2c <defThread+0xd54>)
 80038e4:	4994      	ldr	r1, [pc, #592]	; (8003b38 <defThread+0xd60>)
 80038e6:	2000      	movs	r0, #0
 80038e8:	f7fe fe8a 	bl	8002600 <Report>
				break;
 80038ec:	e1f6      	b.n	8003cdc <defThread+0xf04>
				case cmdLog:
					if (qcmd.attr < logNone) {
 80038ee:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 80038f2:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 80038f6:	785b      	ldrb	r3, [r3, #1]
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d81e      	bhi.n	800393a <defThread+0xb62>
						Report(1, "Set log level to '%s'(%u)%s", get_logName(qcmd.attr), qcmd.attr, eol);
 80038fc:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8003900:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 8003904:	785b      	ldrb	r3, [r3, #1]
 8003906:	4618      	mov	r0, r3
 8003908:	f7fe fc1a 	bl	8002140 <get_logName>
 800390c:	4602      	mov	r2, r0
 800390e:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8003912:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 8003916:	785b      	ldrb	r3, [r3, #1]
 8003918:	4619      	mov	r1, r3
 800391a:	4b86      	ldr	r3, [pc, #536]	; (8003b34 <defThread+0xd5c>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	460b      	mov	r3, r1
 8003922:	4986      	ldr	r1, [pc, #536]	; (8003b3c <defThread+0xd64>)
 8003924:	2001      	movs	r0, #1
 8003926:	f7fe fe6b 	bl	8002600 <Report>
						dbg = qcmd.attr;
 800392a:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 800392e:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 8003932:	785a      	ldrb	r2, [r3, #1]
 8003934:	4b7e      	ldr	r3, [pc, #504]	; (8003b30 <defThread+0xd58>)
 8003936:	701a      	strb	r2, [r3, #0]
					} else {
						Report(1, "Current log level is '%s'(%u)%s", get_logName(dbg), dbg, eol);
					}
				break;
 8003938:	e1d9      	b.n	8003cee <defThread+0xf16>
						Report(1, "Current log level is '%s'(%u)%s", get_logName(dbg), dbg, eol);
 800393a:	4b7d      	ldr	r3, [pc, #500]	; (8003b30 <defThread+0xd58>)
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	4618      	mov	r0, r3
 8003940:	f7fe fbfe 	bl	8002140 <get_logName>
 8003944:	4602      	mov	r2, r0
 8003946:	4b7a      	ldr	r3, [pc, #488]	; (8003b30 <defThread+0xd58>)
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	4619      	mov	r1, r3
 800394c:	4b79      	ldr	r3, [pc, #484]	; (8003b34 <defThread+0xd5c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	460b      	mov	r3, r1
 8003954:	497a      	ldr	r1, [pc, #488]	; (8003b40 <defThread+0xd68>)
 8003956:	2001      	movs	r0, #1
 8003958:	f7fe fe52 	bl	8002600 <Report>
				break;
 800395c:	e1c7      	b.n	8003cee <defThread+0xf16>
				case cmdRead:
				case cmdNext:
				{
					if (qcmd.cmd == cmdRead) {
 800395e:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8003962:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	2b02      	cmp	r3, #2
 800396a:	d10a      	bne.n	8003982 <defThread+0xbaa>
						readed = true;
 800396c:	2301      	movs	r3, #1
 800396e:	f887 3492 	strb.w	r3, [r7, #1170]	; 0x492
						page_offset = 0;
 8003972:	2300      	movs	r3, #0
 8003974:	f8c7 347c 	str.w	r3, [r7, #1148]	; 0x47c
						page_addr = nandAdr;
 8003978:	4b72      	ldr	r3, [pc, #456]	; (8003b44 <defThread+0xd6c>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478
 8003980:	e019      	b.n	80039b6 <defThread+0xbde>
					} else {
						page_offset += nandLen;
 8003982:	4b71      	ldr	r3, [pc, #452]	; (8003b48 <defThread+0xd70>)
 8003984:	881b      	ldrh	r3, [r3, #0]
 8003986:	461a      	mov	r2, r3
 8003988:	f8d7 347c 	ldr.w	r3, [r7, #1148]	; 0x47c
 800398c:	4413      	add	r3, r2
 800398e:	f8c7 347c 	str.w	r3, [r7, #1148]	; 0x47c
						if (!(page_offset % chipConf.PageSize)) {
 8003992:	4b6e      	ldr	r3, [pc, #440]	; (8003b4c <defThread+0xd74>)
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	f8d7 347c 	ldr.w	r3, [r7, #1148]	; 0x47c
 800399a:	fbb3 f1f2 	udiv	r1, r3, r2
 800399e:	fb01 f202 	mul.w	r2, r1, r2
 80039a2:	1a9b      	subs	r3, r3, r2
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d106      	bne.n	80039b6 <defThread+0xbde>
							page_offset = 0;
 80039a8:	2300      	movs	r3, #0
 80039aa:	f8c7 347c 	str.w	r3, [r7, #1148]	; 0x47c
							nandAdr = page_addr;
 80039ae:	4a65      	ldr	r2, [pc, #404]	; (8003b44 <defThread+0xd6c>)
 80039b0:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 80039b4:	6013      	str	r3, [r2, #0]
						}
					}
					io_nand_read(page_addr / chipConf.PageSize, rdBuf, nandLen, page_offset);
 80039b6:	4b65      	ldr	r3, [pc, #404]	; (8003b4c <defThread+0xd74>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f8d7 2478 	ldr.w	r2, [r7, #1144]	; 0x478
 80039be:	fbb2 f0f3 	udiv	r0, r2, r3
 80039c2:	4b61      	ldr	r3, [pc, #388]	; (8003b48 <defThread+0xd70>)
 80039c4:	881b      	ldrh	r3, [r3, #0]
 80039c6:	461a      	mov	r2, r3
 80039c8:	f8d7 347c 	ldr.w	r3, [r7, #1148]	; 0x47c
 80039cc:	4960      	ldr	r1, [pc, #384]	; (8003b50 <defThread+0xd78>)
 80039ce:	f7fd ff67 	bl	80018a0 <io_nand_read>
					nand_show = 1;
 80039d2:	2301      	movs	r3, #1
 80039d4:	f887 3493 	strb.w	r3, [r7, #1171]	; 0x493
				}
				break;
 80039d8:	e189      	b.n	8003cee <defThread+0xf16>
				case cmdErase:
					if (!qcmd.attr) {
 80039da:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 80039de:	f5a3 6393 	sub.w	r3, r3, #1176	; 0x498
 80039e2:	785b      	ldrb	r3, [r3, #1]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d132      	bne.n	8003a4e <defThread+0xc76>
						uint32_t bk = nandBlk;// * chipConf.PageSize;
 80039e8:	4b5a      	ldr	r3, [pc, #360]	; (8003b54 <defThread+0xd7c>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f8c7 3440 	str.w	r3, [r7, #1088]	; 0x440
						io_nand_block_erase(bk);
 80039f0:	f8d7 0440 	ldr.w	r0, [r7, #1088]	; 0x440
 80039f4:	f7fd ff90 	bl	8001918 <io_nand_block_erase>
						if (dbg != logOff) {
 80039f8:	4b4d      	ldr	r3, [pc, #308]	; (8003b30 <defThread+0xd58>)
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	f000 816f 	beq.w	8003ce0 <defThread+0xf08>
							if (devError & devNAND) {
 8003a02:	4b55      	ldr	r3, [pc, #340]	; (8003b58 <defThread+0xd80>)
 8003a04:	881b      	ldrh	r3, [r3, #0]
 8003a06:	f003 0320 	and.w	r3, r3, #32
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00f      	beq.n	8003a2e <defThread+0xc56>
								Report(1, "Erase nand block:%lu addr:%u Error !%s", nandBlk / chipConf.BlockSize, bk, eol);
 8003a0e:	4b51      	ldr	r3, [pc, #324]	; (8003b54 <defThread+0xd7c>)
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	4b4e      	ldr	r3, [pc, #312]	; (8003b4c <defThread+0xd74>)
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a1a:	4b46      	ldr	r3, [pc, #280]	; (8003b34 <defThread+0xd5c>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	9300      	str	r3, [sp, #0]
 8003a20:	f8d7 3440 	ldr.w	r3, [r7, #1088]	; 0x440
 8003a24:	494d      	ldr	r1, [pc, #308]	; (8003b5c <defThread+0xd84>)
 8003a26:	2001      	movs	r0, #1
 8003a28:	f7fe fdea 	bl	8002600 <Report>
						iBlk = 0;
						next_block_erase = 1;
						if (dbg != logOff) Report(1, "Erase chip ");
						stik = HAL_GetTick();
					}
				break;
 8003a2c:	e158      	b.n	8003ce0 <defThread+0xf08>
								Report(1, "Erase nand block:%lu addr:%u Ok !%s", nandBlk / chipConf.BlockSize, bk, eol);
 8003a2e:	4b49      	ldr	r3, [pc, #292]	; (8003b54 <defThread+0xd7c>)
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	4b46      	ldr	r3, [pc, #280]	; (8003b4c <defThread+0xd74>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a3a:	4b3e      	ldr	r3, [pc, #248]	; (8003b34 <defThread+0xd5c>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	9300      	str	r3, [sp, #0]
 8003a40:	f8d7 3440 	ldr.w	r3, [r7, #1088]	; 0x440
 8003a44:	4946      	ldr	r1, [pc, #280]	; (8003b60 <defThread+0xd88>)
 8003a46:	2001      	movs	r0, #1
 8003a48:	f7fe fdda 	bl	8002600 <Report>
				break;
 8003a4c:	e148      	b.n	8003ce0 <defThread+0xf08>
						iBlk = 0;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498
						next_block_erase = 1;
 8003a54:	2301      	movs	r3, #1
 8003a56:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f
						if (dbg != logOff) Report(1, "Erase chip ");
 8003a5a:	4b35      	ldr	r3, [pc, #212]	; (8003b30 <defThread+0xd58>)
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <defThread+0xc92>
 8003a62:	4940      	ldr	r1, [pc, #256]	; (8003b64 <defThread+0xd8c>)
 8003a64:	2001      	movs	r0, #1
 8003a66:	f7fe fdcb 	bl	8002600 <Report>
						stik = HAL_GetTick();
 8003a6a:	f001 fa4b 	bl	8004f04 <HAL_GetTick>
 8003a6e:	f8c7 0494 	str.w	r0, [r7, #1172]	; 0x494
				break;
 8003a72:	e135      	b.n	8003ce0 <defThread+0xf08>
				case cmdCheckPage://check page
				{
					uint32_t adr = nandPage * chipConf.PageSize;//nand_PageToBlock(nandPage);
 8003a74:	4b35      	ldr	r3, [pc, #212]	; (8003b4c <defThread+0xd74>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a3b      	ldr	r2, [pc, #236]	; (8003b68 <defThread+0xd90>)
 8003a7a:	6812      	ldr	r2, [r2, #0]
 8003a7c:	fb02 f303 	mul.w	r3, r2, r3
 8003a80:	f8c7 3444 	str.w	r3, [r7, #1092]	; 0x444
					if (!pageIsEmpty(nandPage)) {
 8003a84:	4b38      	ldr	r3, [pc, #224]	; (8003b68 <defThread+0xd90>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7fe fac1 	bl	8002010 <pageIsEmpty>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	f083 0301 	eor.w	r3, r3, #1
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d010      	beq.n	8003abc <defThread+0xce4>
						if (dbg != logOff) Report(1, "Page:%lu in addr:0x%X Not empty%s", nandPage, adr, eol);
 8003a9a:	4b25      	ldr	r3, [pc, #148]	; (8003b30 <defThread+0xd58>)
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f000 8120 	beq.w	8003ce4 <defThread+0xf0c>
 8003aa4:	4b30      	ldr	r3, [pc, #192]	; (8003b68 <defThread+0xd90>)
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	4b22      	ldr	r3, [pc, #136]	; (8003b34 <defThread+0xd5c>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	9300      	str	r3, [sp, #0]
 8003aae:	f8d7 3444 	ldr.w	r3, [r7, #1092]	; 0x444
 8003ab2:	492e      	ldr	r1, [pc, #184]	; (8003b6c <defThread+0xd94>)
 8003ab4:	2001      	movs	r0, #1
 8003ab6:	f7fe fda3 	bl	8002600 <Report>
					} else {
						if (dbg != logOff) Report(1, "Page:%lu in addr:0x%X is Empty%s", nandPage, adr , eol);
					}
				}
				break;
 8003aba:	e113      	b.n	8003ce4 <defThread+0xf0c>
						if (dbg != logOff) Report(1, "Page:%lu in addr:0x%X is Empty%s", nandPage, adr , eol);
 8003abc:	4b1c      	ldr	r3, [pc, #112]	; (8003b30 <defThread+0xd58>)
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f000 810f 	beq.w	8003ce4 <defThread+0xf0c>
 8003ac6:	4b28      	ldr	r3, [pc, #160]	; (8003b68 <defThread+0xd90>)
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	4b1a      	ldr	r3, [pc, #104]	; (8003b34 <defThread+0xd5c>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	9300      	str	r3, [sp, #0]
 8003ad0:	f8d7 3444 	ldr.w	r3, [r7, #1092]	; 0x444
 8003ad4:	4926      	ldr	r1, [pc, #152]	; (8003b70 <defThread+0xd98>)
 8003ad6:	2001      	movs	r0, #1
 8003ad8:	f7fe fd92 	bl	8002600 <Report>
				break;
 8003adc:	e102      	b.n	8003ce4 <defThread+0xf0c>
				case cmdCheckBlk://check block
				{
					uint32_t pg, spg = chipConf.BlockSize * nandPage;//start page in block
 8003ade:	4b1b      	ldr	r3, [pc, #108]	; (8003b4c <defThread+0xd74>)
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	4a21      	ldr	r2, [pc, #132]	; (8003b68 <defThread+0xd90>)
 8003ae4:	6812      	ldr	r2, [r2, #0]
 8003ae6:	fb02 f303 	mul.w	r3, r2, r3
 8003aea:	f8c7 3448 	str.w	r3, [r7, #1096]	; 0x448
					bool ok = true;
 8003aee:	2301      	movs	r3, #1
 8003af0:	f887 3463 	strb.w	r3, [r7, #1123]	; 0x463
					byte = dbg;
 8003af4:	4b0e      	ldr	r3, [pc, #56]	; (8003b30 <defThread+0xd58>)
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	f887 3462 	strb.w	r3, [r7, #1122]	; 0x462
					dbg = logOff;
 8003afc:	4b0c      	ldr	r3, [pc, #48]	; (8003b30 <defThread+0xd58>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	701a      	strb	r2, [r3, #0]
					for (pg = spg; pg < (spg + chipConf.BlockSize); pg++) {
 8003b02:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 8003b06:	f8c7 3464 	str.w	r3, [r7, #1124]	; 0x464
 8003b0a:	e038      	b.n	8003b7e <defThread+0xda6>
						if (!pageIsEmpty(pg)) {
 8003b0c:	f8d7 0464 	ldr.w	r0, [r7, #1124]	; 0x464
 8003b10:	f7fe fa7e 	bl	8002010 <pageIsEmpty>
 8003b14:	4603      	mov	r3, r0
 8003b16:	f083 0301 	eor.w	r3, r3, #1
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d029      	beq.n	8003b74 <defThread+0xd9c>
							ok = false;
 8003b20:	2300      	movs	r3, #0
 8003b22:	f887 3463 	strb.w	r3, [r7, #1123]	; 0x463
							break;
 8003b26:	e033      	b.n	8003b90 <defThread+0xdb8>
 8003b28:	2000006c 	.word	0x2000006c
 8003b2c:	200024d4 	.word	0x200024d4
 8003b30:	2000006a 	.word	0x2000006a
 8003b34:	20000004 	.word	0x20000004
 8003b38:	0800e788 	.word	0x0800e788
 8003b3c:	0800e7a4 	.word	0x0800e7a4
 8003b40:	0800e7c0 	.word	0x0800e7c0
 8003b44:	2000149c 	.word	0x2000149c
 8003b48:	200014a0 	.word	0x200014a0
 8003b4c:	200014b8 	.word	0x200014b8
 8003b50:	200014d0 	.word	0x200014d0
 8003b54:	200014a4 	.word	0x200014a4
 8003b58:	20000478 	.word	0x20000478
 8003b5c:	0800e7e0 	.word	0x0800e7e0
 8003b60:	0800e808 	.word	0x0800e808
 8003b64:	0800e82c 	.word	0x0800e82c
 8003b68:	200014a8 	.word	0x200014a8
 8003b6c:	0800e838 	.word	0x0800e838
 8003b70:	0800e85c 	.word	0x0800e85c
					for (pg = spg; pg < (spg + chipConf.BlockSize); pg++) {
 8003b74:	f8d7 3464 	ldr.w	r3, [r7, #1124]	; 0x464
 8003b78:	3301      	adds	r3, #1
 8003b7a:	f8c7 3464 	str.w	r3, [r7, #1124]	; 0x464
 8003b7e:	4baa      	ldr	r3, [pc, #680]	; (8003e28 <defThread+0x1050>)
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 8003b86:	4413      	add	r3, r2
 8003b88:	f8d7 2464 	ldr.w	r2, [r7, #1124]	; 0x464
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d3bd      	bcc.n	8003b0c <defThread+0xd34>
						}
					}
					dbg = byte;
 8003b90:	4aa6      	ldr	r2, [pc, #664]	; (8003e2c <defThread+0x1054>)
 8003b92:	f897 3462 	ldrb.w	r3, [r7, #1122]	; 0x462
 8003b96:	7013      	strb	r3, [r2, #0]
					if (dbg != logOff) {
 8003b98:	4ba4      	ldr	r3, [pc, #656]	; (8003e2c <defThread+0x1054>)
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f000 80a3 	beq.w	8003ce8 <defThread+0xf10>
						if (ok) {
 8003ba2:	f897 3463 	ldrb.w	r3, [r7, #1123]	; 0x463
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d017      	beq.n	8003bda <defThread+0xe02>
							Report(1, "Block:%lu Page:%lu..%lu is Empty%s",
									spg / chipConf.BlockSize, spg, spg + chipConf.BlockSize - 1, eol);
 8003baa:	4b9f      	ldr	r3, [pc, #636]	; (8003e28 <defThread+0x1050>)
 8003bac:	689b      	ldr	r3, [r3, #8]
							Report(1, "Block:%lu Page:%lu..%lu is Empty%s",
 8003bae:	f8d7 2448 	ldr.w	r2, [r7, #1096]	; 0x448
 8003bb2:	fbb2 f1f3 	udiv	r1, r2, r3
									spg / chipConf.BlockSize, spg, spg + chipConf.BlockSize - 1, eol);
 8003bb6:	4b9c      	ldr	r3, [pc, #624]	; (8003e28 <defThread+0x1050>)
 8003bb8:	689a      	ldr	r2, [r3, #8]
 8003bba:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 8003bbe:	4413      	add	r3, r2
							Report(1, "Block:%lu Page:%lu..%lu is Empty%s",
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	4a9b      	ldr	r2, [pc, #620]	; (8003e30 <defThread+0x1058>)
 8003bc4:	6812      	ldr	r2, [r2, #0]
 8003bc6:	9201      	str	r2, [sp, #4]
 8003bc8:	9300      	str	r3, [sp, #0]
 8003bca:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 8003bce:	460a      	mov	r2, r1
 8003bd0:	4998      	ldr	r1, [pc, #608]	; (8003e34 <defThread+0x105c>)
 8003bd2:	2001      	movs	r0, #1
 8003bd4:	f7fe fd14 	bl	8002600 <Report>
							Report(1, "Block:%lu Page:%lu Not empty%s",
									spg / chipConf.BlockSize, pg, eol);
						}
					}
				}
				break;
 8003bd8:	e086      	b.n	8003ce8 <defThread+0xf10>
									spg / chipConf.BlockSize, pg, eol);
 8003bda:	4b93      	ldr	r3, [pc, #588]	; (8003e28 <defThread+0x1050>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
							Report(1, "Block:%lu Page:%lu Not empty%s",
 8003bde:	f8d7 2448 	ldr.w	r2, [r7, #1096]	; 0x448
 8003be2:	fbb2 f2f3 	udiv	r2, r2, r3
 8003be6:	4b92      	ldr	r3, [pc, #584]	; (8003e30 <defThread+0x1058>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	9300      	str	r3, [sp, #0]
 8003bec:	f8d7 3464 	ldr.w	r3, [r7, #1124]	; 0x464
 8003bf0:	4991      	ldr	r1, [pc, #580]	; (8003e38 <defThread+0x1060>)
 8003bf2:	2001      	movs	r0, #1
 8003bf4:	f7fe fd04 	bl	8002600 <Report>
				break;
 8003bf8:	e076      	b.n	8003ce8 <defThread+0xf10>
				case cmdWrite:
				{
					uint32_t wadr = nandAdr / chipConf.PageSize;
 8003bfa:	4b90      	ldr	r3, [pc, #576]	; (8003e3c <defThread+0x1064>)
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	4b8a      	ldr	r3, [pc, #552]	; (8003e28 <defThread+0x1050>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c06:	f8c7 343c 	str.w	r3, [r7, #1084]	; 0x43c
					if (!pageIsEmpty(wadr)) {
 8003c0a:	f8d7 043c 	ldr.w	r0, [r7, #1084]	; 0x43c
 8003c0e:	f7fe f9ff 	bl	8002010 <pageIsEmpty>
 8003c12:	4603      	mov	r3, r0
 8003c14:	f083 0301 	eor.w	r3, r3, #1
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d00e      	beq.n	8003c3c <defThread+0xe64>
						io_nand_block_erase(wadr);
 8003c1e:	f8d7 043c 	ldr.w	r0, [r7, #1084]	; 0x43c
 8003c22:	f7fd fe79 	bl	8001918 <io_nand_block_erase>
						sprintf(stx, "Erase nand addr:%lu done", wadr + devAdr);
 8003c26:	4b86      	ldr	r3, [pc, #536]	; (8003e40 <defThread+0x1068>)
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	f8d7 343c 	ldr.w	r3, [r7, #1084]	; 0x43c
 8003c2e:	4413      	add	r3, r2
 8003c30:	461a      	mov	r2, r3
 8003c32:	4984      	ldr	r1, [pc, #528]	; (8003e44 <defThread+0x106c>)
 8003c34:	4884      	ldr	r0, [pc, #528]	; (8003e48 <defThread+0x1070>)
 8003c36:	f009 fcbf 	bl	800d5b8 <siprintf>
 8003c3a:	e009      	b.n	8003c50 <defThread+0xe78>
					} else {
						sprintf(stx, "Addr:%lu is Empty", wadr + devAdr);
 8003c3c:	4b80      	ldr	r3, [pc, #512]	; (8003e40 <defThread+0x1068>)
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	f8d7 343c 	ldr.w	r3, [r7, #1084]	; 0x43c
 8003c44:	4413      	add	r3, r2
 8003c46:	461a      	mov	r2, r3
 8003c48:	4980      	ldr	r1, [pc, #512]	; (8003e4c <defThread+0x1074>)
 8003c4a:	487f      	ldr	r0, [pc, #508]	; (8003e48 <defThread+0x1070>)
 8003c4c:	f009 fcb4 	bl	800d5b8 <siprintf>
					}
					if (dbg != logOff) Report(1, "%s%s", stx, eol);
 8003c50:	4b76      	ldr	r3, [pc, #472]	; (8003e2c <defThread+0x1054>)
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d006      	beq.n	8003c66 <defThread+0xe8e>
 8003c58:	4b75      	ldr	r3, [pc, #468]	; (8003e30 <defThread+0x1058>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a7a      	ldr	r2, [pc, #488]	; (8003e48 <defThread+0x1070>)
 8003c5e:	497c      	ldr	r1, [pc, #496]	; (8003e50 <defThread+0x1078>)
 8003c60:	2001      	movs	r0, #1
 8003c62:	f7fe fccd 	bl	8002600 <Report>
					memset(wrBuf, EMPTY, chipConf.PageSize);
 8003c66:	4b70      	ldr	r3, [pc, #448]	; (8003e28 <defThread+0x1050>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	21ff      	movs	r1, #255	; 0xff
 8003c6e:	4879      	ldr	r0, [pc, #484]	; (8003e54 <defThread+0x107c>)
 8003c70:	f009 f83a 	bl	800cce8 <memset>
					uint32_t ofs = 0;//(nandAdr - devAdr) % chipConf.PageSize;
 8003c74:	2300      	movs	r3, #0
 8003c76:	f8c7 3438 	str.w	r3, [r7, #1080]	; 0x438
					memset(wrBuf /* + ofs*/, nandByte, nandLen);
 8003c7a:	4b77      	ldr	r3, [pc, #476]	; (8003e58 <defThread+0x1080>)
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	4619      	mov	r1, r3
 8003c80:	4b76      	ldr	r3, [pc, #472]	; (8003e5c <defThread+0x1084>)
 8003c82:	881b      	ldrh	r3, [r3, #0]
 8003c84:	461a      	mov	r2, r3
 8003c86:	4873      	ldr	r0, [pc, #460]	; (8003e54 <defThread+0x107c>)
 8003c88:	f009 f82e 	bl	800cce8 <memset>
					io_nand_write(wadr, wrBuf, nandLen, ofs);
 8003c8c:	4b73      	ldr	r3, [pc, #460]	; (8003e5c <defThread+0x1084>)
 8003c8e:	881b      	ldrh	r3, [r3, #0]
 8003c90:	461a      	mov	r2, r3
 8003c92:	f8d7 3438 	ldr.w	r3, [r7, #1080]	; 0x438
 8003c96:	496f      	ldr	r1, [pc, #444]	; (8003e54 <defThread+0x107c>)
 8003c98:	f8d7 043c 	ldr.w	r0, [r7, #1084]	; 0x43c
 8003c9c:	f7fd fe1e 	bl	80018dc <io_nand_write>
					if (dbg != logOff) Report(1, "Write nand adr:0x%X byte:0x%02X len:%lu ofs:%lu%s",
 8003ca0:	4b62      	ldr	r3, [pc, #392]	; (8003e2c <defThread+0x1054>)
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d021      	beq.n	8003cec <defThread+0xf14>
 8003ca8:	4b64      	ldr	r3, [pc, #400]	; (8003e3c <defThread+0x1064>)
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	4b64      	ldr	r3, [pc, #400]	; (8003e40 <defThread+0x1068>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	441a      	add	r2, r3
 8003cb2:	4b69      	ldr	r3, [pc, #420]	; (8003e58 <defThread+0x1080>)
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	4b68      	ldr	r3, [pc, #416]	; (8003e5c <defThread+0x1084>)
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	4b5c      	ldr	r3, [pc, #368]	; (8003e30 <defThread+0x1058>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	9302      	str	r3, [sp, #8]
 8003cc4:	f8d7 3438 	ldr.w	r3, [r7, #1080]	; 0x438
 8003cc8:	9301      	str	r3, [sp, #4]
 8003cca:	9100      	str	r1, [sp, #0]
 8003ccc:	4603      	mov	r3, r0
 8003cce:	4964      	ldr	r1, [pc, #400]	; (8003e60 <defThread+0x1088>)
 8003cd0:	2001      	movs	r0, #1
 8003cd2:	f7fe fc95 	bl	8002600 <Report>
												nandAdr + devAdr, nandByte, nandLen, ofs, eol);
				}
				break;
 8003cd6:	e009      	b.n	8003cec <defThread+0xf14>
				break;
 8003cd8:	bf00      	nop
 8003cda:	e008      	b.n	8003cee <defThread+0xf16>
				break;
 8003cdc:	bf00      	nop
 8003cde:	e006      	b.n	8003cee <defThread+0xf16>
				break;
 8003ce0:	bf00      	nop
 8003ce2:	e004      	b.n	8003cee <defThread+0xf16>
				break;
 8003ce4:	bf00      	nop
 8003ce6:	e002      	b.n	8003cee <defThread+0xf16>
				break;
 8003ce8:	bf00      	nop
 8003cea:	e000      	b.n	8003cee <defThread+0xf16>
				break;
 8003cec:	bf00      	nop
			}
			if (nand_show) {
 8003cee:	f897 3493 	ldrb.w	r3, [r7, #1171]	; 0x493
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00d      	beq.n	8003d12 <defThread+0xf3a>
				showBuf(nand_show, readed, nandAdr, nandLen, rdBuf);
 8003cf6:	4b51      	ldr	r3, [pc, #324]	; (8003e3c <defThread+0x1064>)
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	4b58      	ldr	r3, [pc, #352]	; (8003e5c <defThread+0x1084>)
 8003cfc:	881b      	ldrh	r3, [r3, #0]
 8003cfe:	461c      	mov	r4, r3
 8003d00:	f897 1492 	ldrb.w	r1, [r7, #1170]	; 0x492
 8003d04:	f897 0493 	ldrb.w	r0, [r7, #1171]	; 0x493
 8003d08:	4b56      	ldr	r3, [pc, #344]	; (8003e64 <defThread+0x108c>)
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	4623      	mov	r3, r4
 8003d0e:	f7fe fcdd 	bl	80026cc <showBuf>
			}
		}

		// Erase all pages
		if (next_block_erase) {
 8003d12:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d059      	beq.n	8003dce <defThread+0xff6>
			byte = dbg;
 8003d1a:	4b44      	ldr	r3, [pc, #272]	; (8003e2c <defThread+0x1054>)
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	f887 3462 	strb.w	r3, [r7, #1122]	; 0x462
			dbg = logOff;//disable print log !
 8003d22:	4b42      	ldr	r3, [pc, #264]	; (8003e2c <defThread+0x1054>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	701a      	strb	r2, [r3, #0]
			io_nand_block_erase(iBlk);
 8003d28:	f8d7 0498 	ldr.w	r0, [r7, #1176]	; 0x498
 8003d2c:	f7fd fdf4 	bl	8001918 <io_nand_block_erase>
			dbg = byte;//restore dbg value !
 8003d30:	4a3e      	ldr	r2, [pc, #248]	; (8003e2c <defThread+0x1054>)
 8003d32:	f897 3462 	ldrb.w	r3, [r7, #1122]	; 0x462
 8003d36:	7013      	strb	r3, [r2, #0]
			if (devError & devNAND) {
 8003d38:	4b4b      	ldr	r3, [pc, #300]	; (8003e68 <defThread+0x1090>)
 8003d3a:	881b      	ldrh	r3, [r3, #0]
 8003d3c:	f003 0320 	and.w	r3, r3, #32
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d003      	beq.n	8003d4c <defThread+0xf74>
				next_block_erase = 0;
 8003d44:	2300      	movs	r3, #0
 8003d46:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f
 8003d4a:	e018      	b.n	8003d7e <defThread+0xfa6>
			} else {
				//if (!(iBlk % (chipConf.PageSize * 1024))) Report(0, ".");
				//if (iBlk >= (chipConf.PlaneSize * chipConf.PlaneNbr)) next_block_erase = 0;
				if (!(iBlk % (chipConf.BlockSize * 16))) Report(0, ".");
 8003d4c:	4b36      	ldr	r3, [pc, #216]	; (8003e28 <defThread+0x1050>)
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	011a      	lsls	r2, r3, #4
 8003d52:	f8d7 3498 	ldr.w	r3, [r7, #1176]	; 0x498
 8003d56:	fbb3 f1f2 	udiv	r1, r3, r2
 8003d5a:	fb01 f202 	mul.w	r2, r1, r2
 8003d5e:	1a9b      	subs	r3, r3, r2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d103      	bne.n	8003d6c <defThread+0xf94>
 8003d64:	4941      	ldr	r1, [pc, #260]	; (8003e6c <defThread+0x1094>)
 8003d66:	2000      	movs	r0, #0
 8003d68:	f7fe fc4a 	bl	8002600 <Report>
				if (iBlk >= total_pages) next_block_erase = 0;
 8003d6c:	4b40      	ldr	r3, [pc, #256]	; (8003e70 <defThread+0x1098>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f8d7 2498 	ldr.w	r2, [r7, #1176]	; 0x498
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d302      	bcc.n	8003d7e <defThread+0xfa6>
 8003d78:	2300      	movs	r3, #0
 8003d7a:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f
			}
			if (!next_block_erase) {
 8003d7e:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d11c      	bne.n	8003dc0 <defThread+0xfe8>
				if (dbg != logOff) Report(0, " %lu blocks (%lu sec)%s",
 8003d86:	4b29      	ldr	r3, [pc, #164]	; (8003e2c <defThread+0x1054>)
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d018      	beq.n	8003dc0 <defThread+0xfe8>
						iBlk / chipConf.BlockSize, (HAL_GetTick() - stik) / 1000, eol);
 8003d8e:	4b26      	ldr	r3, [pc, #152]	; (8003e28 <defThread+0x1050>)
 8003d90:	689b      	ldr	r3, [r3, #8]
				if (dbg != logOff) Report(0, " %lu blocks (%lu sec)%s",
 8003d92:	f8d7 2498 	ldr.w	r2, [r7, #1176]	; 0x498
 8003d96:	fbb2 f4f3 	udiv	r4, r2, r3
						iBlk / chipConf.BlockSize, (HAL_GetTick() - stik) / 1000, eol);
 8003d9a:	f001 f8b3 	bl	8004f04 <HAL_GetTick>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	f8d7 3494 	ldr.w	r3, [r7, #1172]	; 0x494
 8003da4:	1ad3      	subs	r3, r2, r3
				if (dbg != logOff) Report(0, " %lu blocks (%lu sec)%s",
 8003da6:	4a33      	ldr	r2, [pc, #204]	; (8003e74 <defThread+0x109c>)
 8003da8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dac:	099a      	lsrs	r2, r3, #6
 8003dae:	4b20      	ldr	r3, [pc, #128]	; (8003e30 <defThread+0x1058>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	4613      	mov	r3, r2
 8003db6:	4622      	mov	r2, r4
 8003db8:	492f      	ldr	r1, [pc, #188]	; (8003e78 <defThread+0x10a0>)
 8003dba:	2000      	movs	r0, #0
 8003dbc:	f7fe fc20 	bl	8002600 <Report>
			}
			iBlk += chipConf.BlockSize;//chipConf.PageSize;
 8003dc0:	4b19      	ldr	r3, [pc, #100]	; (8003e28 <defThread+0x1050>)
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	f8d7 2498 	ldr.w	r2, [r7, #1176]	; 0x498
 8003dc8:	4413      	add	r3, r2
 8003dca:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498
		}
		//
		osDelay(5);
 8003dce:	2005      	movs	r0, #5
 8003dd0:	f005 fd88 	bl	80098e4 <osDelay>
	while (loop) {
 8003dd4:	f897 3477 	ldrb.w	r3, [r7, #1143]	; 0x477
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f47f ab22 	bne.w	8003422 <defThread+0x64a>

//	if (wrBuf) free(wrBuf);
//	if (rdBuf) free(rdBuf);

#ifdef SET_SMALL_FS
	if (mnt) fs_err = io_fs_unmount();
 8003dde:	f897 3453 	ldrb.w	r3, [r7, #1107]	; 0x453
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d004      	beq.n	8003df0 <defThread+0x1018>
 8003de6:	f000 ffd3 	bl	8004d90 <io_fs_unmount>
 8003dea:	4603      	mov	r3, r0
 8003dec:	4a23      	ldr	r2, [pc, #140]	; (8003e7c <defThread+0x10a4>)
 8003dee:	6013      	str	r3, [r2, #0]
#endif

	if (dbg != logOff) Report(1, "%s  '%s' memory:%lu/%lu bytes ...%s", version, __func__, xPortGetFreeHeapSize(), configTOTAL_HEAP_SIZE, eol);
 8003df0:	4b0e      	ldr	r3, [pc, #56]	; (8003e2c <defThread+0x1054>)
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d011      	beq.n	8003e1c <defThread+0x1044>
 8003df8:	4b21      	ldr	r3, [pc, #132]	; (8003e80 <defThread+0x10a8>)
 8003dfa:	681c      	ldr	r4, [r3, #0]
 8003dfc:	f008 fc5a 	bl	800c6b4 <xPortGetFreeHeapSize>
 8003e00:	4602      	mov	r2, r0
 8003e02:	4b0b      	ldr	r3, [pc, #44]	; (8003e30 <defThread+0x1058>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	9302      	str	r3, [sp, #8]
 8003e08:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003e0c:	9301      	str	r3, [sp, #4]
 8003e0e:	9200      	str	r2, [sp, #0]
 8003e10:	4b1c      	ldr	r3, [pc, #112]	; (8003e84 <defThread+0x10ac>)
 8003e12:	4622      	mov	r2, r4
 8003e14:	491c      	ldr	r1, [pc, #112]	; (8003e88 <defThread+0x10b0>)
 8003e16:	2001      	movs	r0, #1
 8003e18:	f7fe fbf2 	bl	8002600 <Report>
	osDelay(250);
 8003e1c:	20fa      	movs	r0, #250	; 0xfa
 8003e1e:	f005 fd61 	bl	80098e4 <osDelay>

	NVIC_SystemReset();
 8003e22:	f7fd fd91 	bl	8001948 <__NVIC_SystemReset>
 8003e26:	bf00      	nop
 8003e28:	200014b8 	.word	0x200014b8
 8003e2c:	2000006a 	.word	0x2000006a
 8003e30:	20000004 	.word	0x20000004
 8003e34:	0800e880 	.word	0x0800e880
 8003e38:	0800e8a4 	.word	0x0800e8a4
 8003e3c:	2000149c 	.word	0x2000149c
 8003e40:	20001498 	.word	0x20001498
 8003e44:	0800e8c4 	.word	0x0800e8c4
 8003e48:	200024d4 	.word	0x200024d4
 8003e4c:	0800e8e0 	.word	0x0800e8e0
 8003e50:	0800e4f8 	.word	0x0800e4f8
 8003e54:	20001cd0 	.word	0x20001cd0
 8003e58:	20000088 	.word	0x20000088
 8003e5c:	200014a0 	.word	0x200014a0
 8003e60:	0800e8f4 	.word	0x0800e8f4
 8003e64:	200014d0 	.word	0x200014d0
 8003e68:	20000478 	.word	0x20000478
 8003e6c:	0800e928 	.word	0x0800e928
 8003e70:	20001490 	.word	0x20001490
 8003e74:	10624dd3 	.word	0x10624dd3
 8003e78:	0800e92c 	.word	0x0800e92c
 8003e7c:	20002cd4 	.word	0x20002cd4
 8003e80:	20000000 	.word	0x20000000
 8003e84:	08011ba8 	.word	0x08011ba8
 8003e88:	0800e944 	.word	0x0800e944

08003e8c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e8c:	b5b0      	push	{r4, r5, r7, lr}
 8003e8e:	b082      	sub	sp, #8
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a10      	ldr	r2, [pc, #64]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x50>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d102      	bne.n	8003ea4 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8003e9e:	f001 f81d 	bl	8004edc <HAL_IncTick>
		  HAL_GPIO_TogglePin(LED_TIK_GPIO_Port, LED_TIK_Pin);
	  }
	  inc_msCounter();
  }
  /* USER CODE END Callback 1 */
}
 8003ea2:	e016      	b.n	8003ed2 <HAL_TIM_PeriodElapsedCallback+0x46>
  else if (htim->Instance == TIM2) {
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003eac:	d111      	bne.n	8003ed2 <HAL_TIM_PeriodElapsedCallback+0x46>
	  if ((get_msCounter() & 3) == 3) {//seconda
 8003eae:	f7fe fa6f 	bl	8002390 <get_msCounter>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	f002 0403 	and.w	r4, r2, #3
 8003eba:	2500      	movs	r5, #0
 8003ebc:	1ee3      	subs	r3, r4, #3
 8003ebe:	432b      	orrs	r3, r5
 8003ec0:	d105      	bne.n	8003ece <HAL_TIM_PeriodElapsedCallback+0x42>
		  inc_secCounter();
 8003ec2:	f7fe fa57 	bl	8002374 <inc_secCounter>
		  HAL_GPIO_TogglePin(LED_TIK_GPIO_Port, LED_TIK_Pin);
 8003ec6:	2180      	movs	r1, #128	; 0x80
 8003ec8:	4805      	ldr	r0, [pc, #20]	; (8003ee0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8003eca:	f001 fee4 	bl	8005c96 <HAL_GPIO_TogglePin>
	  inc_msCounter();
 8003ece:	f7fe fa6d 	bl	80023ac <inc_msCounter>
}
 8003ed2:	bf00      	nop
 8003ed4:	3708      	adds	r7, #8
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bdb0      	pop	{r4, r5, r7, pc}
 8003eda:	bf00      	nop
 8003edc:	40010000 	.word	0x40010000
 8003ee0:	40020800 	.word	0x40020800

08003ee4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

	devError |= devSYS;
 8003ee8:	4b05      	ldr	r3, [pc, #20]	; (8003f00 <Error_Handler+0x1c>)
 8003eea:	881b      	ldrh	r3, [r3, #0]
 8003eec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ef0:	b29a      	uxth	r2, r3
 8003ef2:	4b03      	ldr	r3, [pc, #12]	; (8003f00 <Error_Handler+0x1c>)
 8003ef4:	801a      	strh	r2, [r3, #0]
	errLedOn(true);
 8003ef6:	2001      	movs	r0, #1
 8003ef8:	f7fe fa14 	bl	8002324 <errLedOn>

  /* USER CODE END Error_Handler_Debug */
}
 8003efc:	bf00      	nop
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	20000478 	.word	0x20000478

08003f04 <ST7789_WriteCommand>:
//	uint8_t *frm_buf = NULL;
//	const uint8_t total_blk_mem = 8;//240*240*2=115200 / 8 = 14400 | for stm32f407 sram - 192
//#endif
//-----------------------------------------------------------------------------------------
static void ST7789_WriteCommand(uint8_t cmd)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	71fb      	strb	r3, [r7, #7]
	ST7789_DC_Clr();
 8003f0e:	2200      	movs	r2, #0
 8003f10:	2104      	movs	r1, #4
 8003f12:	480c      	ldr	r0, [pc, #48]	; (8003f44 <ST7789_WriteCommand+0x40>)
 8003f14:	f001 fea6 	bl	8005c64 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, &cmd, sizeof(cmd), waits) != HAL_OK) devError |= devSPI;
 8003f18:	4b0b      	ldr	r3, [pc, #44]	; (8003f48 <ST7789_WriteCommand+0x44>)
 8003f1a:	6818      	ldr	r0, [r3, #0]
 8003f1c:	2396      	movs	r3, #150	; 0x96
 8003f1e:	1df9      	adds	r1, r7, #7
 8003f20:	2201      	movs	r2, #1
 8003f22:	f003 f95a 	bl	80071da <HAL_SPI_Transmit>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d006      	beq.n	8003f3a <ST7789_WriteCommand+0x36>
 8003f2c:	4b07      	ldr	r3, [pc, #28]	; (8003f4c <ST7789_WriteCommand+0x48>)
 8003f2e:	881b      	ldrh	r3, [r3, #0]
 8003f30:	f043 0310 	orr.w	r3, r3, #16
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	4b05      	ldr	r3, [pc, #20]	; (8003f4c <ST7789_WriteCommand+0x48>)
 8003f38:	801a      	strh	r2, [r3, #0]
}
 8003f3a:	bf00      	nop
 8003f3c:	3708      	adds	r7, #8
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	40020000 	.word	0x40020000
 8003f48:	20000070 	.word	0x20000070
 8003f4c:	20000478 	.word	0x20000478

08003f50 <ST7789_WriteCommands>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteCommands(uint8_t *cmds, size_t cnt)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
	ST7789_DC_Clr();
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	2104      	movs	r1, #4
 8003f5e:	480e      	ldr	r0, [pc, #56]	; (8003f98 <ST7789_WriteCommands+0x48>)
 8003f60:	f001 fe80 	bl	8005c64 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, cmds, cnt, waits * 10) != HAL_OK) devError |= devSPI;
 8003f64:	4b0d      	ldr	r3, [pc, #52]	; (8003f9c <ST7789_WriteCommands+0x4c>)
 8003f66:	6818      	ldr	r0, [r3, #0]
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	b29a      	uxth	r2, r3
 8003f6c:	2196      	movs	r1, #150	; 0x96
 8003f6e:	460b      	mov	r3, r1
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	440b      	add	r3, r1
 8003f74:	005b      	lsls	r3, r3, #1
 8003f76:	6879      	ldr	r1, [r7, #4]
 8003f78:	f003 f92f 	bl	80071da <HAL_SPI_Transmit>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d006      	beq.n	8003f90 <ST7789_WriteCommands+0x40>
 8003f82:	4b07      	ldr	r3, [pc, #28]	; (8003fa0 <ST7789_WriteCommands+0x50>)
 8003f84:	881b      	ldrh	r3, [r3, #0]
 8003f86:	f043 0310 	orr.w	r3, r3, #16
 8003f8a:	b29a      	uxth	r2, r3
 8003f8c:	4b04      	ldr	r3, [pc, #16]	; (8003fa0 <ST7789_WriteCommands+0x50>)
 8003f8e:	801a      	strh	r2, [r3, #0]
}
 8003f90:	bf00      	nop
 8003f92:	3708      	adds	r7, #8
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	40020000 	.word	0x40020000
 8003f9c:	20000070 	.word	0x20000070
 8003fa0:	20000478 	.word	0x20000478

08003fa4 <ST7789_WriteData>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
HAL_StatusTypeDef rt = HAL_OK;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	73fb      	strb	r3, [r7, #15]

	ST7789_DC_Set();
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	2104      	movs	r1, #4
 8003fb6:	481f      	ldr	r0, [pc, #124]	; (8004034 <ST7789_WriteData+0x90>)
 8003fb8:	f001 fe54 	bl	8005c64 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once
	while (buff_size > 0) {
 8003fbc:	e029      	b.n	8004012 <ST7789_WriteData+0x6e>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	bf28      	it	cs
 8003fc8:	4613      	movcs	r3, r2
 8003fca:	81bb      	strh	r3, [r7, #12]
#ifdef SET_WITH_DMA
		spiRdy = false;
 8003fcc:	4b1a      	ldr	r3, [pc, #104]	; (8004038 <ST7789_WriteData+0x94>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	701a      	strb	r2, [r3, #0]
		rt |= HAL_SPI_Transmit_DMA(ipsPort, buff, chunk_size);
 8003fd2:	4b1a      	ldr	r3, [pc, #104]	; (800403c <ST7789_WriteData+0x98>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	89ba      	ldrh	r2, [r7, #12]
 8003fd8:	6879      	ldr	r1, [r7, #4]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f003 fa3a 	bl	8007454 <HAL_SPI_Transmit_DMA>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	7bfb      	ldrb	r3, [r7, #15]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	73fb      	strb	r3, [r7, #15]
		while (!spiRdy) HAL_Delay(1);
 8003fea:	e002      	b.n	8003ff2 <ST7789_WriteData+0x4e>
 8003fec:	2001      	movs	r0, #1
 8003fee:	f000 ff95 	bl	8004f1c <HAL_Delay>
 8003ff2:	4b11      	ldr	r3, [pc, #68]	; (8004038 <ST7789_WriteData+0x94>)
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	f083 0301 	eor.w	r3, r3, #1
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1f4      	bne.n	8003fec <ST7789_WriteData+0x48>
#else
		rt |= HAL_SPI_Transmit(ipsPort, buff, chunk_size, waits);
#endif
		buff += chunk_size;
 8004002:	89bb      	ldrh	r3, [r7, #12]
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	4413      	add	r3, r2
 8004008:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 800400a:	89bb      	ldrh	r3, [r7, #12]
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1d2      	bne.n	8003fbe <ST7789_WriteData+0x1a>
	}

	if (rt != HAL_OK) devError |= devSPI;
 8004018:	7bfb      	ldrb	r3, [r7, #15]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d006      	beq.n	800402c <ST7789_WriteData+0x88>
 800401e:	4b08      	ldr	r3, [pc, #32]	; (8004040 <ST7789_WriteData+0x9c>)
 8004020:	881b      	ldrh	r3, [r3, #0]
 8004022:	f043 0310 	orr.w	r3, r3, #16
 8004026:	b29a      	uxth	r2, r3
 8004028:	4b05      	ldr	r3, [pc, #20]	; (8004040 <ST7789_WriteData+0x9c>)
 800402a:	801a      	strh	r2, [r3, #0]
}
 800402c:	bf00      	nop
 800402e:	3710      	adds	r7, #16
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}
 8004034:	40020000 	.word	0x40020000
 8004038:	20000069 	.word	0x20000069
 800403c:	20000070 	.word	0x20000070
 8004040:	20000478 	.word	0x20000478

08004044 <ST7789_WriteDataLine>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteDataLine(uint8_t *buff, size_t line_size)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
HAL_StatusTypeDef rt = HAL_OK;
 800404e:	2300      	movs	r3, #0
 8004050:	73fb      	strb	r3, [r7, #15]

	ST7789_DC_Set();
 8004052:	2201      	movs	r2, #1
 8004054:	2104      	movs	r1, #4
 8004056:	4815      	ldr	r0, [pc, #84]	; (80040ac <ST7789_WriteDataLine+0x68>)
 8004058:	f001 fe04 	bl	8005c64 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once
	//while (buff_size > 0) {
		//uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
#ifdef SET_WITH_DMA
		spiRdy = false;
 800405c:	4b14      	ldr	r3, [pc, #80]	; (80040b0 <ST7789_WriteDataLine+0x6c>)
 800405e:	2200      	movs	r2, #0
 8004060:	701a      	strb	r2, [r3, #0]
		rt = HAL_SPI_Transmit_DMA(ipsPort, buff, line_size);
 8004062:	4b14      	ldr	r3, [pc, #80]	; (80040b4 <ST7789_WriteDataLine+0x70>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	b292      	uxth	r2, r2
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	4618      	mov	r0, r3
 800406e:	f003 f9f1 	bl	8007454 <HAL_SPI_Transmit_DMA>
 8004072:	4603      	mov	r3, r0
 8004074:	73fb      	strb	r3, [r7, #15]
		while (!spiRdy) HAL_Delay(1);
 8004076:	e002      	b.n	800407e <ST7789_WriteDataLine+0x3a>
 8004078:	2001      	movs	r0, #1
 800407a:	f000 ff4f 	bl	8004f1c <HAL_Delay>
 800407e:	4b0c      	ldr	r3, [pc, #48]	; (80040b0 <ST7789_WriteDataLine+0x6c>)
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	b2db      	uxtb	r3, r3
 8004084:	f083 0301 	eor.w	r3, r3, #1
 8004088:	b2db      	uxtb	r3, r3
 800408a:	2b00      	cmp	r3, #0
 800408c:	d1f4      	bne.n	8004078 <ST7789_WriteDataLine+0x34>
#endif
		//buff += chunk_size;
		//buff_size -= chunk_size;
	//}

	if (rt != HAL_OK) devError |= devSPI;
 800408e:	7bfb      	ldrb	r3, [r7, #15]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d006      	beq.n	80040a2 <ST7789_WriteDataLine+0x5e>
 8004094:	4b08      	ldr	r3, [pc, #32]	; (80040b8 <ST7789_WriteDataLine+0x74>)
 8004096:	881b      	ldrh	r3, [r3, #0]
 8004098:	f043 0310 	orr.w	r3, r3, #16
 800409c:	b29a      	uxth	r2, r3
 800409e:	4b06      	ldr	r3, [pc, #24]	; (80040b8 <ST7789_WriteDataLine+0x74>)
 80040a0:	801a      	strh	r2, [r3, #0]
}
 80040a2:	bf00      	nop
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	40020000 	.word	0x40020000
 80040b0:	20000069 	.word	0x20000069
 80040b4:	20000070 	.word	0x20000070
 80040b8:	20000478 	.word	0x20000478

080040bc <ST7789_WriteSmallData>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteSmallData(uint8_t data)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	4603      	mov	r3, r0
 80040c4:	71fb      	strb	r3, [r7, #7]
	ST7789_DC_Set();
 80040c6:	2201      	movs	r2, #1
 80040c8:	2104      	movs	r1, #4
 80040ca:	480c      	ldr	r0, [pc, #48]	; (80040fc <ST7789_WriteSmallData+0x40>)
 80040cc:	f001 fdca 	bl	8005c64 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, &data, sizeof(data), waits) != HAL_OK) devError |= devSPI;
 80040d0:	4b0b      	ldr	r3, [pc, #44]	; (8004100 <ST7789_WriteSmallData+0x44>)
 80040d2:	6818      	ldr	r0, [r3, #0]
 80040d4:	2396      	movs	r3, #150	; 0x96
 80040d6:	1df9      	adds	r1, r7, #7
 80040d8:	2201      	movs	r2, #1
 80040da:	f003 f87e 	bl	80071da <HAL_SPI_Transmit>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d006      	beq.n	80040f2 <ST7789_WriteSmallData+0x36>
 80040e4:	4b07      	ldr	r3, [pc, #28]	; (8004104 <ST7789_WriteSmallData+0x48>)
 80040e6:	881b      	ldrh	r3, [r3, #0]
 80040e8:	f043 0310 	orr.w	r3, r3, #16
 80040ec:	b29a      	uxth	r2, r3
 80040ee:	4b05      	ldr	r3, [pc, #20]	; (8004104 <ST7789_WriteSmallData+0x48>)
 80040f0:	801a      	strh	r2, [r3, #0]
}
 80040f2:	bf00      	nop
 80040f4:	3708      	adds	r7, #8
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	40020000 	.word	0x40020000
 8004100:	20000070 	.word	0x20000070
 8004104:	20000478 	.word	0x20000478

08004108 <ipsOn>:
//-----------------------------------------------------------------------------------------
void ipsOn(uint8_t act)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	4603      	mov	r3, r0
 8004110:	71fb      	strb	r3, [r7, #7]
	if (act) ST7789_WriteCommand(ST7789_DISPON);
 8004112:	79fb      	ldrb	r3, [r7, #7]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d003      	beq.n	8004120 <ipsOn+0x18>
 8004118:	2029      	movs	r0, #41	; 0x29
 800411a:	f7ff fef3 	bl	8003f04 <ST7789_WriteCommand>
	    else ST7789_WriteCommand(ST7789_DISPOFF);
}
 800411e:	e002      	b.n	8004126 <ipsOn+0x1e>
	    else ST7789_WriteCommand(ST7789_DISPOFF);
 8004120:	2028      	movs	r0, #40	; 0x28
 8004122:	f7ff feef 	bl	8003f04 <ST7789_WriteCommand>
}
 8004126:	bf00      	nop
 8004128:	3708      	adds	r7, #8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
	...

08004130 <ST7789_SetRotation>:
//-----------------------------------------------------------------------------------------
void ST7789_SetRotation(uint8_t m)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
 8004136:	4603      	mov	r3, r0
 8004138:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 800413a:	2036      	movs	r0, #54	; 0x36
 800413c:	f7ff fee2 	bl	8003f04 <ST7789_WriteCommand>
	switch (m) {
 8004140:	79fb      	ldrb	r3, [r7, #7]
 8004142:	2b03      	cmp	r3, #3
 8004144:	d81a      	bhi.n	800417c <ST7789_SetRotation+0x4c>
 8004146:	a201      	add	r2, pc, #4	; (adr r2, 800414c <ST7789_SetRotation+0x1c>)
 8004148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800414c:	0800415d 	.word	0x0800415d
 8004150:	08004165 	.word	0x08004165
 8004154:	0800416d 	.word	0x0800416d
 8004158:	08004175 	.word	0x08004175
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 800415c:	20c0      	movs	r0, #192	; 0xc0
 800415e:	f7ff ffad 	bl	80040bc <ST7789_WriteSmallData>
		break;
 8004162:	e00c      	b.n	800417e <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8004164:	20a0      	movs	r0, #160	; 0xa0
 8004166:	f7ff ffa9 	bl	80040bc <ST7789_WriteSmallData>
		break;
 800416a:	e008      	b.n	800417e <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 800416c:	2000      	movs	r0, #0
 800416e:	f7ff ffa5 	bl	80040bc <ST7789_WriteSmallData>
		break;
 8004172:	e004      	b.n	800417e <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8004174:	2060      	movs	r0, #96	; 0x60
 8004176:	f7ff ffa1 	bl	80040bc <ST7789_WriteSmallData>
		break;
 800417a:	e000      	b.n	800417e <ST7789_SetRotation+0x4e>
	default:
		break;
 800417c:	bf00      	nop
	}
}
 800417e:	bf00      	nop
 8004180:	3708      	adds	r7, #8
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop

08004188 <ST7789_SetAddressWindow>:
//-----------------------------------------------------------------------------------------
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8004188:	b590      	push	{r4, r7, lr}
 800418a:	b087      	sub	sp, #28
 800418c:	af00      	add	r7, sp, #0
 800418e:	4604      	mov	r4, r0
 8004190:	4608      	mov	r0, r1
 8004192:	4611      	mov	r1, r2
 8004194:	461a      	mov	r2, r3
 8004196:	4623      	mov	r3, r4
 8004198:	80fb      	strh	r3, [r7, #6]
 800419a:	4603      	mov	r3, r0
 800419c:	80bb      	strh	r3, [r7, #4]
 800419e:	460b      	mov	r3, r1
 80041a0:	807b      	strh	r3, [r7, #2]
 80041a2:	4613      	mov	r3, r2
 80041a4:	803b      	strh	r3, [r7, #0]
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 80041a6:	88fb      	ldrh	r3, [r7, #6]
 80041a8:	82fb      	strh	r3, [r7, #22]
 80041aa:	887b      	ldrh	r3, [r7, #2]
 80041ac:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 80041ae:	88bb      	ldrh	r3, [r7, #4]
 80041b0:	827b      	strh	r3, [r7, #18]
 80041b2:	883b      	ldrh	r3, [r7, #0]
 80041b4:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 80041b6:	202a      	movs	r0, #42	; 0x2a
 80041b8:	f7ff fea4 	bl	8003f04 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 80041bc:	8afb      	ldrh	r3, [r7, #22]
 80041be:	0a1b      	lsrs	r3, r3, #8
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	733b      	strb	r3, [r7, #12]
 80041c6:	8afb      	ldrh	r3, [r7, #22]
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	737b      	strb	r3, [r7, #13]
 80041cc:	8abb      	ldrh	r3, [r7, #20]
 80041ce:	0a1b      	lsrs	r3, r3, #8
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	73bb      	strb	r3, [r7, #14]
 80041d6:	8abb      	ldrh	r3, [r7, #20]
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 80041dc:	f107 030c 	add.w	r3, r7, #12
 80041e0:	2104      	movs	r1, #4
 80041e2:	4618      	mov	r0, r3
 80041e4:	f7ff fede 	bl	8003fa4 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 80041e8:	202b      	movs	r0, #43	; 0x2b
 80041ea:	f7ff fe8b 	bl	8003f04 <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 80041ee:	8a7b      	ldrh	r3, [r7, #18]
 80041f0:	0a1b      	lsrs	r3, r3, #8
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	723b      	strb	r3, [r7, #8]
 80041f8:	8a7b      	ldrh	r3, [r7, #18]
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	727b      	strb	r3, [r7, #9]
 80041fe:	8a3b      	ldrh	r3, [r7, #16]
 8004200:	0a1b      	lsrs	r3, r3, #8
 8004202:	b29b      	uxth	r3, r3
 8004204:	b2db      	uxtb	r3, r3
 8004206:	72bb      	strb	r3, [r7, #10]
 8004208:	8a3b      	ldrh	r3, [r7, #16]
 800420a:	b2db      	uxtb	r3, r3
 800420c:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 800420e:	f107 0308 	add.w	r3, r7, #8
 8004212:	2104      	movs	r1, #4
 8004214:	4618      	mov	r0, r3
 8004216:	f7ff fec5 	bl	8003fa4 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 800421a:	202c      	movs	r0, #44	; 0x2c
 800421c:	f7ff fe72 	bl	8003f04 <ST7789_WriteCommand>
}
 8004220:	bf00      	nop
 8004222:	371c      	adds	r7, #28
 8004224:	46bd      	mov	sp, r7
 8004226:	bd90      	pop	{r4, r7, pc}

08004228 <ST7789_Reset>:
//-----------------------------------------------------------------------------------------
void ST7789_Reset()
{
 8004228:	b580      	push	{r7, lr}
 800422a:	af00      	add	r7, sp, #0
	HAL_Delay(20);//25
 800422c:	2014      	movs	r0, #20
 800422e:	f000 fe75 	bl	8004f1c <HAL_Delay>
    ST7789_RST_Clr();
 8004232:	2200      	movs	r2, #0
 8004234:	2102      	movs	r1, #2
 8004236:	4808      	ldr	r0, [pc, #32]	; (8004258 <ST7789_Reset+0x30>)
 8004238:	f001 fd14 	bl	8005c64 <HAL_GPIO_WritePin>
    HAL_Delay(10);//25
 800423c:	200a      	movs	r0, #10
 800423e:	f000 fe6d 	bl	8004f1c <HAL_Delay>
    ST7789_RST_Set();
 8004242:	2201      	movs	r2, #1
 8004244:	2102      	movs	r1, #2
 8004246:	4804      	ldr	r0, [pc, #16]	; (8004258 <ST7789_Reset+0x30>)
 8004248:	f001 fd0c 	bl	8005c64 <HAL_GPIO_WritePin>
    HAL_Delay(20);//50
 800424c:	2014      	movs	r0, #20
 800424e:	f000 fe65 	bl	8004f1c <HAL_Delay>
}
 8004252:	bf00      	nop
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	40020000 	.word	0x40020000

0800425c <ST7789_Init>:
//-----------------------------------------------------------------------------------------
void ST7789_Init(uint16_t bkColor)
{
 800425c:	b590      	push	{r4, r7, lr}
 800425e:	b08f      	sub	sp, #60	; 0x3c
 8004260:	af00      	add	r7, sp, #0
 8004262:	4603      	mov	r3, r0
 8004264:	80fb      	strh	r3, [r7, #6]
		
    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 8004266:	203a      	movs	r0, #58	; 0x3a
 8004268:	f7ff fe4c 	bl	8003f04 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);//
 800426c:	2055      	movs	r0, #85	; 0x55
 800426e:	f7ff ff25 	bl	80040bc <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 8004272:	20b2      	movs	r0, #178	; 0xb2
 8004274:	f7ff fe46 	bl	8003f04 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 8004278:	4a3a      	ldr	r2, [pc, #232]	; (8004364 <ST7789_Init+0x108>)
 800427a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800427e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004282:	6018      	str	r0, [r3, #0]
 8004284:	3304      	adds	r3, #4
 8004286:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 8004288:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800428c:	2105      	movs	r1, #5
 800428e:	4618      	mov	r0, r3
 8004290:	f7ff fe88 	bl	8003fa4 <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 8004294:	2003      	movs	r0, #3
 8004296:	f7ff ff4b 	bl	8004130 <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0xB7);				//	Gate Control
 800429a:	20b7      	movs	r0, #183	; 0xb7
 800429c:	f7ff fe32 	bl	8003f04 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 80042a0:	2035      	movs	r0, #53	; 0x35
 80042a2:	f7ff ff0b 	bl	80040bc <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 80042a6:	20bb      	movs	r0, #187	; 0xbb
 80042a8:	f7ff fe2c 	bl	8003f04 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 80042ac:	2019      	movs	r0, #25
 80042ae:	f7ff ff05 	bl	80040bc <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 80042b2:	20c0      	movs	r0, #192	; 0xc0
 80042b4:	f7ff fe26 	bl	8003f04 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x2C);			//	Default value
 80042b8:	202c      	movs	r0, #44	; 0x2c
 80042ba:	f7ff feff 	bl	80040bc <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC2);				//	VDV and VRH command Enable
 80042be:	20c2      	movs	r0, #194	; 0xc2
 80042c0:	f7ff fe20 	bl	8003f04 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x01);			//	Default value
 80042c4:	2001      	movs	r0, #1
 80042c6:	f7ff fef9 	bl	80040bc <ST7789_WriteSmallData>
    ST7789_WriteSmallData(0xff);            //	Default value
 80042ca:	20ff      	movs	r0, #255	; 0xff
 80042cc:	f7ff fef6 	bl	80040bc <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC3);				//	VRH set
 80042d0:	20c3      	movs	r0, #195	; 0xc3
 80042d2:	f7ff fe17 	bl	8003f04 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 80042d6:	2012      	movs	r0, #18
 80042d8:	f7ff fef0 	bl	80040bc <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC4);				//	VDV set
 80042dc:	20c4      	movs	r0, #196	; 0xc4
 80042de:	f7ff fe11 	bl	8003f04 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x20);			//	Default value
 80042e2:	2020      	movs	r0, #32
 80042e4:	f7ff feea 	bl	80040bc <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC6);				//	Frame rate control in normal mode
 80042e8:	20c6      	movs	r0, #198	; 0xc6
 80042ea:	f7ff fe0b 	bl	8003f04 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x0F);			//	Default value (60HZ)
 80042ee:	200f      	movs	r0, #15
 80042f0:	f7ff fee4 	bl	80040bc <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xD0);				//	Power control
 80042f4:	20d0      	movs	r0, #208	; 0xd0
 80042f6:	f7ff fe05 	bl	8003f04 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0xA4);			//	Default value
 80042fa:	20a4      	movs	r0, #164	; 0xa4
 80042fc:	f7ff fede 	bl	80040bc <ST7789_WriteSmallData>
    ST7789_WriteSmallData(0xA1);			//	Default value
 8004300:	20a1      	movs	r0, #161	; 0xa1
 8004302:	f7ff fedb 	bl	80040bc <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 8004306:	20e0      	movs	r0, #224	; 0xe0
 8004308:	f7ff fdfc 	bl	8003f04 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 800430c:	4b16      	ldr	r3, [pc, #88]	; (8004368 <ST7789_Init+0x10c>)
 800430e:	f107 041c 	add.w	r4, r7, #28
 8004312:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004314:	c407      	stmia	r4!, {r0, r1, r2}
 8004316:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8004318:	f107 031c 	add.w	r3, r7, #28
 800431c:	210e      	movs	r1, #14
 800431e:	4618      	mov	r0, r3
 8004320:	f7ff fe40 	bl	8003fa4 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 8004324:	20e1      	movs	r0, #225	; 0xe1
 8004326:	f7ff fded 	bl	8003f04 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 800432a:	4b10      	ldr	r3, [pc, #64]	; (800436c <ST7789_Init+0x110>)
 800432c:	f107 040c 	add.w	r4, r7, #12
 8004330:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004332:	c407      	stmia	r4!, {r0, r1, r2}
 8004334:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8004336:	f107 030c 	add.w	r3, r7, #12
 800433a:	210e      	movs	r1, #14
 800433c:	4618      	mov	r0, r3
 800433e:	f7ff fe31 	bl	8003fa4 <ST7789_WriteData>
	}

  	uint8_t cmds[] = {ST7789_INVON, ST7789_SLPOUT, ST7789_NORON, ST7789_DISPOFF};
 8004342:	4b0b      	ldr	r3, [pc, #44]	; (8004370 <ST7789_Init+0x114>)
 8004344:	637b      	str	r3, [r7, #52]	; 0x34
  	ST7789_WriteCommands(cmds, sizeof(cmds));
 8004346:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800434a:	2104      	movs	r1, #4
 800434c:	4618      	mov	r0, r3
 800434e:	f7ff fdff 	bl	8003f50 <ST7789_WriteCommands>


	ST7789_Fill_Color(bkColor);				//	Fill with Black.
 8004352:	88fb      	ldrh	r3, [r7, #6]
 8004354:	4618      	mov	r0, r3
 8004356:	f000 f80d 	bl	8004374 <ST7789_Fill_Color>
}
 800435a:	bf00      	nop
 800435c:	373c      	adds	r7, #60	; 0x3c
 800435e:	46bd      	mov	sp, r7
 8004360:	bd90      	pop	{r4, r7, pc}
 8004362:	bf00      	nop
 8004364:	0800e970 	.word	0x0800e970
 8004368:	0800e978 	.word	0x0800e978
 800436c:	0800e988 	.word	0x0800e988
 8004370:	28131121 	.word	0x28131121

08004374 <ST7789_Fill_Color>:
//-----------------------------------------------------------------------------------------
void ST7789_Fill_Color(uint16_t color)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b0fc      	sub	sp, #496	; 0x1f0
 8004378:	af00      	add	r7, sp, #0
 800437a:	4602      	mov	r2, r0
 800437c:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8004380:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 8004384:	801a      	strh	r2, [r3, #0]

	if (frm_buf) free(frm_buf);

#else
*/
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8004386:	23ef      	movs	r3, #239	; 0xef
 8004388:	22ef      	movs	r2, #239	; 0xef
 800438a:	2100      	movs	r1, #0
 800438c:	2000      	movs	r0, #0
 800438e:	f7ff fefb 	bl	8004188 <ST7789_SetAddressWindow>

	uint8_t data[ST7789_WIDTH << 1];
	uint16_t i = 0, j;
 8004392:	2300      	movs	r3, #0
 8004394:	f8a7 31ee 	strh.w	r3, [r7, #494]	; 0x1ee
	for (j = 0; j < ST7789_WIDTH; j++) {
 8004398:	2300      	movs	r3, #0
 800439a:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 800439e:	e024      	b.n	80043ea <ST7789_Fill_Color+0x76>
		*(uint16_t *)(data + i) = HTONS(color);
 80043a0:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80043a4:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 80043a8:	881b      	ldrh	r3, [r3, #0]
 80043aa:	0a1b      	lsrs	r3, r3, #8
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	b21a      	sxth	r2, r3
 80043b0:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80043b4:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 80043b8:	881b      	ldrh	r3, [r3, #0]
 80043ba:	021b      	lsls	r3, r3, #8
 80043bc:	b21b      	sxth	r3, r3
 80043be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80043c2:	b21b      	sxth	r3, r3
 80043c4:	4313      	orrs	r3, r2
 80043c6:	b219      	sxth	r1, r3
 80043c8:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	; 0x1ee
 80043cc:	f107 020c 	add.w	r2, r7, #12
 80043d0:	4413      	add	r3, r2
 80043d2:	b28a      	uxth	r2, r1
 80043d4:	801a      	strh	r2, [r3, #0]
		i += 2;
 80043d6:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	; 0x1ee
 80043da:	3302      	adds	r3, #2
 80043dc:	f8a7 31ee 	strh.w	r3, [r7, #494]	; 0x1ee
	for (j = 0; j < ST7789_WIDTH; j++) {
 80043e0:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 80043e4:	3301      	adds	r3, #1
 80043e6:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 80043ea:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 80043ee:	2bef      	cmp	r3, #239	; 0xef
 80043f0:	d9d6      	bls.n	80043a0 <ST7789_Fill_Color+0x2c>
	}
	for (j = 0; j < ST7789_HEIGHT; j++) ST7789_WriteDataLine(data, sizeof(data));
 80043f2:	2300      	movs	r3, #0
 80043f4:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 80043f8:	e00b      	b.n	8004412 <ST7789_Fill_Color+0x9e>
 80043fa:	f107 030c 	add.w	r3, r7, #12
 80043fe:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8004402:	4618      	mov	r0, r3
 8004404:	f7ff fe1e 	bl	8004044 <ST7789_WriteDataLine>
 8004408:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 800440c:	3301      	adds	r3, #1
 800440e:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 8004412:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 8004416:	2bef      	cmp	r3, #239	; 0xef
 8004418:	d9ef      	bls.n	80043fa <ST7789_Fill_Color+0x86>

//#endif
}
 800441a:	bf00      	nop
 800441c:	bf00      	nop
 800441e:	f507 77f8 	add.w	r7, r7, #496	; 0x1f0
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <ST7789_Fill>:

	ST7789_WriteData(data, sizeof(data));
}
//-----------------------------------------------------------------------------------------
void ST7789_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 8004426:	b590      	push	{r4, r7, lr}
 8004428:	b085      	sub	sp, #20
 800442a:	af00      	add	r7, sp, #0
 800442c:	4604      	mov	r4, r0
 800442e:	4608      	mov	r0, r1
 8004430:	4611      	mov	r1, r2
 8004432:	461a      	mov	r2, r3
 8004434:	4623      	mov	r3, r4
 8004436:	80fb      	strh	r3, [r7, #6]
 8004438:	4603      	mov	r3, r0
 800443a:	80bb      	strh	r3, [r7, #4]
 800443c:	460b      	mov	r3, r1
 800443e:	807b      	strh	r3, [r7, #2]
 8004440:	4613      	mov	r3, r2
 8004442:	803b      	strh	r3, [r7, #0]
	if ((xEnd < 0) || (xEnd >= ST7789_WIDTH) ||
 8004444:	887b      	ldrh	r3, [r7, #2]
 8004446:	2bef      	cmp	r3, #239	; 0xef
 8004448:	d82b      	bhi.n	80044a2 <ST7789_Fill+0x7c>
		 (yEnd < 0) || (yEnd >= ST7789_HEIGHT))	return;
 800444a:	883b      	ldrh	r3, [r7, #0]
 800444c:	2bef      	cmp	r3, #239	; 0xef
 800444e:	d828      	bhi.n	80044a2 <ST7789_Fill+0x7c>

	uint16_t i, j;
	uint8_t data[] = {color >> 8, color & 0xFF};
 8004450:	8c3b      	ldrh	r3, [r7, #32]
 8004452:	0a1b      	lsrs	r3, r3, #8
 8004454:	b29b      	uxth	r3, r3
 8004456:	b2db      	uxtb	r3, r3
 8004458:	723b      	strb	r3, [r7, #8]
 800445a:	8c3b      	ldrh	r3, [r7, #32]
 800445c:	b2db      	uxtb	r3, r3
 800445e:	727b      	strb	r3, [r7, #9]
	ST7789_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 8004460:	883b      	ldrh	r3, [r7, #0]
 8004462:	887a      	ldrh	r2, [r7, #2]
 8004464:	88b9      	ldrh	r1, [r7, #4]
 8004466:	88f8      	ldrh	r0, [r7, #6]
 8004468:	f7ff fe8e 	bl	8004188 <ST7789_SetAddressWindow>
	for (i = ySta; i <= yEnd; i++) {
 800446c:	88bb      	ldrh	r3, [r7, #4]
 800446e:	81fb      	strh	r3, [r7, #14]
 8004470:	e012      	b.n	8004498 <ST7789_Fill+0x72>
		for (j = xSta; j <= xEnd; j++) ST7789_WriteData(data, sizeof(data));
 8004472:	88fb      	ldrh	r3, [r7, #6]
 8004474:	81bb      	strh	r3, [r7, #12]
 8004476:	e008      	b.n	800448a <ST7789_Fill+0x64>
 8004478:	f107 0308 	add.w	r3, r7, #8
 800447c:	2102      	movs	r1, #2
 800447e:	4618      	mov	r0, r3
 8004480:	f7ff fd90 	bl	8003fa4 <ST7789_WriteData>
 8004484:	89bb      	ldrh	r3, [r7, #12]
 8004486:	3301      	adds	r3, #1
 8004488:	81bb      	strh	r3, [r7, #12]
 800448a:	89ba      	ldrh	r2, [r7, #12]
 800448c:	887b      	ldrh	r3, [r7, #2]
 800448e:	429a      	cmp	r2, r3
 8004490:	d9f2      	bls.n	8004478 <ST7789_Fill+0x52>
	for (i = ySta; i <= yEnd; i++) {
 8004492:	89fb      	ldrh	r3, [r7, #14]
 8004494:	3301      	adds	r3, #1
 8004496:	81fb      	strh	r3, [r7, #14]
 8004498:	89fa      	ldrh	r2, [r7, #14]
 800449a:	883b      	ldrh	r3, [r7, #0]
 800449c:	429a      	cmp	r2, r3
 800449e:	d9e8      	bls.n	8004472 <ST7789_Fill+0x4c>
 80044a0:	e000      	b.n	80044a4 <ST7789_Fill+0x7e>
		 (yEnd < 0) || (yEnd >= ST7789_HEIGHT))	return;
 80044a2:	bf00      	nop
	}
}
 80044a4:	3714      	adds	r7, #20
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd90      	pop	{r4, r7, pc}

080044aa <ST7789_WriteChar>:
{
	ST7789_WriteCommand(invert ? 0x21 /* INVON */ : 0x20 /* INVOFF */);
}
//-----------------------------------------------------------------------------------------
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 80044aa:	b082      	sub	sp, #8
 80044ac:	b590      	push	{r4, r7, lr}
 80044ae:	b089      	sub	sp, #36	; 0x24
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	637b      	str	r3, [r7, #52]	; 0x34
 80044b4:	4603      	mov	r3, r0
 80044b6:	80fb      	strh	r3, [r7, #6]
 80044b8:	460b      	mov	r3, r1
 80044ba:	80bb      	strh	r3, [r7, #4]
 80044bc:	4613      	mov	r3, r2
 80044be:	70fb      	strb	r3, [r7, #3]
uint32_t i, b, j;

	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 80044c0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80044c4:	b29a      	uxth	r2, r3
 80044c6:	88fb      	ldrh	r3, [r7, #6]
 80044c8:	4413      	add	r3, r2
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	3b01      	subs	r3, #1
 80044ce:	b29c      	uxth	r4, r3
 80044d0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80044d4:	b29a      	uxth	r2, r3
 80044d6:	88bb      	ldrh	r3, [r7, #4]
 80044d8:	4413      	add	r3, r2
 80044da:	b29b      	uxth	r3, r3
 80044dc:	3b01      	subs	r3, #1
 80044de:	b29b      	uxth	r3, r3
 80044e0:	88b9      	ldrh	r1, [r7, #4]
 80044e2:	88f8      	ldrh	r0, [r7, #6]
 80044e4:	4622      	mov	r2, r4
 80044e6:	f7ff fe4f 	bl	8004188 <ST7789_SetAddressWindow>
	uint8_t cdata[] = {color >> 8, color & 0xFF};
 80044ea:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80044ec:	0a1b      	lsrs	r3, r3, #8
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	733b      	strb	r3, [r7, #12]
 80044f4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	737b      	strb	r3, [r7, #13]
	uint8_t bdata[] = {bgcolor >> 8, bgcolor & 0xFF};
 80044fa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80044fe:	0a1b      	lsrs	r3, r3, #8
 8004500:	b29b      	uxth	r3, r3
 8004502:	b2db      	uxtb	r3, r3
 8004504:	723b      	strb	r3, [r7, #8]
 8004506:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800450a:	b2db      	uxtb	r3, r3
 800450c:	727b      	strb	r3, [r7, #9]
	uint8_t *uk = NULL;
 800450e:	2300      	movs	r3, #0
 8004510:	617b      	str	r3, [r7, #20]

	for (i = 0; i < font.height; i++) {
 8004512:	2300      	movs	r3, #0
 8004514:	61fb      	str	r3, [r7, #28]
 8004516:	e02f      	b.n	8004578 <ST7789_WriteChar+0xce>
		b = font.data[(ch - 32) * font.height + i];
 8004518:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800451a:	78fb      	ldrb	r3, [r7, #3]
 800451c:	3b20      	subs	r3, #32
 800451e:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8004522:	fb01 f303 	mul.w	r3, r1, r3
 8004526:	4619      	mov	r1, r3
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	440b      	add	r3, r1
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	4413      	add	r3, r2
 8004530:	881b      	ldrh	r3, [r3, #0]
 8004532:	613b      	str	r3, [r7, #16]
		for (j = 0; j < font.width; j++) {
 8004534:	2300      	movs	r3, #0
 8004536:	61bb      	str	r3, [r7, #24]
 8004538:	e015      	b.n	8004566 <ST7789_WriteChar+0xbc>
			if ((b << j) & 0x8000) {
 800453a:	693a      	ldr	r2, [r7, #16]
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	fa02 f303 	lsl.w	r3, r2, r3
 8004542:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d003      	beq.n	8004552 <ST7789_WriteChar+0xa8>
				uk = cdata;
 800454a:	f107 030c 	add.w	r3, r7, #12
 800454e:	617b      	str	r3, [r7, #20]
 8004550:	e002      	b.n	8004558 <ST7789_WriteChar+0xae>
			} else {
				uk = bdata;
 8004552:	f107 0308 	add.w	r3, r7, #8
 8004556:	617b      	str	r3, [r7, #20]
			}
			ST7789_WriteData(uk, sizeof(cdata));
 8004558:	2102      	movs	r1, #2
 800455a:	6978      	ldr	r0, [r7, #20]
 800455c:	f7ff fd22 	bl	8003fa4 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	3301      	adds	r3, #1
 8004564:	61bb      	str	r3, [r7, #24]
 8004566:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800456a:	461a      	mov	r2, r3
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	4293      	cmp	r3, r2
 8004570:	d3e3      	bcc.n	800453a <ST7789_WriteChar+0x90>
	for (i = 0; i < font.height; i++) {
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	3301      	adds	r3, #1
 8004576:	61fb      	str	r3, [r7, #28]
 8004578:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800457c:	461a      	mov	r2, r3
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	4293      	cmp	r3, r2
 8004582:	d3c9      	bcc.n	8004518 <ST7789_WriteChar+0x6e>
			while (HAL_SPI_GetState(portOLED) != HAL_SPI_STATE_READY) {
				if (HAL_SPI_GetState(portOLED) == HAL_SPI_STATE_BUSY_TX) break;
			}*/
		}
	}
}
 8004584:	bf00      	nop
 8004586:	bf00      	nop
 8004588:	3724      	adds	r7, #36	; 0x24
 800458a:	46bd      	mov	sp, r7
 800458c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8004590:	b002      	add	sp, #8
 8004592:	4770      	bx	lr

08004594 <ST7789_WriteString>:
//-----------------------------------------------------------------------------------------
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8004594:	b082      	sub	sp, #8
 8004596:	b580      	push	{r7, lr}
 8004598:	b086      	sub	sp, #24
 800459a:	af04      	add	r7, sp, #16
 800459c:	603a      	str	r2, [r7, #0]
 800459e:	617b      	str	r3, [r7, #20]
 80045a0:	4603      	mov	r3, r0
 80045a2:	80fb      	strh	r3, [r7, #6]
 80045a4:	460b      	mov	r3, r1
 80045a6:	80bb      	strh	r3, [r7, #4]
	if (!str) return;
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d03f      	beq.n	800462e <ST7789_WriteString+0x9a>

	while (*str) {
 80045ae:	e039      	b.n	8004624 <ST7789_WriteString+0x90>
		if (x + font.width >= ST7789_WIDTH) {
 80045b0:	88fb      	ldrh	r3, [r7, #6]
 80045b2:	7d3a      	ldrb	r2, [r7, #20]
 80045b4:	4413      	add	r3, r2
 80045b6:	2bef      	cmp	r3, #239	; 0xef
 80045b8:	dd13      	ble.n	80045e2 <ST7789_WriteString+0x4e>
			x = 0;
 80045ba:	2300      	movs	r3, #0
 80045bc:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 80045be:	7d7b      	ldrb	r3, [r7, #21]
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	88bb      	ldrh	r3, [r7, #4]
 80045c4:	4413      	add	r3, r2
 80045c6:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) break;
 80045c8:	88bb      	ldrh	r3, [r7, #4]
 80045ca:	7d7a      	ldrb	r2, [r7, #21]
 80045cc:	4413      	add	r3, r2
 80045ce:	2bef      	cmp	r3, #239	; 0xef
 80045d0:	dc2f      	bgt.n	8004632 <ST7789_WriteString+0x9e>

			if (*str == ' ') {// skip spaces in the beginning of the new line
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	2b20      	cmp	r3, #32
 80045d8:	d103      	bne.n	80045e2 <ST7789_WriteString+0x4e>
				str++;
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	3301      	adds	r3, #1
 80045de:	603b      	str	r3, [r7, #0]
				continue;
 80045e0:	e020      	b.n	8004624 <ST7789_WriteString+0x90>
			}
		}
		if (*str != '\n') {
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	2b0a      	cmp	r3, #10
 80045e8:	d012      	beq.n	8004610 <ST7789_WriteString+0x7c>
			ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	781a      	ldrb	r2, [r3, #0]
 80045ee:	88b9      	ldrh	r1, [r7, #4]
 80045f0:	88f8      	ldrh	r0, [r7, #6]
 80045f2:	8c3b      	ldrh	r3, [r7, #32]
 80045f4:	9302      	str	r3, [sp, #8]
 80045f6:	8bbb      	ldrh	r3, [r7, #28]
 80045f8:	9301      	str	r3, [sp, #4]
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	9300      	str	r3, [sp, #0]
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f7ff ff53 	bl	80044aa <ST7789_WriteChar>
			x += font.width;
 8004604:	7d3b      	ldrb	r3, [r7, #20]
 8004606:	b29a      	uxth	r2, r3
 8004608:	88fb      	ldrh	r3, [r7, #6]
 800460a:	4413      	add	r3, r2
 800460c:	80fb      	strh	r3, [r7, #6]
 800460e:	e006      	b.n	800461e <ST7789_WriteString+0x8a>
		} else {
			x = 0;
 8004610:	2300      	movs	r3, #0
 8004612:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8004614:	7d7b      	ldrb	r3, [r7, #21]
 8004616:	b29a      	uxth	r2, r3
 8004618:	88bb      	ldrh	r3, [r7, #4]
 800461a:	4413      	add	r3, r2
 800461c:	80bb      	strh	r3, [r7, #4]
		}
		str++;
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	3301      	adds	r3, #1
 8004622:	603b      	str	r3, [r7, #0]
	while (*str) {
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1c1      	bne.n	80045b0 <ST7789_WriteString+0x1c>
 800462c:	e002      	b.n	8004634 <ST7789_WriteString+0xa0>
	if (!str) return;
 800462e:	bf00      	nop
 8004630:	e000      	b.n	8004634 <ST7789_WriteString+0xa0>
			if (y + font.height >= ST7789_HEIGHT) break;
 8004632:	bf00      	nop
	}
}
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800463c:	b002      	add	sp, #8
 800463e:	4770      	bx	lr

08004640 <mkLineCenter>:

}
*/
//-----------------------------------------------------------------------------------------
char *mkLineCenter(char *str, uint16_t width)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b0a4      	sub	sp, #144	; 0x90
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	460b      	mov	r3, r1
 800464a:	807b      	strh	r3, [r7, #2]
char st[128] = {0};
 800464c:	2300      	movs	r3, #0
 800464e:	60fb      	str	r3, [r7, #12]
 8004650:	f107 0310 	add.w	r3, r7, #16
 8004654:	227c      	movs	r2, #124	; 0x7c
 8004656:	2100      	movs	r1, #0
 8004658:	4618      	mov	r0, r3
 800465a:	f008 fb45 	bl	800cce8 <memset>

	memset(st, 0x20, 127);
 800465e:	f107 030c 	add.w	r3, r7, #12
 8004662:	227f      	movs	r2, #127	; 0x7f
 8004664:	2120      	movs	r1, #32
 8004666:	4618      	mov	r0, r3
 8004668:	f008 fb3e 	bl	800cce8 <memset>
	int8_t k = strlen(str);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f7fb fdaf 	bl	80001d0 <strlen>
 8004672:	4603      	mov	r3, r0
 8004674:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	if (k < width) {
 8004678:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 800467c:	887b      	ldrh	r3, [r7, #2]
 800467e:	429a      	cmp	r2, r3
 8004680:	da25      	bge.n	80046ce <mkLineCenter+0x8e>
		int8_t n = (width - k)/2;
 8004682:	887a      	ldrh	r2, [r7, #2]
 8004684:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	0fda      	lsrs	r2, r3, #31
 800468c:	4413      	add	r3, r2
 800468e:	105b      	asrs	r3, r3, #1
 8004690:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
		memcpy((char *)&st[n], (char *)str, k);
 8004694:	f997 308e 	ldrsb.w	r3, [r7, #142]	; 0x8e
 8004698:	f107 020c 	add.w	r2, r7, #12
 800469c:	4413      	add	r3, r2
 800469e:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 80046a2:	6879      	ldr	r1, [r7, #4]
 80046a4:	4618      	mov	r0, r3
 80046a6:	f008 fb11 	bl	800cccc <memcpy>
		st[k + n*2 + 1] = '\0';
 80046aa:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 80046ae:	f997 308e 	ldrsb.w	r3, [r7, #142]	; 0x8e
 80046b2:	005b      	lsls	r3, r3, #1
 80046b4:	4413      	add	r3, r2
 80046b6:	3301      	adds	r3, #1
 80046b8:	3390      	adds	r3, #144	; 0x90
 80046ba:	443b      	add	r3, r7
 80046bc:	2200      	movs	r2, #0
 80046be:	f803 2c84 	strb.w	r2, [r3, #-132]
		strcpy(str, st);
 80046c2:	f107 030c 	add.w	r3, r7, #12
 80046c6:	4619      	mov	r1, r3
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f008 fff4 	bl	800d6b6 <strcpy>
	}

	return str;
 80046ce:	687b      	ldr	r3, [r7, #4]
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3790      	adds	r7, #144	; 0x90
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b082      	sub	sp, #8
 80046dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046de:	2300      	movs	r3, #0
 80046e0:	607b      	str	r3, [r7, #4]
 80046e2:	4b1a      	ldr	r3, [pc, #104]	; (800474c <HAL_MspInit+0x74>)
 80046e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046e6:	4a19      	ldr	r2, [pc, #100]	; (800474c <HAL_MspInit+0x74>)
 80046e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046ec:	6453      	str	r3, [r2, #68]	; 0x44
 80046ee:	4b17      	ldr	r3, [pc, #92]	; (800474c <HAL_MspInit+0x74>)
 80046f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046f6:	607b      	str	r3, [r7, #4]
 80046f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046fa:	2300      	movs	r3, #0
 80046fc:	603b      	str	r3, [r7, #0]
 80046fe:	4b13      	ldr	r3, [pc, #76]	; (800474c <HAL_MspInit+0x74>)
 8004700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004702:	4a12      	ldr	r2, [pc, #72]	; (800474c <HAL_MspInit+0x74>)
 8004704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004708:	6413      	str	r3, [r2, #64]	; 0x40
 800470a:	4b10      	ldr	r3, [pc, #64]	; (800474c <HAL_MspInit+0x74>)
 800470c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004712:	603b      	str	r3, [r7, #0]
 8004714:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004716:	2200      	movs	r2, #0
 8004718:	210f      	movs	r1, #15
 800471a:	f06f 0001 	mvn.w	r0, #1
 800471e:	f000 fcd9 	bl	80050d4 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8004722:	2200      	movs	r2, #0
 8004724:	2105      	movs	r1, #5
 8004726:	2005      	movs	r0, #5
 8004728:	f000 fcd4 	bl	80050d4 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800472c:	2005      	movs	r0, #5
 800472e:	f000 fced 	bl	800510c <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8004732:	2200      	movs	r2, #0
 8004734:	2105      	movs	r1, #5
 8004736:	2005      	movs	r0, #5
 8004738:	f000 fccc 	bl	80050d4 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800473c:	2005      	movs	r0, #5
 800473e:	f000 fce5 	bl	800510c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004742:	bf00      	nop
 8004744:	3708      	adds	r7, #8
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	40023800 	.word	0x40023800

08004750 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004758:	f107 0308 	add.w	r3, r7, #8
 800475c:	2200      	movs	r2, #0
 800475e:	601a      	str	r2, [r3, #0]
 8004760:	605a      	str	r2, [r3, #4]
 8004762:	609a      	str	r2, [r3, #8]
 8004764:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a0c      	ldr	r2, [pc, #48]	; (800479c <HAL_RTC_MspInit+0x4c>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d110      	bne.n	8004792 <HAL_RTC_MspInit+0x42>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004770:	2302      	movs	r3, #2
 8004772:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV25;
 8004774:	4b0a      	ldr	r3, [pc, #40]	; (80047a0 <HAL_RTC_MspInit+0x50>)
 8004776:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004778:	f107 0308 	add.w	r3, r7, #8
 800477c:	4618      	mov	r0, r3
 800477e:	f002 f8c3 	bl	8006908 <HAL_RCCEx_PeriphCLKConfig>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d001      	beq.n	800478c <HAL_RTC_MspInit+0x3c>
    {
      Error_Handler();
 8004788:	f7ff fbac 	bl	8003ee4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800478c:	4b05      	ldr	r3, [pc, #20]	; (80047a4 <HAL_RTC_MspInit+0x54>)
 800478e:	2201      	movs	r2, #1
 8004790:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004792:	bf00      	nop
 8004794:	3718      	adds	r7, #24
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	40002800 	.word	0x40002800
 80047a0:	00190300 	.word	0x00190300
 80047a4:	42470e3c 	.word	0x42470e3c

080047a8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b08a      	sub	sp, #40	; 0x28
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047b0:	f107 0314 	add.w	r3, r7, #20
 80047b4:	2200      	movs	r2, #0
 80047b6:	601a      	str	r2, [r3, #0]
 80047b8:	605a      	str	r2, [r3, #4]
 80047ba:	609a      	str	r2, [r3, #8]
 80047bc:	60da      	str	r2, [r3, #12]
 80047be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a39      	ldr	r2, [pc, #228]	; (80048ac <HAL_SPI_MspInit+0x104>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d16b      	bne.n	80048a2 <HAL_SPI_MspInit+0xfa>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80047ca:	2300      	movs	r3, #0
 80047cc:	613b      	str	r3, [r7, #16]
 80047ce:	4b38      	ldr	r3, [pc, #224]	; (80048b0 <HAL_SPI_MspInit+0x108>)
 80047d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047d2:	4a37      	ldr	r2, [pc, #220]	; (80048b0 <HAL_SPI_MspInit+0x108>)
 80047d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80047d8:	6453      	str	r3, [r2, #68]	; 0x44
 80047da:	4b35      	ldr	r3, [pc, #212]	; (80048b0 <HAL_SPI_MspInit+0x108>)
 80047dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047e2:	613b      	str	r3, [r7, #16]
 80047e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047e6:	2300      	movs	r3, #0
 80047e8:	60fb      	str	r3, [r7, #12]
 80047ea:	4b31      	ldr	r3, [pc, #196]	; (80048b0 <HAL_SPI_MspInit+0x108>)
 80047ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ee:	4a30      	ldr	r2, [pc, #192]	; (80048b0 <HAL_SPI_MspInit+0x108>)
 80047f0:	f043 0301 	orr.w	r3, r3, #1
 80047f4:	6313      	str	r3, [r2, #48]	; 0x30
 80047f6:	4b2e      	ldr	r3, [pc, #184]	; (80048b0 <HAL_SPI_MspInit+0x108>)
 80047f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047fa:	f003 0301 	and.w	r3, r3, #1
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = IPS_SCK_Pin|IPS_MOSI_Pin;
 8004802:	23a0      	movs	r3, #160	; 0xa0
 8004804:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004806:	2302      	movs	r3, #2
 8004808:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800480a:	2300      	movs	r3, #0
 800480c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800480e:	2303      	movs	r3, #3
 8004810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004812:	2305      	movs	r3, #5
 8004814:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004816:	f107 0314 	add.w	r3, r7, #20
 800481a:	4619      	mov	r1, r3
 800481c:	4825      	ldr	r0, [pc, #148]	; (80048b4 <HAL_SPI_MspInit+0x10c>)
 800481e:	f001 f885 	bl	800592c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8004822:	4b25      	ldr	r3, [pc, #148]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 8004824:	4a25      	ldr	r2, [pc, #148]	; (80048bc <HAL_SPI_MspInit+0x114>)
 8004826:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8004828:	4b23      	ldr	r3, [pc, #140]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 800482a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800482e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004830:	4b21      	ldr	r3, [pc, #132]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 8004832:	2240      	movs	r2, #64	; 0x40
 8004834:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004836:	4b20      	ldr	r3, [pc, #128]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 8004838:	2200      	movs	r2, #0
 800483a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800483c:	4b1e      	ldr	r3, [pc, #120]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 800483e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004842:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004844:	4b1c      	ldr	r3, [pc, #112]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 8004846:	2200      	movs	r2, #0
 8004848:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800484a:	4b1b      	ldr	r3, [pc, #108]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 800484c:	2200      	movs	r2, #0
 800484e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8004850:	4b19      	ldr	r3, [pc, #100]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 8004852:	2200      	movs	r2, #0
 8004854:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004856:	4b18      	ldr	r3, [pc, #96]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 8004858:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800485c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800485e:	4b16      	ldr	r3, [pc, #88]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 8004860:	2204      	movs	r2, #4
 8004862:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004864:	4b14      	ldr	r3, [pc, #80]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 8004866:	2203      	movs	r2, #3
 8004868:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800486a:	4b13      	ldr	r3, [pc, #76]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 800486c:	2200      	movs	r2, #0
 800486e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8004870:	4b11      	ldr	r3, [pc, #68]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 8004872:	2200      	movs	r2, #0
 8004874:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004876:	4810      	ldr	r0, [pc, #64]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 8004878:	f000 fc56 	bl	8005128 <HAL_DMA_Init>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d001      	beq.n	8004886 <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 8004882:	f7ff fb2f 	bl	8003ee4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a0b      	ldr	r2, [pc, #44]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 800488a:	649a      	str	r2, [r3, #72]	; 0x48
 800488c:	4a0a      	ldr	r2, [pc, #40]	; (80048b8 <HAL_SPI_MspInit+0x110>)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 8004892:	2200      	movs	r2, #0
 8004894:	2102      	movs	r1, #2
 8004896:	2023      	movs	r0, #35	; 0x23
 8004898:	f000 fc1c 	bl	80050d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800489c:	2023      	movs	r0, #35	; 0x23
 800489e:	f000 fc35 	bl	800510c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80048a2:	bf00      	nop
 80048a4:	3728      	adds	r7, #40	; 0x28
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	40013000 	.word	0x40013000
 80048b0:	40023800 	.word	0x40023800
 80048b4:	40020000 	.word	0x40020000
 80048b8:	200002e0 	.word	0x200002e0
 80048bc:	40026458 	.word	0x40026458

080048c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048d0:	d115      	bne.n	80048fe <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80048d2:	2300      	movs	r3, #0
 80048d4:	60fb      	str	r3, [r7, #12]
 80048d6:	4b0c      	ldr	r3, [pc, #48]	; (8004908 <HAL_TIM_Base_MspInit+0x48>)
 80048d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048da:	4a0b      	ldr	r2, [pc, #44]	; (8004908 <HAL_TIM_Base_MspInit+0x48>)
 80048dc:	f043 0301 	orr.w	r3, r3, #1
 80048e0:	6413      	str	r3, [r2, #64]	; 0x40
 80048e2:	4b09      	ldr	r3, [pc, #36]	; (8004908 <HAL_TIM_Base_MspInit+0x48>)
 80048e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	60fb      	str	r3, [r7, #12]
 80048ec:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80048ee:	2200      	movs	r2, #0
 80048f0:	2101      	movs	r1, #1
 80048f2:	201c      	movs	r0, #28
 80048f4:	f000 fbee 	bl	80050d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80048f8:	201c      	movs	r0, #28
 80048fa:	f000 fc07 	bl	800510c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80048fe:	bf00      	nop
 8004900:	3710      	adds	r7, #16
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	40023800 	.word	0x40023800

0800490c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b08a      	sub	sp, #40	; 0x28
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004914:	f107 0314 	add.w	r3, r7, #20
 8004918:	2200      	movs	r2, #0
 800491a:	601a      	str	r2, [r3, #0]
 800491c:	605a      	str	r2, [r3, #4]
 800491e:	609a      	str	r2, [r3, #8]
 8004920:	60da      	str	r2, [r3, #12]
 8004922:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a35      	ldr	r2, [pc, #212]	; (8004a00 <HAL_UART_MspInit+0xf4>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d163      	bne.n	80049f6 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800492e:	2300      	movs	r3, #0
 8004930:	613b      	str	r3, [r7, #16]
 8004932:	4b34      	ldr	r3, [pc, #208]	; (8004a04 <HAL_UART_MspInit+0xf8>)
 8004934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004936:	4a33      	ldr	r2, [pc, #204]	; (8004a04 <HAL_UART_MspInit+0xf8>)
 8004938:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800493c:	6413      	str	r3, [r2, #64]	; 0x40
 800493e:	4b31      	ldr	r3, [pc, #196]	; (8004a04 <HAL_UART_MspInit+0xf8>)
 8004940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004942:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004946:	613b      	str	r3, [r7, #16]
 8004948:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800494a:	2300      	movs	r3, #0
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	4b2d      	ldr	r3, [pc, #180]	; (8004a04 <HAL_UART_MspInit+0xf8>)
 8004950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004952:	4a2c      	ldr	r2, [pc, #176]	; (8004a04 <HAL_UART_MspInit+0xf8>)
 8004954:	f043 0302 	orr.w	r3, r3, #2
 8004958:	6313      	str	r3, [r2, #48]	; 0x30
 800495a:	4b2a      	ldr	r3, [pc, #168]	; (8004a04 <HAL_UART_MspInit+0xf8>)
 800495c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	60fb      	str	r3, [r7, #12]
 8004964:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = TX3_Pin|RX3_Pin;
 8004966:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800496a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800496c:	2302      	movs	r3, #2
 800496e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004970:	2300      	movs	r3, #0
 8004972:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004974:	2303      	movs	r3, #3
 8004976:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004978:	2307      	movs	r3, #7
 800497a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800497c:	f107 0314 	add.w	r3, r7, #20
 8004980:	4619      	mov	r1, r3
 8004982:	4821      	ldr	r0, [pc, #132]	; (8004a08 <HAL_UART_MspInit+0xfc>)
 8004984:	f000 ffd2 	bl	800592c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8004988:	4b20      	ldr	r3, [pc, #128]	; (8004a0c <HAL_UART_MspInit+0x100>)
 800498a:	4a21      	ldr	r2, [pc, #132]	; (8004a10 <HAL_UART_MspInit+0x104>)
 800498c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800498e:	4b1f      	ldr	r3, [pc, #124]	; (8004a0c <HAL_UART_MspInit+0x100>)
 8004990:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004994:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004996:	4b1d      	ldr	r3, [pc, #116]	; (8004a0c <HAL_UART_MspInit+0x100>)
 8004998:	2240      	movs	r2, #64	; 0x40
 800499a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800499c:	4b1b      	ldr	r3, [pc, #108]	; (8004a0c <HAL_UART_MspInit+0x100>)
 800499e:	2200      	movs	r2, #0
 80049a0:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80049a2:	4b1a      	ldr	r3, [pc, #104]	; (8004a0c <HAL_UART_MspInit+0x100>)
 80049a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80049a8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80049aa:	4b18      	ldr	r3, [pc, #96]	; (8004a0c <HAL_UART_MspInit+0x100>)
 80049ac:	2200      	movs	r2, #0
 80049ae:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80049b0:	4b16      	ldr	r3, [pc, #88]	; (8004a0c <HAL_UART_MspInit+0x100>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80049b6:	4b15      	ldr	r3, [pc, #84]	; (8004a0c <HAL_UART_MspInit+0x100>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80049bc:	4b13      	ldr	r3, [pc, #76]	; (8004a0c <HAL_UART_MspInit+0x100>)
 80049be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80049c2:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80049c4:	4b11      	ldr	r3, [pc, #68]	; (8004a0c <HAL_UART_MspInit+0x100>)
 80049c6:	2200      	movs	r2, #0
 80049c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80049ca:	4810      	ldr	r0, [pc, #64]	; (8004a0c <HAL_UART_MspInit+0x100>)
 80049cc:	f000 fbac 	bl	8005128 <HAL_DMA_Init>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d001      	beq.n	80049da <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80049d6:	f7ff fa85 	bl	8003ee4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a0b      	ldr	r2, [pc, #44]	; (8004a0c <HAL_UART_MspInit+0x100>)
 80049de:	635a      	str	r2, [r3, #52]	; 0x34
 80049e0:	4a0a      	ldr	r2, [pc, #40]	; (8004a0c <HAL_UART_MspInit+0x100>)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80049e6:	2200      	movs	r2, #0
 80049e8:	2105      	movs	r1, #5
 80049ea:	2027      	movs	r0, #39	; 0x27
 80049ec:	f000 fb72 	bl	80050d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80049f0:	2027      	movs	r0, #39	; 0x27
 80049f2:	f000 fb8b 	bl	800510c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80049f6:	bf00      	nop
 80049f8:	3728      	adds	r7, #40	; 0x28
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	40004800 	.word	0x40004800
 8004a04:	40023800 	.word	0x40023800
 8004a08:	40020400 	.word	0x40020400
 8004a0c:	200003cc 	.word	0x200003cc
 8004a10:	40026058 	.word	0x40026058

08004a14 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8004a1a:	1d3b      	adds	r3, r7, #4
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	601a      	str	r2, [r3, #0]
 8004a20:	605a      	str	r2, [r3, #4]
 8004a22:	609a      	str	r2, [r3, #8]
 8004a24:	60da      	str	r2, [r3, #12]
 8004a26:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8004a28:	4b20      	ldr	r3, [pc, #128]	; (8004aac <HAL_FSMC_MspInit+0x98>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d139      	bne.n	8004aa4 <HAL_FSMC_MspInit+0x90>
    return;
  }
  FSMC_Initialized = 1;
 8004a30:	4b1e      	ldr	r3, [pc, #120]	; (8004aac <HAL_FSMC_MspInit+0x98>)
 8004a32:	2201      	movs	r2, #1
 8004a34:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8004a36:	2300      	movs	r3, #0
 8004a38:	603b      	str	r3, [r7, #0]
 8004a3a:	4b1d      	ldr	r3, [pc, #116]	; (8004ab0 <HAL_FSMC_MspInit+0x9c>)
 8004a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a3e:	4a1c      	ldr	r2, [pc, #112]	; (8004ab0 <HAL_FSMC_MspInit+0x9c>)
 8004a40:	f043 0301 	orr.w	r3, r3, #1
 8004a44:	6393      	str	r3, [r2, #56]	; 0x38
 8004a46:	4b1a      	ldr	r3, [pc, #104]	; (8004ab0 <HAL_FSMC_MspInit+0x9c>)
 8004a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	603b      	str	r3, [r7, #0]
 8004a50:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD6   ------> FSMC_NWAIT
  PD7   ------> FSMC_NCE2
  */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 8004a52:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8004a56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a58:	2302      	movs	r3, #2
 8004a5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a60:	2303      	movs	r3, #3
 8004a62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8004a64:	230c      	movs	r3, #12
 8004a66:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a68:	1d3b      	adds	r3, r7, #4
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	4811      	ldr	r0, [pc, #68]	; (8004ab4 <HAL_FSMC_MspInit+0xa0>)
 8004a6e:	f000 ff5d 	bl	800592c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = CLE_Pin|ALE_Pin|D0_Pin|D1_Pin
 8004a72:	f64d 03f3 	movw	r3, #55539	; 0xd8f3
 8004a76:	607b      	str	r3, [r7, #4]
                          |D2_Pin|D3_Pin|NOE_Pin|NWE_Pin
                          |NWAIT_Pin|NCE2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a78:	2302      	movs	r3, #2
 8004a7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a80:	2303      	movs	r3, #3
 8004a82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8004a84:	230c      	movs	r3, #12
 8004a86:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004a88:	1d3b      	adds	r3, r7, #4
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	480a      	ldr	r0, [pc, #40]	; (8004ab8 <HAL_FSMC_MspInit+0xa4>)
 8004a8e:	f000 ff4d 	bl	800592c <HAL_GPIO_Init>

  /* Peripheral interrupt init */
  HAL_NVIC_SetPriority(FSMC_IRQn, 5, 0);
 8004a92:	2200      	movs	r2, #0
 8004a94:	2105      	movs	r1, #5
 8004a96:	2030      	movs	r0, #48	; 0x30
 8004a98:	f000 fb1c 	bl	80050d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FSMC_IRQn);
 8004a9c:	2030      	movs	r0, #48	; 0x30
 8004a9e:	f000 fb35 	bl	800510c <HAL_NVIC_EnableIRQ>
 8004aa2:	e000      	b.n	8004aa6 <HAL_FSMC_MspInit+0x92>
    return;
 8004aa4:	bf00      	nop
  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8004aa6:	3718      	adds	r7, #24
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	20002cd8 	.word	0x20002cd8
 8004ab0:	40023800 	.word	0x40023800
 8004ab4:	40021000 	.word	0x40021000
 8004ab8:	40020c00 	.word	0x40020c00

08004abc <HAL_NAND_MspInit>:

void HAL_NAND_MspInit(NAND_HandleTypeDef* hnand){
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b082      	sub	sp, #8
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NAND_MspInit 0 */

  /* USER CODE END NAND_MspInit 0 */
  HAL_FSMC_MspInit();
 8004ac4:	f7ff ffa6 	bl	8004a14 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN NAND_MspInit 1 */

  /* USER CODE END NAND_MspInit 1 */
}
 8004ac8:	bf00      	nop
 8004aca:	3708      	adds	r7, #8
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b08c      	sub	sp, #48	; 0x30
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004adc:	2300      	movs	r3, #0
 8004ade:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	6879      	ldr	r1, [r7, #4]
 8004ae4:	2019      	movs	r0, #25
 8004ae6:	f000 faf5 	bl	80050d4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004aea:	2019      	movs	r0, #25
 8004aec:	f000 fb0e 	bl	800510c <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004af0:	2300      	movs	r3, #0
 8004af2:	60fb      	str	r3, [r7, #12]
 8004af4:	4b1f      	ldr	r3, [pc, #124]	; (8004b74 <HAL_InitTick+0xa4>)
 8004af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004af8:	4a1e      	ldr	r2, [pc, #120]	; (8004b74 <HAL_InitTick+0xa4>)
 8004afa:	f043 0301 	orr.w	r3, r3, #1
 8004afe:	6453      	str	r3, [r2, #68]	; 0x44
 8004b00:	4b1c      	ldr	r3, [pc, #112]	; (8004b74 <HAL_InitTick+0xa4>)
 8004b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b04:	f003 0301 	and.w	r3, r3, #1
 8004b08:	60fb      	str	r3, [r7, #12]
 8004b0a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004b0c:	f107 0210 	add.w	r2, r7, #16
 8004b10:	f107 0314 	add.w	r3, r7, #20
 8004b14:	4611      	mov	r1, r2
 8004b16:	4618      	mov	r0, r3
 8004b18:	f001 fec4 	bl	80068a4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8004b1c:	f001 feae 	bl	800687c <HAL_RCC_GetPCLK2Freq>
 8004b20:	4603      	mov	r3, r0
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b28:	4a13      	ldr	r2, [pc, #76]	; (8004b78 <HAL_InitTick+0xa8>)
 8004b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b2e:	0c9b      	lsrs	r3, r3, #18
 8004b30:	3b01      	subs	r3, #1
 8004b32:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004b34:	4b11      	ldr	r3, [pc, #68]	; (8004b7c <HAL_InitTick+0xac>)
 8004b36:	4a12      	ldr	r2, [pc, #72]	; (8004b80 <HAL_InitTick+0xb0>)
 8004b38:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004b3a:	4b10      	ldr	r3, [pc, #64]	; (8004b7c <HAL_InitTick+0xac>)
 8004b3c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004b40:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004b42:	4a0e      	ldr	r2, [pc, #56]	; (8004b7c <HAL_InitTick+0xac>)
 8004b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b46:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004b48:	4b0c      	ldr	r3, [pc, #48]	; (8004b7c <HAL_InitTick+0xac>)
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b4e:	4b0b      	ldr	r3, [pc, #44]	; (8004b7c <HAL_InitTick+0xac>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8004b54:	4809      	ldr	r0, [pc, #36]	; (8004b7c <HAL_InitTick+0xac>)
 8004b56:	f002 ffa7 	bl	8007aa8 <HAL_TIM_Base_Init>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d104      	bne.n	8004b6a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8004b60:	4806      	ldr	r0, [pc, #24]	; (8004b7c <HAL_InitTick+0xac>)
 8004b62:	f002 fff1 	bl	8007b48 <HAL_TIM_Base_Start_IT>
 8004b66:	4603      	mov	r3, r0
 8004b68:	e000      	b.n	8004b6c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3730      	adds	r7, #48	; 0x30
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	40023800 	.word	0x40023800
 8004b78:	431bde83 	.word	0x431bde83
 8004b7c:	20002cdc 	.word	0x20002cdc
 8004b80:	40010000 	.word	0x40010000

08004b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004b84:	b480      	push	{r7}
 8004b86:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004b88:	bf00      	nop
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr

08004b92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b92:	b480      	push	{r7}
 8004b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b96:	e7fe      	b.n	8004b96 <HardFault_Handler+0x4>

08004b98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b9c:	e7fe      	b.n	8004b9c <MemManage_Handler+0x4>

08004b9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b9e:	b480      	push	{r7}
 8004ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ba2:	e7fe      	b.n	8004ba2 <BusFault_Handler+0x4>

08004ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ba8:	e7fe      	b.n	8004ba8 <UsageFault_Handler+0x4>

08004baa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004baa:	b480      	push	{r7}
 8004bac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004bae:	bf00      	nop
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr

08004bb8 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8004bbc:	bf00      	nop
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
	...

08004bc8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004bcc:	4802      	ldr	r0, [pc, #8]	; (8004bd8 <DMA1_Stream3_IRQHandler+0x10>)
 8004bce:	f000 fc43 	bl	8005458 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004bd2:	bf00      	nop
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	200003cc 	.word	0x200003cc

08004bdc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004be0:	4802      	ldr	r0, [pc, #8]	; (8004bec <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004be2:	f003 f821 	bl	8007c28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004be6:	bf00      	nop
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	20002cdc 	.word	0x20002cdc

08004bf0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004bf4:	4802      	ldr	r0, [pc, #8]	; (8004c00 <TIM2_IRQHandler+0x10>)
 8004bf6:	f003 f817 	bl	8007c28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004bfa:	bf00      	nop
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	20000340 	.word	0x20000340

08004c04 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004c08:	4802      	ldr	r0, [pc, #8]	; (8004c14 <SPI1_IRQHandler+0x10>)
 8004c0a:	f002 fcd9 	bl	80075c0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004c0e:	bf00      	nop
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	20000288 	.word	0x20000288

08004c18 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004c1c:	4802      	ldr	r0, [pc, #8]	; (8004c28 <USART3_IRQHandler+0x10>)
 8004c1e:	f003 fcc1 	bl	80085a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004c22:	bf00      	nop
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	20000388 	.word	0x20000388

08004c2c <FSMC_IRQHandler>:

/**
  * @brief This function handles FSMC global interrupt.
  */
void FSMC_IRQHandler(void)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_IRQn 0 */

  /* USER CODE END FSMC_IRQn 0 */
  HAL_NAND_IRQHandler(&hnand1);
 8004c30:	4802      	ldr	r0, [pc, #8]	; (8004c3c <FSMC_IRQHandler+0x10>)
 8004c32:	f001 f898 	bl	8005d66 <HAL_NAND_IRQHandler>
  /* USER CODE BEGIN FSMC_IRQn 1 */

  /* USER CODE END FSMC_IRQn 1 */
}
 8004c36:	bf00      	nop
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	2000042c 	.word	0x2000042c

08004c40 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004c44:	4802      	ldr	r0, [pc, #8]	; (8004c50 <DMA2_Stream3_IRQHandler+0x10>)
 8004c46:	f000 fc07 	bl	8005458 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004c4a:	bf00      	nop
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	200002e0 	.word	0x200002e0

08004c54 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b086      	sub	sp, #24
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c60:	2300      	movs	r3, #0
 8004c62:	617b      	str	r3, [r7, #20]
 8004c64:	e00a      	b.n	8004c7c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004c66:	f3af 8000 	nop.w
 8004c6a:	4601      	mov	r1, r0
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	1c5a      	adds	r2, r3, #1
 8004c70:	60ba      	str	r2, [r7, #8]
 8004c72:	b2ca      	uxtb	r2, r1
 8004c74:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	3301      	adds	r3, #1
 8004c7a:	617b      	str	r3, [r7, #20]
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	dbf0      	blt.n	8004c66 <_read+0x12>
	}

return len;
 8004c84:	687b      	ldr	r3, [r7, #4]
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3718      	adds	r7, #24
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}

08004c8e <_close>:
	}
	return len;
}

int _close(int file)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b083      	sub	sp, #12
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
	return -1;
 8004c96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	370c      	adds	r7, #12
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr

08004ca6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b083      	sub	sp, #12
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
 8004cae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004cb6:	605a      	str	r2, [r3, #4]
	return 0;
 8004cb8:	2300      	movs	r3, #0
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	370c      	adds	r7, #12
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr

08004cc6 <_isatty>:

int _isatty(int file)
{
 8004cc6:	b480      	push	{r7}
 8004cc8:	b083      	sub	sp, #12
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
	return 1;
 8004cce:	2301      	movs	r3, #1
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	370c      	adds	r7, #12
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr

08004cdc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b085      	sub	sp, #20
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
	return 0;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3714      	adds	r7, #20
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr
	...

08004cf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d00:	4a14      	ldr	r2, [pc, #80]	; (8004d54 <_sbrk+0x5c>)
 8004d02:	4b15      	ldr	r3, [pc, #84]	; (8004d58 <_sbrk+0x60>)
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d0c:	4b13      	ldr	r3, [pc, #76]	; (8004d5c <_sbrk+0x64>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d102      	bne.n	8004d1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004d14:	4b11      	ldr	r3, [pc, #68]	; (8004d5c <_sbrk+0x64>)
 8004d16:	4a12      	ldr	r2, [pc, #72]	; (8004d60 <_sbrk+0x68>)
 8004d18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d1a:	4b10      	ldr	r3, [pc, #64]	; (8004d5c <_sbrk+0x64>)
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4413      	add	r3, r2
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d207      	bcs.n	8004d38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004d28:	f007 fdf8 	bl	800c91c <__errno>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	220c      	movs	r2, #12
 8004d30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004d32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d36:	e009      	b.n	8004d4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004d38:	4b08      	ldr	r3, [pc, #32]	; (8004d5c <_sbrk+0x64>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004d3e:	4b07      	ldr	r3, [pc, #28]	; (8004d5c <_sbrk+0x64>)
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4413      	add	r3, r2
 8004d46:	4a05      	ldr	r2, [pc, #20]	; (8004d5c <_sbrk+0x64>)
 8004d48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3718      	adds	r7, #24
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	20020000 	.word	0x20020000
 8004d58:	00001000 	.word	0x00001000
 8004d5c:	20002d24 	.word	0x20002d24
 8004d60:	200073c8 	.word	0x200073c8

08004d64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004d64:	b480      	push	{r7}
 8004d66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004d68:	4b08      	ldr	r3, [pc, #32]	; (8004d8c <SystemInit+0x28>)
 8004d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d6e:	4a07      	ldr	r2, [pc, #28]	; (8004d8c <SystemInit+0x28>)
 8004d70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004d74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004d78:	4b04      	ldr	r3, [pc, #16]	; (8004d8c <SystemInit+0x28>)
 8004d7a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004d7e:	609a      	str	r2, [r3, #8]
#endif
}
 8004d80:	bf00      	nop
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	e000ed00 	.word	0xe000ed00

08004d90 <io_fs_unmount>:
/brief: Unmount a FS
/param:
/return: A negative error code on failure
-----------------------------------------------------------*/
int io_fs_unmount()
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	af00      	add	r7, sp, #0
    return lfs_unmount(&_lfs);
 8004d94:	4802      	ldr	r0, [pc, #8]	; (8004da0 <io_fs_unmount+0x10>)
 8004d96:	f000 f837 	bl	8004e08 <lfs_unmount>
 8004d9a:	4603      	mov	r3, r0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	20002d28 	.word	0x20002d28

08004da4 <lfs_free>:
    return NULL;
#endif
}

// Deallocate memory, only used if buffers are not provided to littlefs
static inline void lfs_free(void *p) {
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
#ifndef LFS_NO_MALLOC
    free(p);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f007 ff85 	bl	800ccbc <free>
#else
    (void)p;
#endif
}
 8004db2:	bf00      	nop
 8004db4:	3708      	adds	r7, #8
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}

08004dba <lfs_deinit>:
cleanup:
    lfs_deinit(lfs);
    return err;
}

static int lfs_deinit(lfs_t *lfs) {
 8004dba:	b580      	push	{r7, lr}
 8004dbc:	b082      	sub	sp, #8
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
    // free allocated memory
    if (!lfs->cfg->read_buffer) {
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d104      	bne.n	8004dd6 <lfs_deinit+0x1c>
        lfs_free(lfs->rcache.buffer);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7ff ffe7 	bl	8004da4 <lfs_free>
    }

    if (!lfs->cfg->prog_buffer) {
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d104      	bne.n	8004dea <lfs_deinit+0x30>
        lfs_free(lfs->pcache.buffer);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	69db      	ldr	r3, [r3, #28]
 8004de4:	4618      	mov	r0, r3
 8004de6:	f7ff ffdd 	bl	8004da4 <lfs_free>
    }

    if (!lfs->cfg->lookahead_buffer) {
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d104      	bne.n	8004dfe <lfs_deinit+0x44>
        lfs_free(lfs->free.buffer);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f7ff ffd3 	bl	8004da4 <lfs_free>
    }

    return 0;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3708      	adds	r7, #8
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <lfs_unmount>:
    lfs_unmount(lfs);
    LFS_TRACE("lfs_mount -> %d", err);
    return err;
}

int lfs_unmount(lfs_t *lfs) {
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
    LFS_TRACE("lfs_unmount(%p)", (void*)lfs);
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	f640 6198 	movw	r1, #3736	; 0xe98
 8004e16:	4809      	ldr	r0, [pc, #36]	; (8004e3c <lfs_unmount+0x34>)
 8004e18:	f008 fb3c 	bl	800d494 <iprintf>
    int err = lfs_deinit(lfs);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f7ff ffcc 	bl	8004dba <lfs_deinit>
 8004e22:	60f8      	str	r0, [r7, #12]
    LFS_TRACE("lfs_unmount -> %d", err);
 8004e24:	68fa      	ldr	r2, [r7, #12]
 8004e26:	f640 619a 	movw	r1, #3738	; 0xe9a
 8004e2a:	4805      	ldr	r0, [pc, #20]	; (8004e40 <lfs_unmount+0x38>)
 8004e2c:	f008 fb32 	bl	800d494 <iprintf>
    return err;
 8004e30:	68fb      	ldr	r3, [r7, #12]
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3710      	adds	r7, #16
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	0800f8d4 	.word	0x0800f8d4
 8004e40:	0800f8f4 	.word	0x0800f8f4

08004e44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004e44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004e7c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004e48:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004e4a:	e003      	b.n	8004e54 <LoopCopyDataInit>

08004e4c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004e4c:	4b0c      	ldr	r3, [pc, #48]	; (8004e80 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004e4e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004e50:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004e52:	3104      	adds	r1, #4

08004e54 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004e54:	480b      	ldr	r0, [pc, #44]	; (8004e84 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004e56:	4b0c      	ldr	r3, [pc, #48]	; (8004e88 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004e58:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004e5a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004e5c:	d3f6      	bcc.n	8004e4c <CopyDataInit>
  ldr  r2, =_sbss
 8004e5e:	4a0b      	ldr	r2, [pc, #44]	; (8004e8c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004e60:	e002      	b.n	8004e68 <LoopFillZerobss>

08004e62 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004e62:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004e64:	f842 3b04 	str.w	r3, [r2], #4

08004e68 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004e68:	4b09      	ldr	r3, [pc, #36]	; (8004e90 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004e6a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004e6c:	d3f9      	bcc.n	8004e62 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004e6e:	f7ff ff79 	bl	8004d64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e72:	f007 fefb 	bl	800cc6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e76:	f7fc fd7d 	bl	8001974 <main>
  bx  lr    
 8004e7a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004e7c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004e80:	08011d7c 	.word	0x08011d7c
  ldr  r0, =_sdata
 8004e84:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004e88:	20000124 	.word	0x20000124
  ldr  r2, =_sbss
 8004e8c:	20000128 	.word	0x20000128
  ldr  r3, = _ebss
 8004e90:	200073c4 	.word	0x200073c4

08004e94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004e94:	e7fe      	b.n	8004e94 <ADC_IRQHandler>
	...

08004e98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004e9c:	4b0e      	ldr	r3, [pc, #56]	; (8004ed8 <HAL_Init+0x40>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a0d      	ldr	r2, [pc, #52]	; (8004ed8 <HAL_Init+0x40>)
 8004ea2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ea6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ea8:	4b0b      	ldr	r3, [pc, #44]	; (8004ed8 <HAL_Init+0x40>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a0a      	ldr	r2, [pc, #40]	; (8004ed8 <HAL_Init+0x40>)
 8004eae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004eb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004eb4:	4b08      	ldr	r3, [pc, #32]	; (8004ed8 <HAL_Init+0x40>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a07      	ldr	r2, [pc, #28]	; (8004ed8 <HAL_Init+0x40>)
 8004eba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ebe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ec0:	2003      	movs	r0, #3
 8004ec2:	f000 f8fc 	bl	80050be <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ec6:	200f      	movs	r0, #15
 8004ec8:	f7ff fe02 	bl	8004ad0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ecc:	f7ff fc04 	bl	80046d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	40023c00 	.word	0x40023c00

08004edc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004edc:	b480      	push	{r7}
 8004ede:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ee0:	4b06      	ldr	r3, [pc, #24]	; (8004efc <HAL_IncTick+0x20>)
 8004ee2:	781b      	ldrb	r3, [r3, #0]
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	4b06      	ldr	r3, [pc, #24]	; (8004f00 <HAL_IncTick+0x24>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4413      	add	r3, r2
 8004eec:	4a04      	ldr	r2, [pc, #16]	; (8004f00 <HAL_IncTick+0x24>)
 8004eee:	6013      	str	r3, [r2, #0]
}
 8004ef0:	bf00      	nop
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	200000a8 	.word	0x200000a8
 8004f00:	20002da0 	.word	0x20002da0

08004f04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f04:	b480      	push	{r7}
 8004f06:	af00      	add	r7, sp, #0
  return uwTick;
 8004f08:	4b03      	ldr	r3, [pc, #12]	; (8004f18 <HAL_GetTick+0x14>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr
 8004f16:	bf00      	nop
 8004f18:	20002da0 	.word	0x20002da0

08004f1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f24:	f7ff ffee 	bl	8004f04 <HAL_GetTick>
 8004f28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f34:	d005      	beq.n	8004f42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f36:	4b0a      	ldr	r3, [pc, #40]	; (8004f60 <HAL_Delay+0x44>)
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	4413      	add	r3, r2
 8004f40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004f42:	bf00      	nop
 8004f44:	f7ff ffde 	bl	8004f04 <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	68fa      	ldr	r2, [r7, #12]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d8f7      	bhi.n	8004f44 <HAL_Delay+0x28>
  {
  }
}
 8004f54:	bf00      	nop
 8004f56:	bf00      	nop
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	200000a8 	.word	0x200000a8

08004f64 <__NVIC_SetPriorityGrouping>:
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f003 0307 	and.w	r3, r3, #7
 8004f72:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f74:	4b0c      	ldr	r3, [pc, #48]	; (8004fa8 <__NVIC_SetPriorityGrouping+0x44>)
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f7a:	68ba      	ldr	r2, [r7, #8]
 8004f7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004f80:	4013      	ands	r3, r2
 8004f82:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004f90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f96:	4a04      	ldr	r2, [pc, #16]	; (8004fa8 <__NVIC_SetPriorityGrouping+0x44>)
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	60d3      	str	r3, [r2, #12]
}
 8004f9c:	bf00      	nop
 8004f9e:	3714      	adds	r7, #20
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr
 8004fa8:	e000ed00 	.word	0xe000ed00

08004fac <__NVIC_GetPriorityGrouping>:
{
 8004fac:	b480      	push	{r7}
 8004fae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004fb0:	4b04      	ldr	r3, [pc, #16]	; (8004fc4 <__NVIC_GetPriorityGrouping+0x18>)
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	0a1b      	lsrs	r3, r3, #8
 8004fb6:	f003 0307 	and.w	r3, r3, #7
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr
 8004fc4:	e000ed00 	.word	0xe000ed00

08004fc8 <__NVIC_EnableIRQ>:
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b083      	sub	sp, #12
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	4603      	mov	r3, r0
 8004fd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	db0b      	blt.n	8004ff2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004fda:	79fb      	ldrb	r3, [r7, #7]
 8004fdc:	f003 021f 	and.w	r2, r3, #31
 8004fe0:	4907      	ldr	r1, [pc, #28]	; (8005000 <__NVIC_EnableIRQ+0x38>)
 8004fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fe6:	095b      	lsrs	r3, r3, #5
 8004fe8:	2001      	movs	r0, #1
 8004fea:	fa00 f202 	lsl.w	r2, r0, r2
 8004fee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004ff2:	bf00      	nop
 8004ff4:	370c      	adds	r7, #12
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	e000e100 	.word	0xe000e100

08005004 <__NVIC_SetPriority>:
{
 8005004:	b480      	push	{r7}
 8005006:	b083      	sub	sp, #12
 8005008:	af00      	add	r7, sp, #0
 800500a:	4603      	mov	r3, r0
 800500c:	6039      	str	r1, [r7, #0]
 800500e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005014:	2b00      	cmp	r3, #0
 8005016:	db0a      	blt.n	800502e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	b2da      	uxtb	r2, r3
 800501c:	490c      	ldr	r1, [pc, #48]	; (8005050 <__NVIC_SetPriority+0x4c>)
 800501e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005022:	0112      	lsls	r2, r2, #4
 8005024:	b2d2      	uxtb	r2, r2
 8005026:	440b      	add	r3, r1
 8005028:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800502c:	e00a      	b.n	8005044 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	b2da      	uxtb	r2, r3
 8005032:	4908      	ldr	r1, [pc, #32]	; (8005054 <__NVIC_SetPriority+0x50>)
 8005034:	79fb      	ldrb	r3, [r7, #7]
 8005036:	f003 030f 	and.w	r3, r3, #15
 800503a:	3b04      	subs	r3, #4
 800503c:	0112      	lsls	r2, r2, #4
 800503e:	b2d2      	uxtb	r2, r2
 8005040:	440b      	add	r3, r1
 8005042:	761a      	strb	r2, [r3, #24]
}
 8005044:	bf00      	nop
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr
 8005050:	e000e100 	.word	0xe000e100
 8005054:	e000ed00 	.word	0xe000ed00

08005058 <NVIC_EncodePriority>:
{
 8005058:	b480      	push	{r7}
 800505a:	b089      	sub	sp, #36	; 0x24
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	60b9      	str	r1, [r7, #8]
 8005062:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f003 0307 	and.w	r3, r3, #7
 800506a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	f1c3 0307 	rsb	r3, r3, #7
 8005072:	2b04      	cmp	r3, #4
 8005074:	bf28      	it	cs
 8005076:	2304      	movcs	r3, #4
 8005078:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800507a:	69fb      	ldr	r3, [r7, #28]
 800507c:	3304      	adds	r3, #4
 800507e:	2b06      	cmp	r3, #6
 8005080:	d902      	bls.n	8005088 <NVIC_EncodePriority+0x30>
 8005082:	69fb      	ldr	r3, [r7, #28]
 8005084:	3b03      	subs	r3, #3
 8005086:	e000      	b.n	800508a <NVIC_EncodePriority+0x32>
 8005088:	2300      	movs	r3, #0
 800508a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800508c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	fa02 f303 	lsl.w	r3, r2, r3
 8005096:	43da      	mvns	r2, r3
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	401a      	ands	r2, r3
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80050a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	fa01 f303 	lsl.w	r3, r1, r3
 80050aa:	43d9      	mvns	r1, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050b0:	4313      	orrs	r3, r2
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3724      	adds	r7, #36	; 0x24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr

080050be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050be:	b580      	push	{r7, lr}
 80050c0:	b082      	sub	sp, #8
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f7ff ff4c 	bl	8004f64 <__NVIC_SetPriorityGrouping>
}
 80050cc:	bf00      	nop
 80050ce:	3708      	adds	r7, #8
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b086      	sub	sp, #24
 80050d8:	af00      	add	r7, sp, #0
 80050da:	4603      	mov	r3, r0
 80050dc:	60b9      	str	r1, [r7, #8]
 80050de:	607a      	str	r2, [r7, #4]
 80050e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80050e2:	2300      	movs	r3, #0
 80050e4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80050e6:	f7ff ff61 	bl	8004fac <__NVIC_GetPriorityGrouping>
 80050ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	68b9      	ldr	r1, [r7, #8]
 80050f0:	6978      	ldr	r0, [r7, #20]
 80050f2:	f7ff ffb1 	bl	8005058 <NVIC_EncodePriority>
 80050f6:	4602      	mov	r2, r0
 80050f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050fc:	4611      	mov	r1, r2
 80050fe:	4618      	mov	r0, r3
 8005100:	f7ff ff80 	bl	8005004 <__NVIC_SetPriority>
}
 8005104:	bf00      	nop
 8005106:	3718      	adds	r7, #24
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	4603      	mov	r3, r0
 8005114:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800511a:	4618      	mov	r0, r3
 800511c:	f7ff ff54 	bl	8004fc8 <__NVIC_EnableIRQ>
}
 8005120:	bf00      	nop
 8005122:	3708      	adds	r7, #8
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b086      	sub	sp, #24
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005130:	2300      	movs	r3, #0
 8005132:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005134:	f7ff fee6 	bl	8004f04 <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d101      	bne.n	8005144 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e099      	b.n	8005278 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2202      	movs	r2, #2
 8005148:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f022 0201 	bic.w	r2, r2, #1
 8005162:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005164:	e00f      	b.n	8005186 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005166:	f7ff fecd 	bl	8004f04 <HAL_GetTick>
 800516a:	4602      	mov	r2, r0
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	2b05      	cmp	r3, #5
 8005172:	d908      	bls.n	8005186 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2220      	movs	r2, #32
 8005178:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2203      	movs	r2, #3
 800517e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e078      	b.n	8005278 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 0301 	and.w	r3, r3, #1
 8005190:	2b00      	cmp	r3, #0
 8005192:	d1e8      	bne.n	8005166 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800519c:	697a      	ldr	r2, [r7, #20]
 800519e:	4b38      	ldr	r3, [pc, #224]	; (8005280 <HAL_DMA_Init+0x158>)
 80051a0:	4013      	ands	r3, r2
 80051a2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685a      	ldr	r2, [r3, #4]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80051b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	691b      	ldr	r3, [r3, #16]
 80051b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a1b      	ldr	r3, [r3, #32]
 80051d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80051d2:	697a      	ldr	r2, [r7, #20]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051dc:	2b04      	cmp	r3, #4
 80051de:	d107      	bne.n	80051f0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051e8:	4313      	orrs	r3, r2
 80051ea:	697a      	ldr	r2, [r7, #20]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	f023 0307 	bic.w	r3, r3, #7
 8005206:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	4313      	orrs	r3, r2
 8005210:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005216:	2b04      	cmp	r3, #4
 8005218:	d117      	bne.n	800524a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800521e:	697a      	ldr	r2, [r7, #20]
 8005220:	4313      	orrs	r3, r2
 8005222:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005228:	2b00      	cmp	r3, #0
 800522a:	d00e      	beq.n	800524a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f000 fb01 	bl	8005834 <DMA_CheckFifoParam>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d008      	beq.n	800524a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2240      	movs	r2, #64	; 0x40
 800523c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2201      	movs	r2, #1
 8005242:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005246:	2301      	movs	r3, #1
 8005248:	e016      	b.n	8005278 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	697a      	ldr	r2, [r7, #20]
 8005250:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 fab8 	bl	80057c8 <DMA_CalcBaseAndBitshift>
 8005258:	4603      	mov	r3, r0
 800525a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005260:	223f      	movs	r2, #63	; 0x3f
 8005262:	409a      	lsls	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2200      	movs	r2, #0
 800526c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3718      	adds	r7, #24
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	f010803f 	.word	0xf010803f

08005284 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b086      	sub	sp, #24
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	607a      	str	r2, [r7, #4]
 8005290:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005292:	2300      	movs	r3, #0
 8005294:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800529a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d101      	bne.n	80052aa <HAL_DMA_Start_IT+0x26>
 80052a6:	2302      	movs	r3, #2
 80052a8:	e040      	b.n	800532c <HAL_DMA_Start_IT+0xa8>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2201      	movs	r2, #1
 80052ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d12f      	bne.n	800531e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2202      	movs	r2, #2
 80052c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	68b9      	ldr	r1, [r7, #8]
 80052d2:	68f8      	ldr	r0, [r7, #12]
 80052d4:	f000 fa4a 	bl	800576c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052dc:	223f      	movs	r2, #63	; 0x3f
 80052de:	409a      	lsls	r2, r3
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f042 0216 	orr.w	r2, r2, #22
 80052f2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d007      	beq.n	800530c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f042 0208 	orr.w	r2, r2, #8
 800530a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f042 0201 	orr.w	r2, r2, #1
 800531a:	601a      	str	r2, [r3, #0]
 800531c:	e005      	b.n	800532a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005326:	2302      	movs	r3, #2
 8005328:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800532a:	7dfb      	ldrb	r3, [r7, #23]
}
 800532c:	4618      	mov	r0, r3
 800532e:	3718      	adds	r7, #24
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005340:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005342:	f7ff fddf 	bl	8004f04 <HAL_GetTick>
 8005346:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b02      	cmp	r3, #2
 8005352:	d008      	beq.n	8005366 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2280      	movs	r2, #128	; 0x80
 8005358:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e052      	b.n	800540c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f022 0216 	bic.w	r2, r2, #22
 8005374:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	695a      	ldr	r2, [r3, #20]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005384:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538a:	2b00      	cmp	r3, #0
 800538c:	d103      	bne.n	8005396 <HAL_DMA_Abort+0x62>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005392:	2b00      	cmp	r3, #0
 8005394:	d007      	beq.n	80053a6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 0208 	bic.w	r2, r2, #8
 80053a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f022 0201 	bic.w	r2, r2, #1
 80053b4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80053b6:	e013      	b.n	80053e0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80053b8:	f7ff fda4 	bl	8004f04 <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	2b05      	cmp	r3, #5
 80053c4:	d90c      	bls.n	80053e0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2220      	movs	r2, #32
 80053ca:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2203      	movs	r2, #3
 80053d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e015      	b.n	800540c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d1e4      	bne.n	80053b8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053f2:	223f      	movs	r2, #63	; 0x3f
 80053f4:	409a      	lsls	r2, r3
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3710      	adds	r7, #16
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}

08005414 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005422:	b2db      	uxtb	r3, r3
 8005424:	2b02      	cmp	r3, #2
 8005426:	d004      	beq.n	8005432 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2280      	movs	r2, #128	; 0x80
 800542c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e00c      	b.n	800544c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2205      	movs	r2, #5
 8005436:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f022 0201 	bic.w	r2, r2, #1
 8005448:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800544a:	2300      	movs	r3, #0
}
 800544c:	4618      	mov	r0, r3
 800544e:	370c      	adds	r7, #12
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b086      	sub	sp, #24
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005460:	2300      	movs	r3, #0
 8005462:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005464:	4b8e      	ldr	r3, [pc, #568]	; (80056a0 <HAL_DMA_IRQHandler+0x248>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a8e      	ldr	r2, [pc, #568]	; (80056a4 <HAL_DMA_IRQHandler+0x24c>)
 800546a:	fba2 2303 	umull	r2, r3, r2, r3
 800546e:	0a9b      	lsrs	r3, r3, #10
 8005470:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005476:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005482:	2208      	movs	r2, #8
 8005484:	409a      	lsls	r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	4013      	ands	r3, r2
 800548a:	2b00      	cmp	r3, #0
 800548c:	d01a      	beq.n	80054c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0304 	and.w	r3, r3, #4
 8005498:	2b00      	cmp	r3, #0
 800549a:	d013      	beq.n	80054c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f022 0204 	bic.w	r2, r2, #4
 80054aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054b0:	2208      	movs	r2, #8
 80054b2:	409a      	lsls	r2, r3
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054bc:	f043 0201 	orr.w	r2, r3, #1
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054c8:	2201      	movs	r2, #1
 80054ca:	409a      	lsls	r2, r3
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	4013      	ands	r3, r2
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d012      	beq.n	80054fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00b      	beq.n	80054fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054e6:	2201      	movs	r2, #1
 80054e8:	409a      	lsls	r2, r3
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f2:	f043 0202 	orr.w	r2, r3, #2
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054fe:	2204      	movs	r2, #4
 8005500:	409a      	lsls	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	4013      	ands	r3, r2
 8005506:	2b00      	cmp	r3, #0
 8005508:	d012      	beq.n	8005530 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00b      	beq.n	8005530 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800551c:	2204      	movs	r2, #4
 800551e:	409a      	lsls	r2, r3
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005528:	f043 0204 	orr.w	r2, r3, #4
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005534:	2210      	movs	r2, #16
 8005536:	409a      	lsls	r2, r3
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	4013      	ands	r3, r2
 800553c:	2b00      	cmp	r3, #0
 800553e:	d043      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0308 	and.w	r3, r3, #8
 800554a:	2b00      	cmp	r3, #0
 800554c:	d03c      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005552:	2210      	movs	r2, #16
 8005554:	409a      	lsls	r2, r3
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005564:	2b00      	cmp	r3, #0
 8005566:	d018      	beq.n	800559a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005572:	2b00      	cmp	r3, #0
 8005574:	d108      	bne.n	8005588 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557a:	2b00      	cmp	r3, #0
 800557c:	d024      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	4798      	blx	r3
 8005586:	e01f      	b.n	80055c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800558c:	2b00      	cmp	r3, #0
 800558e:	d01b      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	4798      	blx	r3
 8005598:	e016      	b.n	80055c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d107      	bne.n	80055b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 0208 	bic.w	r2, r2, #8
 80055b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d003      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055cc:	2220      	movs	r2, #32
 80055ce:	409a      	lsls	r2, r3
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	4013      	ands	r3, r2
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f000 808f 	beq.w	80056f8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0310 	and.w	r3, r3, #16
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	f000 8087 	beq.w	80056f8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055ee:	2220      	movs	r2, #32
 80055f0:	409a      	lsls	r2, r3
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	2b05      	cmp	r3, #5
 8005600:	d136      	bne.n	8005670 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f022 0216 	bic.w	r2, r2, #22
 8005610:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	695a      	ldr	r2, [r3, #20]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005620:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005626:	2b00      	cmp	r3, #0
 8005628:	d103      	bne.n	8005632 <HAL_DMA_IRQHandler+0x1da>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800562e:	2b00      	cmp	r3, #0
 8005630:	d007      	beq.n	8005642 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f022 0208 	bic.w	r2, r2, #8
 8005640:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005646:	223f      	movs	r2, #63	; 0x3f
 8005648:	409a      	lsls	r2, r3
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2201      	movs	r2, #1
 8005652:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005662:	2b00      	cmp	r3, #0
 8005664:	d07e      	beq.n	8005764 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	4798      	blx	r3
        }
        return;
 800566e:	e079      	b.n	8005764 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d01d      	beq.n	80056ba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005688:	2b00      	cmp	r3, #0
 800568a:	d10d      	bne.n	80056a8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005690:	2b00      	cmp	r3, #0
 8005692:	d031      	beq.n	80056f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	4798      	blx	r3
 800569c:	e02c      	b.n	80056f8 <HAL_DMA_IRQHandler+0x2a0>
 800569e:	bf00      	nop
 80056a0:	200000a0 	.word	0x200000a0
 80056a4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d023      	beq.n	80056f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	4798      	blx	r3
 80056b8:	e01e      	b.n	80056f8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d10f      	bne.n	80056e8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f022 0210 	bic.w	r2, r2, #16
 80056d6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d003      	beq.n	80056f8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d032      	beq.n	8005766 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005704:	f003 0301 	and.w	r3, r3, #1
 8005708:	2b00      	cmp	r3, #0
 800570a:	d022      	beq.n	8005752 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2205      	movs	r2, #5
 8005710:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f022 0201 	bic.w	r2, r2, #1
 8005722:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	3301      	adds	r3, #1
 8005728:	60bb      	str	r3, [r7, #8]
 800572a:	697a      	ldr	r2, [r7, #20]
 800572c:	429a      	cmp	r2, r3
 800572e:	d307      	bcc.n	8005740 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1f2      	bne.n	8005724 <HAL_DMA_IRQHandler+0x2cc>
 800573e:	e000      	b.n	8005742 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005740:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005756:	2b00      	cmp	r3, #0
 8005758:	d005      	beq.n	8005766 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	4798      	blx	r3
 8005762:	e000      	b.n	8005766 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005764:	bf00      	nop
    }
  }
}
 8005766:	3718      	adds	r7, #24
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800576c:	b480      	push	{r7}
 800576e:	b085      	sub	sp, #20
 8005770:	af00      	add	r7, sp, #0
 8005772:	60f8      	str	r0, [r7, #12]
 8005774:	60b9      	str	r1, [r7, #8]
 8005776:	607a      	str	r2, [r7, #4]
 8005778:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005788:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	2b40      	cmp	r3, #64	; 0x40
 8005798:	d108      	bne.n	80057ac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68ba      	ldr	r2, [r7, #8]
 80057a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80057aa:	e007      	b.n	80057bc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	687a      	ldr	r2, [r7, #4]
 80057ba:	60da      	str	r2, [r3, #12]
}
 80057bc:	bf00      	nop
 80057be:	3714      	adds	r7, #20
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	3b10      	subs	r3, #16
 80057d8:	4a14      	ldr	r2, [pc, #80]	; (800582c <DMA_CalcBaseAndBitshift+0x64>)
 80057da:	fba2 2303 	umull	r2, r3, r2, r3
 80057de:	091b      	lsrs	r3, r3, #4
 80057e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80057e2:	4a13      	ldr	r2, [pc, #76]	; (8005830 <DMA_CalcBaseAndBitshift+0x68>)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	4413      	add	r3, r2
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	461a      	mov	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2b03      	cmp	r3, #3
 80057f4:	d909      	bls.n	800580a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80057fe:	f023 0303 	bic.w	r3, r3, #3
 8005802:	1d1a      	adds	r2, r3, #4
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	659a      	str	r2, [r3, #88]	; 0x58
 8005808:	e007      	b.n	800581a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005812:	f023 0303 	bic.w	r3, r3, #3
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800581e:	4618      	mov	r0, r3
 8005820:	3714      	adds	r7, #20
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	aaaaaaab 	.word	0xaaaaaaab
 8005830:	08011bcc 	.word	0x08011bcc

08005834 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800583c:	2300      	movs	r3, #0
 800583e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005844:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	699b      	ldr	r3, [r3, #24]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d11f      	bne.n	800588e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	2b03      	cmp	r3, #3
 8005852:	d856      	bhi.n	8005902 <DMA_CheckFifoParam+0xce>
 8005854:	a201      	add	r2, pc, #4	; (adr r2, 800585c <DMA_CheckFifoParam+0x28>)
 8005856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800585a:	bf00      	nop
 800585c:	0800586d 	.word	0x0800586d
 8005860:	0800587f 	.word	0x0800587f
 8005864:	0800586d 	.word	0x0800586d
 8005868:	08005903 	.word	0x08005903
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005870:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005874:	2b00      	cmp	r3, #0
 8005876:	d046      	beq.n	8005906 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800587c:	e043      	b.n	8005906 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005882:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005886:	d140      	bne.n	800590a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800588c:	e03d      	b.n	800590a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	699b      	ldr	r3, [r3, #24]
 8005892:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005896:	d121      	bne.n	80058dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	2b03      	cmp	r3, #3
 800589c:	d837      	bhi.n	800590e <DMA_CheckFifoParam+0xda>
 800589e:	a201      	add	r2, pc, #4	; (adr r2, 80058a4 <DMA_CheckFifoParam+0x70>)
 80058a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a4:	080058b5 	.word	0x080058b5
 80058a8:	080058bb 	.word	0x080058bb
 80058ac:	080058b5 	.word	0x080058b5
 80058b0:	080058cd 	.word	0x080058cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	73fb      	strb	r3, [r7, #15]
      break;
 80058b8:	e030      	b.n	800591c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d025      	beq.n	8005912 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058ca:	e022      	b.n	8005912 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80058d4:	d11f      	bne.n	8005916 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80058da:	e01c      	b.n	8005916 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d903      	bls.n	80058ea <DMA_CheckFifoParam+0xb6>
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	2b03      	cmp	r3, #3
 80058e6:	d003      	beq.n	80058f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80058e8:	e018      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	73fb      	strb	r3, [r7, #15]
      break;
 80058ee:	e015      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d00e      	beq.n	800591a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005900:	e00b      	b.n	800591a <DMA_CheckFifoParam+0xe6>
      break;
 8005902:	bf00      	nop
 8005904:	e00a      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      break;
 8005906:	bf00      	nop
 8005908:	e008      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      break;
 800590a:	bf00      	nop
 800590c:	e006      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      break;
 800590e:	bf00      	nop
 8005910:	e004      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      break;
 8005912:	bf00      	nop
 8005914:	e002      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      break;   
 8005916:	bf00      	nop
 8005918:	e000      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      break;
 800591a:	bf00      	nop
    }
  } 
  
  return status; 
 800591c:	7bfb      	ldrb	r3, [r7, #15]
}
 800591e:	4618      	mov	r0, r3
 8005920:	3714      	adds	r7, #20
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop

0800592c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800592c:	b480      	push	{r7}
 800592e:	b089      	sub	sp, #36	; 0x24
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005936:	2300      	movs	r3, #0
 8005938:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800593a:	2300      	movs	r3, #0
 800593c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800593e:	2300      	movs	r3, #0
 8005940:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005942:	2300      	movs	r3, #0
 8005944:	61fb      	str	r3, [r7, #28]
 8005946:	e16b      	b.n	8005c20 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005948:	2201      	movs	r2, #1
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	fa02 f303 	lsl.w	r3, r2, r3
 8005950:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	697a      	ldr	r2, [r7, #20]
 8005958:	4013      	ands	r3, r2
 800595a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800595c:	693a      	ldr	r2, [r7, #16]
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	429a      	cmp	r2, r3
 8005962:	f040 815a 	bne.w	8005c1a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	f003 0303 	and.w	r3, r3, #3
 800596e:	2b01      	cmp	r3, #1
 8005970:	d005      	beq.n	800597e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800597a:	2b02      	cmp	r3, #2
 800597c:	d130      	bne.n	80059e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	005b      	lsls	r3, r3, #1
 8005988:	2203      	movs	r2, #3
 800598a:	fa02 f303 	lsl.w	r3, r2, r3
 800598e:	43db      	mvns	r3, r3
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	4013      	ands	r3, r2
 8005994:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	68da      	ldr	r2, [r3, #12]
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	005b      	lsls	r3, r3, #1
 800599e:	fa02 f303 	lsl.w	r3, r2, r3
 80059a2:	69ba      	ldr	r2, [r7, #24]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	69ba      	ldr	r2, [r7, #24]
 80059ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80059b4:	2201      	movs	r2, #1
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	fa02 f303 	lsl.w	r3, r2, r3
 80059bc:	43db      	mvns	r3, r3
 80059be:	69ba      	ldr	r2, [r7, #24]
 80059c0:	4013      	ands	r3, r2
 80059c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	091b      	lsrs	r3, r3, #4
 80059ca:	f003 0201 	and.w	r2, r3, #1
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	fa02 f303 	lsl.w	r3, r2, r3
 80059d4:	69ba      	ldr	r2, [r7, #24]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	69ba      	ldr	r2, [r7, #24]
 80059de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f003 0303 	and.w	r3, r3, #3
 80059e8:	2b03      	cmp	r3, #3
 80059ea:	d017      	beq.n	8005a1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	005b      	lsls	r3, r3, #1
 80059f6:	2203      	movs	r2, #3
 80059f8:	fa02 f303 	lsl.w	r3, r2, r3
 80059fc:	43db      	mvns	r3, r3
 80059fe:	69ba      	ldr	r2, [r7, #24]
 8005a00:	4013      	ands	r3, r2
 8005a02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	689a      	ldr	r2, [r3, #8]
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	005b      	lsls	r3, r3, #1
 8005a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a10:	69ba      	ldr	r2, [r7, #24]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	69ba      	ldr	r2, [r7, #24]
 8005a1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f003 0303 	and.w	r3, r3, #3
 8005a24:	2b02      	cmp	r3, #2
 8005a26:	d123      	bne.n	8005a70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a28:	69fb      	ldr	r3, [r7, #28]
 8005a2a:	08da      	lsrs	r2, r3, #3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	3208      	adds	r2, #8
 8005a30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	f003 0307 	and.w	r3, r3, #7
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	220f      	movs	r2, #15
 8005a40:	fa02 f303 	lsl.w	r3, r2, r3
 8005a44:	43db      	mvns	r3, r3
 8005a46:	69ba      	ldr	r2, [r7, #24]
 8005a48:	4013      	ands	r3, r2
 8005a4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	691a      	ldr	r2, [r3, #16]
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	f003 0307 	and.w	r3, r3, #7
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	fa02 f303 	lsl.w	r3, r2, r3
 8005a5c:	69ba      	ldr	r2, [r7, #24]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	08da      	lsrs	r2, r3, #3
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	3208      	adds	r2, #8
 8005a6a:	69b9      	ldr	r1, [r7, #24]
 8005a6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	005b      	lsls	r3, r3, #1
 8005a7a:	2203      	movs	r2, #3
 8005a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a80:	43db      	mvns	r3, r3
 8005a82:	69ba      	ldr	r2, [r7, #24]
 8005a84:	4013      	ands	r3, r2
 8005a86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	f003 0203 	and.w	r2, r3, #3
 8005a90:	69fb      	ldr	r3, [r7, #28]
 8005a92:	005b      	lsls	r3, r3, #1
 8005a94:	fa02 f303 	lsl.w	r3, r2, r3
 8005a98:	69ba      	ldr	r2, [r7, #24]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	69ba      	ldr	r2, [r7, #24]
 8005aa2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	f000 80b4 	beq.w	8005c1a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	60fb      	str	r3, [r7, #12]
 8005ab6:	4b60      	ldr	r3, [pc, #384]	; (8005c38 <HAL_GPIO_Init+0x30c>)
 8005ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aba:	4a5f      	ldr	r2, [pc, #380]	; (8005c38 <HAL_GPIO_Init+0x30c>)
 8005abc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8005ac2:	4b5d      	ldr	r3, [pc, #372]	; (8005c38 <HAL_GPIO_Init+0x30c>)
 8005ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ac6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005aca:	60fb      	str	r3, [r7, #12]
 8005acc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ace:	4a5b      	ldr	r2, [pc, #364]	; (8005c3c <HAL_GPIO_Init+0x310>)
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	089b      	lsrs	r3, r3, #2
 8005ad4:	3302      	adds	r3, #2
 8005ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	f003 0303 	and.w	r3, r3, #3
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	220f      	movs	r2, #15
 8005ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aea:	43db      	mvns	r3, r3
 8005aec:	69ba      	ldr	r2, [r7, #24]
 8005aee:	4013      	ands	r3, r2
 8005af0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a52      	ldr	r2, [pc, #328]	; (8005c40 <HAL_GPIO_Init+0x314>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d02b      	beq.n	8005b52 <HAL_GPIO_Init+0x226>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a51      	ldr	r2, [pc, #324]	; (8005c44 <HAL_GPIO_Init+0x318>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d025      	beq.n	8005b4e <HAL_GPIO_Init+0x222>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a50      	ldr	r2, [pc, #320]	; (8005c48 <HAL_GPIO_Init+0x31c>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d01f      	beq.n	8005b4a <HAL_GPIO_Init+0x21e>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a4f      	ldr	r2, [pc, #316]	; (8005c4c <HAL_GPIO_Init+0x320>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d019      	beq.n	8005b46 <HAL_GPIO_Init+0x21a>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a4e      	ldr	r2, [pc, #312]	; (8005c50 <HAL_GPIO_Init+0x324>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d013      	beq.n	8005b42 <HAL_GPIO_Init+0x216>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a4d      	ldr	r2, [pc, #308]	; (8005c54 <HAL_GPIO_Init+0x328>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d00d      	beq.n	8005b3e <HAL_GPIO_Init+0x212>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a4c      	ldr	r2, [pc, #304]	; (8005c58 <HAL_GPIO_Init+0x32c>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d007      	beq.n	8005b3a <HAL_GPIO_Init+0x20e>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a4b      	ldr	r2, [pc, #300]	; (8005c5c <HAL_GPIO_Init+0x330>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d101      	bne.n	8005b36 <HAL_GPIO_Init+0x20a>
 8005b32:	2307      	movs	r3, #7
 8005b34:	e00e      	b.n	8005b54 <HAL_GPIO_Init+0x228>
 8005b36:	2308      	movs	r3, #8
 8005b38:	e00c      	b.n	8005b54 <HAL_GPIO_Init+0x228>
 8005b3a:	2306      	movs	r3, #6
 8005b3c:	e00a      	b.n	8005b54 <HAL_GPIO_Init+0x228>
 8005b3e:	2305      	movs	r3, #5
 8005b40:	e008      	b.n	8005b54 <HAL_GPIO_Init+0x228>
 8005b42:	2304      	movs	r3, #4
 8005b44:	e006      	b.n	8005b54 <HAL_GPIO_Init+0x228>
 8005b46:	2303      	movs	r3, #3
 8005b48:	e004      	b.n	8005b54 <HAL_GPIO_Init+0x228>
 8005b4a:	2302      	movs	r3, #2
 8005b4c:	e002      	b.n	8005b54 <HAL_GPIO_Init+0x228>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e000      	b.n	8005b54 <HAL_GPIO_Init+0x228>
 8005b52:	2300      	movs	r3, #0
 8005b54:	69fa      	ldr	r2, [r7, #28]
 8005b56:	f002 0203 	and.w	r2, r2, #3
 8005b5a:	0092      	lsls	r2, r2, #2
 8005b5c:	4093      	lsls	r3, r2
 8005b5e:	69ba      	ldr	r2, [r7, #24]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b64:	4935      	ldr	r1, [pc, #212]	; (8005c3c <HAL_GPIO_Init+0x310>)
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	089b      	lsrs	r3, r3, #2
 8005b6a:	3302      	adds	r3, #2
 8005b6c:	69ba      	ldr	r2, [r7, #24]
 8005b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005b72:	4b3b      	ldr	r3, [pc, #236]	; (8005c60 <HAL_GPIO_Init+0x334>)
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	43db      	mvns	r3, r3
 8005b7c:	69ba      	ldr	r2, [r7, #24]
 8005b7e:	4013      	ands	r3, r2
 8005b80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d003      	beq.n	8005b96 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005b8e:	69ba      	ldr	r2, [r7, #24]
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005b96:	4a32      	ldr	r2, [pc, #200]	; (8005c60 <HAL_GPIO_Init+0x334>)
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b9c:	4b30      	ldr	r3, [pc, #192]	; (8005c60 <HAL_GPIO_Init+0x334>)
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	43db      	mvns	r3, r3
 8005ba6:	69ba      	ldr	r2, [r7, #24]
 8005ba8:	4013      	ands	r3, r2
 8005baa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d003      	beq.n	8005bc0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005bb8:	69ba      	ldr	r2, [r7, #24]
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005bc0:	4a27      	ldr	r2, [pc, #156]	; (8005c60 <HAL_GPIO_Init+0x334>)
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005bc6:	4b26      	ldr	r3, [pc, #152]	; (8005c60 <HAL_GPIO_Init+0x334>)
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	43db      	mvns	r3, r3
 8005bd0:	69ba      	ldr	r2, [r7, #24]
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d003      	beq.n	8005bea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005bea:	4a1d      	ldr	r2, [pc, #116]	; (8005c60 <HAL_GPIO_Init+0x334>)
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005bf0:	4b1b      	ldr	r3, [pc, #108]	; (8005c60 <HAL_GPIO_Init+0x334>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	43db      	mvns	r3, r3
 8005bfa:	69ba      	ldr	r2, [r7, #24]
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d003      	beq.n	8005c14 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005c0c:	69ba      	ldr	r2, [r7, #24]
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005c14:	4a12      	ldr	r2, [pc, #72]	; (8005c60 <HAL_GPIO_Init+0x334>)
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	61fb      	str	r3, [r7, #28]
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	2b0f      	cmp	r3, #15
 8005c24:	f67f ae90 	bls.w	8005948 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005c28:	bf00      	nop
 8005c2a:	bf00      	nop
 8005c2c:	3724      	adds	r7, #36	; 0x24
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	40023800 	.word	0x40023800
 8005c3c:	40013800 	.word	0x40013800
 8005c40:	40020000 	.word	0x40020000
 8005c44:	40020400 	.word	0x40020400
 8005c48:	40020800 	.word	0x40020800
 8005c4c:	40020c00 	.word	0x40020c00
 8005c50:	40021000 	.word	0x40021000
 8005c54:	40021400 	.word	0x40021400
 8005c58:	40021800 	.word	0x40021800
 8005c5c:	40021c00 	.word	0x40021c00
 8005c60:	40013c00 	.word	0x40013c00

08005c64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	807b      	strh	r3, [r7, #2]
 8005c70:	4613      	mov	r3, r2
 8005c72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005c74:	787b      	ldrb	r3, [r7, #1]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d003      	beq.n	8005c82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005c7a:	887a      	ldrh	r2, [r7, #2]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005c80:	e003      	b.n	8005c8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005c82:	887b      	ldrh	r3, [r7, #2]
 8005c84:	041a      	lsls	r2, r3, #16
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	619a      	str	r2, [r3, #24]
}
 8005c8a:	bf00      	nop
 8005c8c:	370c      	adds	r7, #12
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr

08005c96 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005c96:	b480      	push	{r7}
 8005c98:	b085      	sub	sp, #20
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
 8005c9e:	460b      	mov	r3, r1
 8005ca0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005ca8:	887a      	ldrh	r2, [r7, #2]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	4013      	ands	r3, r2
 8005cae:	041a      	lsls	r2, r3, #16
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	43d9      	mvns	r1, r3
 8005cb4:	887b      	ldrh	r3, [r7, #2]
 8005cb6:	400b      	ands	r3, r1
 8005cb8:	431a      	orrs	r2, r3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	619a      	str	r2, [r3, #24]
}
 8005cbe:	bf00      	nop
 8005cc0:	3714      	adds	r7, #20
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr

08005cca <HAL_NAND_Init>:
  * @param  AttSpace_Timing pointer to Attribute space timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_NAND_Init(NAND_HandleTypeDef *hnand, FMC_NAND_PCC_TimingTypeDef *ComSpace_Timing,
                                 FMC_NAND_PCC_TimingTypeDef *AttSpace_Timing)
{
 8005cca:	b580      	push	{r7, lr}
 8005ccc:	b084      	sub	sp, #16
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	60f8      	str	r0, [r7, #12]
 8005cd2:	60b9      	str	r1, [r7, #8]
 8005cd4:	607a      	str	r2, [r7, #4]
  /* Check the NAND handle state */
  if (hnand == NULL)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d101      	bne.n	8005ce0 <HAL_NAND_Init+0x16>
  {
    return HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e03e      	b.n	8005d5e <HAL_NAND_Init+0x94>
  }

  if (hnand->State == HAL_NAND_STATE_RESET)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d106      	bne.n	8005cfa <HAL_NAND_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnand->Lock = HAL_UNLOCKED;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Init the low level hardware */
    hnand->MspInitCallback(hnand);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NAND_MspInit(hnand);
 8005cf4:	68f8      	ldr	r0, [r7, #12]
 8005cf6:	f7fe fee1 	bl	8004abc <HAL_NAND_MspInit>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */
  }

  /* Initialize NAND control Interface */
  (void)FMC_NAND_Init(hnand->Instance, &(hnand->Init));
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	3304      	adds	r3, #4
 8005d02:	4619      	mov	r1, r3
 8005d04:	4610      	mov	r0, r2
 8005d06:	f003 fc15 	bl	8009534 <FSMC_NAND_Init>

  /* Initialize NAND common space timing Interface */
  (void)FMC_NAND_CommonSpace_Timing_Init(hnand->Instance, ComSpace_Timing, hnand->Init.NandBank);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6818      	ldr	r0, [r3, #0]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	461a      	mov	r2, r3
 8005d14:	68b9      	ldr	r1, [r7, #8]
 8005d16:	f003 fc59 	bl	80095cc <FSMC_NAND_CommonSpace_Timing_Init>

  /* Initialize NAND attribute space timing Interface */
  (void)FMC_NAND_AttributeSpace_Timing_Init(hnand->Instance, AttSpace_Timing, hnand->Init.NandBank);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6818      	ldr	r0, [r3, #0]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	461a      	mov	r2, r3
 8005d24:	6879      	ldr	r1, [r7, #4]
 8005d26:	f003 fc86 	bl	8009636 <FSMC_NAND_AttributeSpace_Timing_Init>

  /* Enable the NAND device */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
  __FMC_NAND_ENABLE(hnand->Instance, hnand->Init.NandBank);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	2b10      	cmp	r3, #16
 8005d30:	d108      	bne.n	8005d44 <HAL_NAND_Init+0x7a>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f042 0204 	orr.w	r2, r2, #4
 8005d40:	601a      	str	r2, [r3, #0]
 8005d42:	e007      	b.n	8005d54 <HAL_NAND_Init+0x8a>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	6a1a      	ldr	r2, [r3, #32]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f042 0204 	orr.w	r2, r2, #4
 8005d52:	621a      	str	r2, [r3, #32]
#else
  __FMC_NAND_ENABLE(hnand->Instance);
#endif

  /* Update the NAND controller state */
  hnand->State = HAL_NAND_STATE_READY;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3710      	adds	r7, #16
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <HAL_NAND_IRQHandler>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL status
  */
void HAL_NAND_IRQHandler(NAND_HandleTypeDef *hnand)
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b082      	sub	sp, #8
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
  /* Check NAND interrupt Rising edge flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_RISING_EDGE))
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	2b10      	cmp	r3, #16
 8005d74:	d10a      	bne.n	8005d8c <HAL_NAND_IRQHandler+0x26>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	f003 0301 	and.w	r3, r3, #1
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	bf0c      	ite	eq
 8005d84:	2301      	moveq	r3, #1
 8005d86:	2300      	movne	r3, #0
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	e009      	b.n	8005da0 <HAL_NAND_IRQHandler+0x3a>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	bf0c      	ite	eq
 8005d9a:	2301      	moveq	r3, #1
 8005d9c:	2300      	movne	r3, #0
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d017      	beq.n	8005dd4 <HAL_NAND_IRQHandler+0x6e>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f7fd f803 	bl	8002db0 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Rising edge pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_RISING_EDGE);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	2b10      	cmp	r3, #16
 8005db0:	d108      	bne.n	8005dc4 <HAL_NAND_IRQHandler+0x5e>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	685a      	ldr	r2, [r3, #4]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f022 0201 	bic.w	r2, r2, #1
 8005dc0:	605a      	str	r2, [r3, #4]
 8005dc2:	e007      	b.n	8005dd4 <HAL_NAND_IRQHandler+0x6e>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f022 0201 	bic.w	r2, r2, #1
 8005dd2:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_RISING_EDGE);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt Level flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_LEVEL))
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	2b10      	cmp	r3, #16
 8005dda:	d10a      	bne.n	8005df2 <HAL_NAND_IRQHandler+0x8c>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	f003 0302 	and.w	r3, r3, #2
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	bf0c      	ite	eq
 8005dea:	2301      	moveq	r3, #1
 8005dec:	2300      	movne	r3, #0
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	e009      	b.n	8005e06 <HAL_NAND_IRQHandler+0xa0>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df8:	f003 0302 	and.w	r3, r3, #2
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	bf0c      	ite	eq
 8005e00:	2301      	moveq	r3, #1
 8005e02:	2300      	movne	r3, #0
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d017      	beq.n	8005e3a <HAL_NAND_IRQHandler+0xd4>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f7fc ffd0 	bl	8002db0 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Level pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_LEVEL);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	2b10      	cmp	r3, #16
 8005e16:	d108      	bne.n	8005e2a <HAL_NAND_IRQHandler+0xc4>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	685a      	ldr	r2, [r3, #4]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f022 0202 	bic.w	r2, r2, #2
 8005e26:	605a      	str	r2, [r3, #4]
 8005e28:	e007      	b.n	8005e3a <HAL_NAND_IRQHandler+0xd4>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f022 0202 	bic.w	r2, r2, #2
 8005e38:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_LEVEL);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt Falling edge flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FALLING_EDGE))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	2b10      	cmp	r3, #16
 8005e40:	d10a      	bne.n	8005e58 <HAL_NAND_IRQHandler+0xf2>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	f003 0304 	and.w	r3, r3, #4
 8005e4c:	2b04      	cmp	r3, #4
 8005e4e:	bf0c      	ite	eq
 8005e50:	2301      	moveq	r3, #1
 8005e52:	2300      	movne	r3, #0
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	e009      	b.n	8005e6c <HAL_NAND_IRQHandler+0x106>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e5e:	f003 0304 	and.w	r3, r3, #4
 8005e62:	2b04      	cmp	r3, #4
 8005e64:	bf0c      	ite	eq
 8005e66:	2301      	moveq	r3, #1
 8005e68:	2300      	movne	r3, #0
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d017      	beq.n	8005ea0 <HAL_NAND_IRQHandler+0x13a>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f7fc ff9d 	bl	8002db0 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Falling edge pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FALLING_EDGE);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	2b10      	cmp	r3, #16
 8005e7c:	d108      	bne.n	8005e90 <HAL_NAND_IRQHandler+0x12a>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f022 0204 	bic.w	r2, r2, #4
 8005e8c:	605a      	str	r2, [r3, #4]
 8005e8e:	e007      	b.n	8005ea0 <HAL_NAND_IRQHandler+0x13a>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f022 0204 	bic.w	r2, r2, #4
 8005e9e:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_FALLING_EDGE);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt FIFO empty flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	2b10      	cmp	r3, #16
 8005ea6:	d10a      	bne.n	8005ebe <HAL_NAND_IRQHandler+0x158>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb2:	2b40      	cmp	r3, #64	; 0x40
 8005eb4:	bf0c      	ite	eq
 8005eb6:	2301      	moveq	r3, #1
 8005eb8:	2300      	movne	r3, #0
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	e009      	b.n	8005ed2 <HAL_NAND_IRQHandler+0x16c>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ec8:	2b40      	cmp	r3, #64	; 0x40
 8005eca:	bf0c      	ite	eq
 8005ecc:	2301      	moveq	r3, #1
 8005ece:	2300      	movne	r3, #0
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d017      	beq.n	8005f06 <HAL_NAND_IRQHandler+0x1a0>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f7fc ff6a 	bl	8002db0 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt FIFO empty pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	2b10      	cmp	r3, #16
 8005ee2:	d108      	bne.n	8005ef6 <HAL_NAND_IRQHandler+0x190>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	685a      	ldr	r2, [r3, #4]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ef2:	605a      	str	r2, [r3, #4]
#else
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_FEMPT);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

}
 8005ef4:	e007      	b.n	8005f06 <HAL_NAND_IRQHandler+0x1a0>
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f04:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005f06:	bf00      	nop
 8005f08:	3708      	adds	r7, #8
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <HAL_NAND_GetState>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL state
  */
HAL_NAND_StateTypeDef HAL_NAND_GetState(NAND_HandleTypeDef *hnand)
{
 8005f0e:	b480      	push	{r7}
 8005f10:	b083      	sub	sp, #12
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
  return hnand->State;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005f1c:	b2db      	uxtb	r3, r3
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	370c      	adds	r7, #12
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <HAL_NAND_Read_Status>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval NAND status
  */
uint32_t HAL_NAND_Read_Status(NAND_HandleTypeDef *hnand)
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	b085      	sub	sp, #20
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
  else
  {
    deviceaddress = NAND_DEVICE2;
  }
#else
  deviceaddress = NAND_DEVICE;
 8005f32:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005f36:	60fb      	str	r3, [r7, #12]
#endif

  /* Send Read status operation command */
  *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_STATUS;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f3e:	2270      	movs	r2, #112	; 0x70
 8005f40:	701a      	strb	r2, [r3, #0]

  /* Read status register data */
  data = *(__IO uint8_t *)deviceaddress;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	781b      	ldrb	r3, [r3, #0]
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	60bb      	str	r3, [r7, #8]

  /* Return the status */
  if ((data & NAND_ERROR) == NAND_ERROR)
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	f003 0301 	and.w	r3, r3, #1
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d001      	beq.n	8005f58 <HAL_NAND_Read_Status+0x2e>
  {
    return NAND_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	e007      	b.n	8005f68 <HAL_NAND_Read_Status+0x3e>
  }
  else if ((data & NAND_READY) == NAND_READY)
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d001      	beq.n	8005f66 <HAL_NAND_Read_Status+0x3c>
  {
    return NAND_READY;
 8005f62:	2340      	movs	r3, #64	; 0x40
 8005f64:	e000      	b.n	8005f68 <HAL_NAND_Read_Status+0x3e>
  }
  else
  {
    return NAND_BUSY;
 8005f66:	2300      	movs	r3, #0
  }
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3714      	adds	r7, #20
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b086      	sub	sp, #24
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d101      	bne.n	8005f86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e267      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f003 0301 	and.w	r3, r3, #1
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d075      	beq.n	800607e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005f92:	4b88      	ldr	r3, [pc, #544]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	f003 030c 	and.w	r3, r3, #12
 8005f9a:	2b04      	cmp	r3, #4
 8005f9c:	d00c      	beq.n	8005fb8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f9e:	4b85      	ldr	r3, [pc, #532]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005fa6:	2b08      	cmp	r3, #8
 8005fa8:	d112      	bne.n	8005fd0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005faa:	4b82      	ldr	r3, [pc, #520]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005fb6:	d10b      	bne.n	8005fd0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fb8:	4b7e      	ldr	r3, [pc, #504]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d05b      	beq.n	800607c <HAL_RCC_OscConfig+0x108>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d157      	bne.n	800607c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e242      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fd8:	d106      	bne.n	8005fe8 <HAL_RCC_OscConfig+0x74>
 8005fda:	4b76      	ldr	r3, [pc, #472]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a75      	ldr	r2, [pc, #468]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8005fe0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fe4:	6013      	str	r3, [r2, #0]
 8005fe6:	e01d      	b.n	8006024 <HAL_RCC_OscConfig+0xb0>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ff0:	d10c      	bne.n	800600c <HAL_RCC_OscConfig+0x98>
 8005ff2:	4b70      	ldr	r3, [pc, #448]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a6f      	ldr	r2, [pc, #444]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8005ff8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ffc:	6013      	str	r3, [r2, #0]
 8005ffe:	4b6d      	ldr	r3, [pc, #436]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a6c      	ldr	r2, [pc, #432]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8006004:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006008:	6013      	str	r3, [r2, #0]
 800600a:	e00b      	b.n	8006024 <HAL_RCC_OscConfig+0xb0>
 800600c:	4b69      	ldr	r3, [pc, #420]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a68      	ldr	r2, [pc, #416]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8006012:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006016:	6013      	str	r3, [r2, #0]
 8006018:	4b66      	ldr	r3, [pc, #408]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a65      	ldr	r2, [pc, #404]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 800601e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006022:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d013      	beq.n	8006054 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800602c:	f7fe ff6a 	bl	8004f04 <HAL_GetTick>
 8006030:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006032:	e008      	b.n	8006046 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006034:	f7fe ff66 	bl	8004f04 <HAL_GetTick>
 8006038:	4602      	mov	r2, r0
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	2b64      	cmp	r3, #100	; 0x64
 8006040:	d901      	bls.n	8006046 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006042:	2303      	movs	r3, #3
 8006044:	e207      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006046:	4b5b      	ldr	r3, [pc, #364]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d0f0      	beq.n	8006034 <HAL_RCC_OscConfig+0xc0>
 8006052:	e014      	b.n	800607e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006054:	f7fe ff56 	bl	8004f04 <HAL_GetTick>
 8006058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800605a:	e008      	b.n	800606e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800605c:	f7fe ff52 	bl	8004f04 <HAL_GetTick>
 8006060:	4602      	mov	r2, r0
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	1ad3      	subs	r3, r2, r3
 8006066:	2b64      	cmp	r3, #100	; 0x64
 8006068:	d901      	bls.n	800606e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800606a:	2303      	movs	r3, #3
 800606c:	e1f3      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800606e:	4b51      	ldr	r3, [pc, #324]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006076:	2b00      	cmp	r3, #0
 8006078:	d1f0      	bne.n	800605c <HAL_RCC_OscConfig+0xe8>
 800607a:	e000      	b.n	800607e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800607c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f003 0302 	and.w	r3, r3, #2
 8006086:	2b00      	cmp	r3, #0
 8006088:	d063      	beq.n	8006152 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800608a:	4b4a      	ldr	r3, [pc, #296]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	f003 030c 	and.w	r3, r3, #12
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00b      	beq.n	80060ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006096:	4b47      	ldr	r3, [pc, #284]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800609e:	2b08      	cmp	r3, #8
 80060a0:	d11c      	bne.n	80060dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80060a2:	4b44      	ldr	r3, [pc, #272]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d116      	bne.n	80060dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060ae:	4b41      	ldr	r3, [pc, #260]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 0302 	and.w	r3, r3, #2
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d005      	beq.n	80060c6 <HAL_RCC_OscConfig+0x152>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d001      	beq.n	80060c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	e1c7      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060c6:	4b3b      	ldr	r3, [pc, #236]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	00db      	lsls	r3, r3, #3
 80060d4:	4937      	ldr	r1, [pc, #220]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060da:	e03a      	b.n	8006152 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d020      	beq.n	8006126 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060e4:	4b34      	ldr	r3, [pc, #208]	; (80061b8 <HAL_RCC_OscConfig+0x244>)
 80060e6:	2201      	movs	r2, #1
 80060e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ea:	f7fe ff0b 	bl	8004f04 <HAL_GetTick>
 80060ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060f0:	e008      	b.n	8006104 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060f2:	f7fe ff07 	bl	8004f04 <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d901      	bls.n	8006104 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006100:	2303      	movs	r3, #3
 8006102:	e1a8      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006104:	4b2b      	ldr	r3, [pc, #172]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0302 	and.w	r3, r3, #2
 800610c:	2b00      	cmp	r3, #0
 800610e:	d0f0      	beq.n	80060f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006110:	4b28      	ldr	r3, [pc, #160]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	691b      	ldr	r3, [r3, #16]
 800611c:	00db      	lsls	r3, r3, #3
 800611e:	4925      	ldr	r1, [pc, #148]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8006120:	4313      	orrs	r3, r2
 8006122:	600b      	str	r3, [r1, #0]
 8006124:	e015      	b.n	8006152 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006126:	4b24      	ldr	r3, [pc, #144]	; (80061b8 <HAL_RCC_OscConfig+0x244>)
 8006128:	2200      	movs	r2, #0
 800612a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800612c:	f7fe feea 	bl	8004f04 <HAL_GetTick>
 8006130:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006132:	e008      	b.n	8006146 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006134:	f7fe fee6 	bl	8004f04 <HAL_GetTick>
 8006138:	4602      	mov	r2, r0
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	1ad3      	subs	r3, r2, r3
 800613e:	2b02      	cmp	r3, #2
 8006140:	d901      	bls.n	8006146 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	e187      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006146:	4b1b      	ldr	r3, [pc, #108]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 0302 	and.w	r3, r3, #2
 800614e:	2b00      	cmp	r3, #0
 8006150:	d1f0      	bne.n	8006134 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 0308 	and.w	r3, r3, #8
 800615a:	2b00      	cmp	r3, #0
 800615c:	d036      	beq.n	80061cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	695b      	ldr	r3, [r3, #20]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d016      	beq.n	8006194 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006166:	4b15      	ldr	r3, [pc, #84]	; (80061bc <HAL_RCC_OscConfig+0x248>)
 8006168:	2201      	movs	r2, #1
 800616a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800616c:	f7fe feca 	bl	8004f04 <HAL_GetTick>
 8006170:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006172:	e008      	b.n	8006186 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006174:	f7fe fec6 	bl	8004f04 <HAL_GetTick>
 8006178:	4602      	mov	r2, r0
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	1ad3      	subs	r3, r2, r3
 800617e:	2b02      	cmp	r3, #2
 8006180:	d901      	bls.n	8006186 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006182:	2303      	movs	r3, #3
 8006184:	e167      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006186:	4b0b      	ldr	r3, [pc, #44]	; (80061b4 <HAL_RCC_OscConfig+0x240>)
 8006188:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800618a:	f003 0302 	and.w	r3, r3, #2
 800618e:	2b00      	cmp	r3, #0
 8006190:	d0f0      	beq.n	8006174 <HAL_RCC_OscConfig+0x200>
 8006192:	e01b      	b.n	80061cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006194:	4b09      	ldr	r3, [pc, #36]	; (80061bc <HAL_RCC_OscConfig+0x248>)
 8006196:	2200      	movs	r2, #0
 8006198:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800619a:	f7fe feb3 	bl	8004f04 <HAL_GetTick>
 800619e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061a0:	e00e      	b.n	80061c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80061a2:	f7fe feaf 	bl	8004f04 <HAL_GetTick>
 80061a6:	4602      	mov	r2, r0
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	d907      	bls.n	80061c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e150      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
 80061b4:	40023800 	.word	0x40023800
 80061b8:	42470000 	.word	0x42470000
 80061bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061c0:	4b88      	ldr	r3, [pc, #544]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 80061c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061c4:	f003 0302 	and.w	r3, r3, #2
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d1ea      	bne.n	80061a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 0304 	and.w	r3, r3, #4
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f000 8097 	beq.w	8006308 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061da:	2300      	movs	r3, #0
 80061dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061de:	4b81      	ldr	r3, [pc, #516]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 80061e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10f      	bne.n	800620a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061ea:	2300      	movs	r3, #0
 80061ec:	60bb      	str	r3, [r7, #8]
 80061ee:	4b7d      	ldr	r3, [pc, #500]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 80061f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f2:	4a7c      	ldr	r2, [pc, #496]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 80061f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061f8:	6413      	str	r3, [r2, #64]	; 0x40
 80061fa:	4b7a      	ldr	r3, [pc, #488]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 80061fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006202:	60bb      	str	r3, [r7, #8]
 8006204:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006206:	2301      	movs	r3, #1
 8006208:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800620a:	4b77      	ldr	r3, [pc, #476]	; (80063e8 <HAL_RCC_OscConfig+0x474>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006212:	2b00      	cmp	r3, #0
 8006214:	d118      	bne.n	8006248 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006216:	4b74      	ldr	r3, [pc, #464]	; (80063e8 <HAL_RCC_OscConfig+0x474>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a73      	ldr	r2, [pc, #460]	; (80063e8 <HAL_RCC_OscConfig+0x474>)
 800621c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006220:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006222:	f7fe fe6f 	bl	8004f04 <HAL_GetTick>
 8006226:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006228:	e008      	b.n	800623c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800622a:	f7fe fe6b 	bl	8004f04 <HAL_GetTick>
 800622e:	4602      	mov	r2, r0
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	2b02      	cmp	r3, #2
 8006236:	d901      	bls.n	800623c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006238:	2303      	movs	r3, #3
 800623a:	e10c      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800623c:	4b6a      	ldr	r3, [pc, #424]	; (80063e8 <HAL_RCC_OscConfig+0x474>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006244:	2b00      	cmp	r3, #0
 8006246:	d0f0      	beq.n	800622a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	2b01      	cmp	r3, #1
 800624e:	d106      	bne.n	800625e <HAL_RCC_OscConfig+0x2ea>
 8006250:	4b64      	ldr	r3, [pc, #400]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 8006252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006254:	4a63      	ldr	r2, [pc, #396]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 8006256:	f043 0301 	orr.w	r3, r3, #1
 800625a:	6713      	str	r3, [r2, #112]	; 0x70
 800625c:	e01c      	b.n	8006298 <HAL_RCC_OscConfig+0x324>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	2b05      	cmp	r3, #5
 8006264:	d10c      	bne.n	8006280 <HAL_RCC_OscConfig+0x30c>
 8006266:	4b5f      	ldr	r3, [pc, #380]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 8006268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800626a:	4a5e      	ldr	r2, [pc, #376]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 800626c:	f043 0304 	orr.w	r3, r3, #4
 8006270:	6713      	str	r3, [r2, #112]	; 0x70
 8006272:	4b5c      	ldr	r3, [pc, #368]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 8006274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006276:	4a5b      	ldr	r2, [pc, #364]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 8006278:	f043 0301 	orr.w	r3, r3, #1
 800627c:	6713      	str	r3, [r2, #112]	; 0x70
 800627e:	e00b      	b.n	8006298 <HAL_RCC_OscConfig+0x324>
 8006280:	4b58      	ldr	r3, [pc, #352]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 8006282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006284:	4a57      	ldr	r2, [pc, #348]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 8006286:	f023 0301 	bic.w	r3, r3, #1
 800628a:	6713      	str	r3, [r2, #112]	; 0x70
 800628c:	4b55      	ldr	r3, [pc, #340]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 800628e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006290:	4a54      	ldr	r2, [pc, #336]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 8006292:	f023 0304 	bic.w	r3, r3, #4
 8006296:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d015      	beq.n	80062cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062a0:	f7fe fe30 	bl	8004f04 <HAL_GetTick>
 80062a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062a6:	e00a      	b.n	80062be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062a8:	f7fe fe2c 	bl	8004f04 <HAL_GetTick>
 80062ac:	4602      	mov	r2, r0
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	1ad3      	subs	r3, r2, r3
 80062b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d901      	bls.n	80062be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80062ba:	2303      	movs	r3, #3
 80062bc:	e0cb      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062be:	4b49      	ldr	r3, [pc, #292]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 80062c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062c2:	f003 0302 	and.w	r3, r3, #2
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d0ee      	beq.n	80062a8 <HAL_RCC_OscConfig+0x334>
 80062ca:	e014      	b.n	80062f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062cc:	f7fe fe1a 	bl	8004f04 <HAL_GetTick>
 80062d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062d2:	e00a      	b.n	80062ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062d4:	f7fe fe16 	bl	8004f04 <HAL_GetTick>
 80062d8:	4602      	mov	r2, r0
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	1ad3      	subs	r3, r2, r3
 80062de:	f241 3288 	movw	r2, #5000	; 0x1388
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d901      	bls.n	80062ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80062e6:	2303      	movs	r3, #3
 80062e8:	e0b5      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062ea:	4b3e      	ldr	r3, [pc, #248]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 80062ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062ee:	f003 0302 	and.w	r3, r3, #2
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1ee      	bne.n	80062d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80062f6:	7dfb      	ldrb	r3, [r7, #23]
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d105      	bne.n	8006308 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062fc:	4b39      	ldr	r3, [pc, #228]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 80062fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006300:	4a38      	ldr	r2, [pc, #224]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 8006302:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006306:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	699b      	ldr	r3, [r3, #24]
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 80a1 	beq.w	8006454 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006312:	4b34      	ldr	r3, [pc, #208]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	f003 030c 	and.w	r3, r3, #12
 800631a:	2b08      	cmp	r3, #8
 800631c:	d05c      	beq.n	80063d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	699b      	ldr	r3, [r3, #24]
 8006322:	2b02      	cmp	r3, #2
 8006324:	d141      	bne.n	80063aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006326:	4b31      	ldr	r3, [pc, #196]	; (80063ec <HAL_RCC_OscConfig+0x478>)
 8006328:	2200      	movs	r2, #0
 800632a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800632c:	f7fe fdea 	bl	8004f04 <HAL_GetTick>
 8006330:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006332:	e008      	b.n	8006346 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006334:	f7fe fde6 	bl	8004f04 <HAL_GetTick>
 8006338:	4602      	mov	r2, r0
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	2b02      	cmp	r3, #2
 8006340:	d901      	bls.n	8006346 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006342:	2303      	movs	r3, #3
 8006344:	e087      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006346:	4b27      	ldr	r3, [pc, #156]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d1f0      	bne.n	8006334 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	69da      	ldr	r2, [r3, #28]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a1b      	ldr	r3, [r3, #32]
 800635a:	431a      	orrs	r2, r3
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006360:	019b      	lsls	r3, r3, #6
 8006362:	431a      	orrs	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006368:	085b      	lsrs	r3, r3, #1
 800636a:	3b01      	subs	r3, #1
 800636c:	041b      	lsls	r3, r3, #16
 800636e:	431a      	orrs	r2, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006374:	061b      	lsls	r3, r3, #24
 8006376:	491b      	ldr	r1, [pc, #108]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 8006378:	4313      	orrs	r3, r2
 800637a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800637c:	4b1b      	ldr	r3, [pc, #108]	; (80063ec <HAL_RCC_OscConfig+0x478>)
 800637e:	2201      	movs	r2, #1
 8006380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006382:	f7fe fdbf 	bl	8004f04 <HAL_GetTick>
 8006386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006388:	e008      	b.n	800639c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800638a:	f7fe fdbb 	bl	8004f04 <HAL_GetTick>
 800638e:	4602      	mov	r2, r0
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	1ad3      	subs	r3, r2, r3
 8006394:	2b02      	cmp	r3, #2
 8006396:	d901      	bls.n	800639c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006398:	2303      	movs	r3, #3
 800639a:	e05c      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800639c:	4b11      	ldr	r3, [pc, #68]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d0f0      	beq.n	800638a <HAL_RCC_OscConfig+0x416>
 80063a8:	e054      	b.n	8006454 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063aa:	4b10      	ldr	r3, [pc, #64]	; (80063ec <HAL_RCC_OscConfig+0x478>)
 80063ac:	2200      	movs	r2, #0
 80063ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063b0:	f7fe fda8 	bl	8004f04 <HAL_GetTick>
 80063b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063b6:	e008      	b.n	80063ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063b8:	f7fe fda4 	bl	8004f04 <HAL_GetTick>
 80063bc:	4602      	mov	r2, r0
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	1ad3      	subs	r3, r2, r3
 80063c2:	2b02      	cmp	r3, #2
 80063c4:	d901      	bls.n	80063ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80063c6:	2303      	movs	r3, #3
 80063c8:	e045      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063ca:	4b06      	ldr	r3, [pc, #24]	; (80063e4 <HAL_RCC_OscConfig+0x470>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d1f0      	bne.n	80063b8 <HAL_RCC_OscConfig+0x444>
 80063d6:	e03d      	b.n	8006454 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	699b      	ldr	r3, [r3, #24]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d107      	bne.n	80063f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80063e0:	2301      	movs	r3, #1
 80063e2:	e038      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
 80063e4:	40023800 	.word	0x40023800
 80063e8:	40007000 	.word	0x40007000
 80063ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80063f0:	4b1b      	ldr	r3, [pc, #108]	; (8006460 <HAL_RCC_OscConfig+0x4ec>)
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	699b      	ldr	r3, [r3, #24]
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d028      	beq.n	8006450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006408:	429a      	cmp	r2, r3
 800640a:	d121      	bne.n	8006450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006416:	429a      	cmp	r2, r3
 8006418:	d11a      	bne.n	8006450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006420:	4013      	ands	r3, r2
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006426:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006428:	4293      	cmp	r3, r2
 800642a:	d111      	bne.n	8006450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006436:	085b      	lsrs	r3, r3, #1
 8006438:	3b01      	subs	r3, #1
 800643a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800643c:	429a      	cmp	r2, r3
 800643e:	d107      	bne.n	8006450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800644a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800644c:	429a      	cmp	r2, r3
 800644e:	d001      	beq.n	8006454 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e000      	b.n	8006456 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006454:	2300      	movs	r3, #0
}
 8006456:	4618      	mov	r0, r3
 8006458:	3718      	adds	r7, #24
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	40023800 	.word	0x40023800

08006464 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b084      	sub	sp, #16
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d101      	bne.n	8006478 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	e0cc      	b.n	8006612 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006478:	4b68      	ldr	r3, [pc, #416]	; (800661c <HAL_RCC_ClockConfig+0x1b8>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f003 0307 	and.w	r3, r3, #7
 8006480:	683a      	ldr	r2, [r7, #0]
 8006482:	429a      	cmp	r2, r3
 8006484:	d90c      	bls.n	80064a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006486:	4b65      	ldr	r3, [pc, #404]	; (800661c <HAL_RCC_ClockConfig+0x1b8>)
 8006488:	683a      	ldr	r2, [r7, #0]
 800648a:	b2d2      	uxtb	r2, r2
 800648c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800648e:	4b63      	ldr	r3, [pc, #396]	; (800661c <HAL_RCC_ClockConfig+0x1b8>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f003 0307 	and.w	r3, r3, #7
 8006496:	683a      	ldr	r2, [r7, #0]
 8006498:	429a      	cmp	r2, r3
 800649a:	d001      	beq.n	80064a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	e0b8      	b.n	8006612 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f003 0302 	and.w	r3, r3, #2
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d020      	beq.n	80064ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 0304 	and.w	r3, r3, #4
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d005      	beq.n	80064c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80064b8:	4b59      	ldr	r3, [pc, #356]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	4a58      	ldr	r2, [pc, #352]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 80064be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80064c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 0308 	and.w	r3, r3, #8
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d005      	beq.n	80064dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80064d0:	4b53      	ldr	r3, [pc, #332]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	4a52      	ldr	r2, [pc, #328]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 80064d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80064da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064dc:	4b50      	ldr	r3, [pc, #320]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 80064de:	689b      	ldr	r3, [r3, #8]
 80064e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	494d      	ldr	r1, [pc, #308]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 80064ea:	4313      	orrs	r3, r2
 80064ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d044      	beq.n	8006584 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d107      	bne.n	8006512 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006502:	4b47      	ldr	r3, [pc, #284]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800650a:	2b00      	cmp	r3, #0
 800650c:	d119      	bne.n	8006542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e07f      	b.n	8006612 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	2b02      	cmp	r3, #2
 8006518:	d003      	beq.n	8006522 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800651e:	2b03      	cmp	r3, #3
 8006520:	d107      	bne.n	8006532 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006522:	4b3f      	ldr	r3, [pc, #252]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800652a:	2b00      	cmp	r3, #0
 800652c:	d109      	bne.n	8006542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	e06f      	b.n	8006612 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006532:	4b3b      	ldr	r3, [pc, #236]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 0302 	and.w	r3, r3, #2
 800653a:	2b00      	cmp	r3, #0
 800653c:	d101      	bne.n	8006542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	e067      	b.n	8006612 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006542:	4b37      	ldr	r3, [pc, #220]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 8006544:	689b      	ldr	r3, [r3, #8]
 8006546:	f023 0203 	bic.w	r2, r3, #3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	4934      	ldr	r1, [pc, #208]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 8006550:	4313      	orrs	r3, r2
 8006552:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006554:	f7fe fcd6 	bl	8004f04 <HAL_GetTick>
 8006558:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800655a:	e00a      	b.n	8006572 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800655c:	f7fe fcd2 	bl	8004f04 <HAL_GetTick>
 8006560:	4602      	mov	r2, r0
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	1ad3      	subs	r3, r2, r3
 8006566:	f241 3288 	movw	r2, #5000	; 0x1388
 800656a:	4293      	cmp	r3, r2
 800656c:	d901      	bls.n	8006572 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e04f      	b.n	8006612 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006572:	4b2b      	ldr	r3, [pc, #172]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	f003 020c 	and.w	r2, r3, #12
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	429a      	cmp	r2, r3
 8006582:	d1eb      	bne.n	800655c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006584:	4b25      	ldr	r3, [pc, #148]	; (800661c <HAL_RCC_ClockConfig+0x1b8>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 0307 	and.w	r3, r3, #7
 800658c:	683a      	ldr	r2, [r7, #0]
 800658e:	429a      	cmp	r2, r3
 8006590:	d20c      	bcs.n	80065ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006592:	4b22      	ldr	r3, [pc, #136]	; (800661c <HAL_RCC_ClockConfig+0x1b8>)
 8006594:	683a      	ldr	r2, [r7, #0]
 8006596:	b2d2      	uxtb	r2, r2
 8006598:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800659a:	4b20      	ldr	r3, [pc, #128]	; (800661c <HAL_RCC_ClockConfig+0x1b8>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 0307 	and.w	r3, r3, #7
 80065a2:	683a      	ldr	r2, [r7, #0]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d001      	beq.n	80065ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e032      	b.n	8006612 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f003 0304 	and.w	r3, r3, #4
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d008      	beq.n	80065ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065b8:	4b19      	ldr	r3, [pc, #100]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	4916      	ldr	r1, [pc, #88]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 80065c6:	4313      	orrs	r3, r2
 80065c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 0308 	and.w	r3, r3, #8
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d009      	beq.n	80065ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80065d6:	4b12      	ldr	r3, [pc, #72]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	00db      	lsls	r3, r3, #3
 80065e4:	490e      	ldr	r1, [pc, #56]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 80065e6:	4313      	orrs	r3, r2
 80065e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80065ea:	f000 f821 	bl	8006630 <HAL_RCC_GetSysClockFreq>
 80065ee:	4602      	mov	r2, r0
 80065f0:	4b0b      	ldr	r3, [pc, #44]	; (8006620 <HAL_RCC_ClockConfig+0x1bc>)
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	091b      	lsrs	r3, r3, #4
 80065f6:	f003 030f 	and.w	r3, r3, #15
 80065fa:	490a      	ldr	r1, [pc, #40]	; (8006624 <HAL_RCC_ClockConfig+0x1c0>)
 80065fc:	5ccb      	ldrb	r3, [r1, r3]
 80065fe:	fa22 f303 	lsr.w	r3, r2, r3
 8006602:	4a09      	ldr	r2, [pc, #36]	; (8006628 <HAL_RCC_ClockConfig+0x1c4>)
 8006604:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006606:	4b09      	ldr	r3, [pc, #36]	; (800662c <HAL_RCC_ClockConfig+0x1c8>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4618      	mov	r0, r3
 800660c:	f7fe fa60 	bl	8004ad0 <HAL_InitTick>

  return HAL_OK;
 8006610:	2300      	movs	r3, #0
}
 8006612:	4618      	mov	r0, r3
 8006614:	3710      	adds	r7, #16
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	40023c00 	.word	0x40023c00
 8006620:	40023800 	.word	0x40023800
 8006624:	08011bb4 	.word	0x08011bb4
 8006628:	200000a0 	.word	0x200000a0
 800662c:	200000a4 	.word	0x200000a4

08006630 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006634:	b094      	sub	sp, #80	; 0x50
 8006636:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006638:	2300      	movs	r3, #0
 800663a:	647b      	str	r3, [r7, #68]	; 0x44
 800663c:	2300      	movs	r3, #0
 800663e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006640:	2300      	movs	r3, #0
 8006642:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006644:	2300      	movs	r3, #0
 8006646:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006648:	4b79      	ldr	r3, [pc, #484]	; (8006830 <HAL_RCC_GetSysClockFreq+0x200>)
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	f003 030c 	and.w	r3, r3, #12
 8006650:	2b08      	cmp	r3, #8
 8006652:	d00d      	beq.n	8006670 <HAL_RCC_GetSysClockFreq+0x40>
 8006654:	2b08      	cmp	r3, #8
 8006656:	f200 80e1 	bhi.w	800681c <HAL_RCC_GetSysClockFreq+0x1ec>
 800665a:	2b00      	cmp	r3, #0
 800665c:	d002      	beq.n	8006664 <HAL_RCC_GetSysClockFreq+0x34>
 800665e:	2b04      	cmp	r3, #4
 8006660:	d003      	beq.n	800666a <HAL_RCC_GetSysClockFreq+0x3a>
 8006662:	e0db      	b.n	800681c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006664:	4b73      	ldr	r3, [pc, #460]	; (8006834 <HAL_RCC_GetSysClockFreq+0x204>)
 8006666:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006668:	e0db      	b.n	8006822 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800666a:	4b73      	ldr	r3, [pc, #460]	; (8006838 <HAL_RCC_GetSysClockFreq+0x208>)
 800666c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800666e:	e0d8      	b.n	8006822 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006670:	4b6f      	ldr	r3, [pc, #444]	; (8006830 <HAL_RCC_GetSysClockFreq+0x200>)
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006678:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800667a:	4b6d      	ldr	r3, [pc, #436]	; (8006830 <HAL_RCC_GetSysClockFreq+0x200>)
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006682:	2b00      	cmp	r3, #0
 8006684:	d063      	beq.n	800674e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006686:	4b6a      	ldr	r3, [pc, #424]	; (8006830 <HAL_RCC_GetSysClockFreq+0x200>)
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	099b      	lsrs	r3, r3, #6
 800668c:	2200      	movs	r2, #0
 800668e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006690:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006694:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006698:	633b      	str	r3, [r7, #48]	; 0x30
 800669a:	2300      	movs	r3, #0
 800669c:	637b      	str	r3, [r7, #52]	; 0x34
 800669e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80066a2:	4622      	mov	r2, r4
 80066a4:	462b      	mov	r3, r5
 80066a6:	f04f 0000 	mov.w	r0, #0
 80066aa:	f04f 0100 	mov.w	r1, #0
 80066ae:	0159      	lsls	r1, r3, #5
 80066b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80066b4:	0150      	lsls	r0, r2, #5
 80066b6:	4602      	mov	r2, r0
 80066b8:	460b      	mov	r3, r1
 80066ba:	4621      	mov	r1, r4
 80066bc:	1a51      	subs	r1, r2, r1
 80066be:	6139      	str	r1, [r7, #16]
 80066c0:	4629      	mov	r1, r5
 80066c2:	eb63 0301 	sbc.w	r3, r3, r1
 80066c6:	617b      	str	r3, [r7, #20]
 80066c8:	f04f 0200 	mov.w	r2, #0
 80066cc:	f04f 0300 	mov.w	r3, #0
 80066d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066d4:	4659      	mov	r1, fp
 80066d6:	018b      	lsls	r3, r1, #6
 80066d8:	4651      	mov	r1, sl
 80066da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80066de:	4651      	mov	r1, sl
 80066e0:	018a      	lsls	r2, r1, #6
 80066e2:	4651      	mov	r1, sl
 80066e4:	ebb2 0801 	subs.w	r8, r2, r1
 80066e8:	4659      	mov	r1, fp
 80066ea:	eb63 0901 	sbc.w	r9, r3, r1
 80066ee:	f04f 0200 	mov.w	r2, #0
 80066f2:	f04f 0300 	mov.w	r3, #0
 80066f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80066fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80066fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006702:	4690      	mov	r8, r2
 8006704:	4699      	mov	r9, r3
 8006706:	4623      	mov	r3, r4
 8006708:	eb18 0303 	adds.w	r3, r8, r3
 800670c:	60bb      	str	r3, [r7, #8]
 800670e:	462b      	mov	r3, r5
 8006710:	eb49 0303 	adc.w	r3, r9, r3
 8006714:	60fb      	str	r3, [r7, #12]
 8006716:	f04f 0200 	mov.w	r2, #0
 800671a:	f04f 0300 	mov.w	r3, #0
 800671e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006722:	4629      	mov	r1, r5
 8006724:	024b      	lsls	r3, r1, #9
 8006726:	4621      	mov	r1, r4
 8006728:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800672c:	4621      	mov	r1, r4
 800672e:	024a      	lsls	r2, r1, #9
 8006730:	4610      	mov	r0, r2
 8006732:	4619      	mov	r1, r3
 8006734:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006736:	2200      	movs	r2, #0
 8006738:	62bb      	str	r3, [r7, #40]	; 0x28
 800673a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800673c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006740:	f7fa f8f4 	bl	800092c <__aeabi_uldivmod>
 8006744:	4602      	mov	r2, r0
 8006746:	460b      	mov	r3, r1
 8006748:	4613      	mov	r3, r2
 800674a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800674c:	e058      	b.n	8006800 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800674e:	4b38      	ldr	r3, [pc, #224]	; (8006830 <HAL_RCC_GetSysClockFreq+0x200>)
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	099b      	lsrs	r3, r3, #6
 8006754:	2200      	movs	r2, #0
 8006756:	4618      	mov	r0, r3
 8006758:	4611      	mov	r1, r2
 800675a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800675e:	623b      	str	r3, [r7, #32]
 8006760:	2300      	movs	r3, #0
 8006762:	627b      	str	r3, [r7, #36]	; 0x24
 8006764:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006768:	4642      	mov	r2, r8
 800676a:	464b      	mov	r3, r9
 800676c:	f04f 0000 	mov.w	r0, #0
 8006770:	f04f 0100 	mov.w	r1, #0
 8006774:	0159      	lsls	r1, r3, #5
 8006776:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800677a:	0150      	lsls	r0, r2, #5
 800677c:	4602      	mov	r2, r0
 800677e:	460b      	mov	r3, r1
 8006780:	4641      	mov	r1, r8
 8006782:	ebb2 0a01 	subs.w	sl, r2, r1
 8006786:	4649      	mov	r1, r9
 8006788:	eb63 0b01 	sbc.w	fp, r3, r1
 800678c:	f04f 0200 	mov.w	r2, #0
 8006790:	f04f 0300 	mov.w	r3, #0
 8006794:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006798:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800679c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80067a0:	ebb2 040a 	subs.w	r4, r2, sl
 80067a4:	eb63 050b 	sbc.w	r5, r3, fp
 80067a8:	f04f 0200 	mov.w	r2, #0
 80067ac:	f04f 0300 	mov.w	r3, #0
 80067b0:	00eb      	lsls	r3, r5, #3
 80067b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067b6:	00e2      	lsls	r2, r4, #3
 80067b8:	4614      	mov	r4, r2
 80067ba:	461d      	mov	r5, r3
 80067bc:	4643      	mov	r3, r8
 80067be:	18e3      	adds	r3, r4, r3
 80067c0:	603b      	str	r3, [r7, #0]
 80067c2:	464b      	mov	r3, r9
 80067c4:	eb45 0303 	adc.w	r3, r5, r3
 80067c8:	607b      	str	r3, [r7, #4]
 80067ca:	f04f 0200 	mov.w	r2, #0
 80067ce:	f04f 0300 	mov.w	r3, #0
 80067d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80067d6:	4629      	mov	r1, r5
 80067d8:	028b      	lsls	r3, r1, #10
 80067da:	4621      	mov	r1, r4
 80067dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80067e0:	4621      	mov	r1, r4
 80067e2:	028a      	lsls	r2, r1, #10
 80067e4:	4610      	mov	r0, r2
 80067e6:	4619      	mov	r1, r3
 80067e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80067ea:	2200      	movs	r2, #0
 80067ec:	61bb      	str	r3, [r7, #24]
 80067ee:	61fa      	str	r2, [r7, #28]
 80067f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067f4:	f7fa f89a 	bl	800092c <__aeabi_uldivmod>
 80067f8:	4602      	mov	r2, r0
 80067fa:	460b      	mov	r3, r1
 80067fc:	4613      	mov	r3, r2
 80067fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006800:	4b0b      	ldr	r3, [pc, #44]	; (8006830 <HAL_RCC_GetSysClockFreq+0x200>)
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	0c1b      	lsrs	r3, r3, #16
 8006806:	f003 0303 	and.w	r3, r3, #3
 800680a:	3301      	adds	r3, #1
 800680c:	005b      	lsls	r3, r3, #1
 800680e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006810:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006812:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006814:	fbb2 f3f3 	udiv	r3, r2, r3
 8006818:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800681a:	e002      	b.n	8006822 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800681c:	4b05      	ldr	r3, [pc, #20]	; (8006834 <HAL_RCC_GetSysClockFreq+0x204>)
 800681e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006820:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006822:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006824:	4618      	mov	r0, r3
 8006826:	3750      	adds	r7, #80	; 0x50
 8006828:	46bd      	mov	sp, r7
 800682a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800682e:	bf00      	nop
 8006830:	40023800 	.word	0x40023800
 8006834:	00f42400 	.word	0x00f42400
 8006838:	007a1200 	.word	0x007a1200

0800683c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800683c:	b480      	push	{r7}
 800683e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006840:	4b03      	ldr	r3, [pc, #12]	; (8006850 <HAL_RCC_GetHCLKFreq+0x14>)
 8006842:	681b      	ldr	r3, [r3, #0]
}
 8006844:	4618      	mov	r0, r3
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop
 8006850:	200000a0 	.word	0x200000a0

08006854 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006858:	f7ff fff0 	bl	800683c <HAL_RCC_GetHCLKFreq>
 800685c:	4602      	mov	r2, r0
 800685e:	4b05      	ldr	r3, [pc, #20]	; (8006874 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	0a9b      	lsrs	r3, r3, #10
 8006864:	f003 0307 	and.w	r3, r3, #7
 8006868:	4903      	ldr	r1, [pc, #12]	; (8006878 <HAL_RCC_GetPCLK1Freq+0x24>)
 800686a:	5ccb      	ldrb	r3, [r1, r3]
 800686c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006870:	4618      	mov	r0, r3
 8006872:	bd80      	pop	{r7, pc}
 8006874:	40023800 	.word	0x40023800
 8006878:	08011bc4 	.word	0x08011bc4

0800687c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006880:	f7ff ffdc 	bl	800683c <HAL_RCC_GetHCLKFreq>
 8006884:	4602      	mov	r2, r0
 8006886:	4b05      	ldr	r3, [pc, #20]	; (800689c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	0b5b      	lsrs	r3, r3, #13
 800688c:	f003 0307 	and.w	r3, r3, #7
 8006890:	4903      	ldr	r1, [pc, #12]	; (80068a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006892:	5ccb      	ldrb	r3, [r1, r3]
 8006894:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006898:	4618      	mov	r0, r3
 800689a:	bd80      	pop	{r7, pc}
 800689c:	40023800 	.word	0x40023800
 80068a0:	08011bc4 	.word	0x08011bc4

080068a4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	220f      	movs	r2, #15
 80068b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80068b4:	4b12      	ldr	r3, [pc, #72]	; (8006900 <HAL_RCC_GetClockConfig+0x5c>)
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	f003 0203 	and.w	r2, r3, #3
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80068c0:	4b0f      	ldr	r3, [pc, #60]	; (8006900 <HAL_RCC_GetClockConfig+0x5c>)
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80068cc:	4b0c      	ldr	r3, [pc, #48]	; (8006900 <HAL_RCC_GetClockConfig+0x5c>)
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80068d8:	4b09      	ldr	r3, [pc, #36]	; (8006900 <HAL_RCC_GetClockConfig+0x5c>)
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	08db      	lsrs	r3, r3, #3
 80068de:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80068e6:	4b07      	ldr	r3, [pc, #28]	; (8006904 <HAL_RCC_GetClockConfig+0x60>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 0207 	and.w	r2, r3, #7
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	601a      	str	r2, [r3, #0]
}
 80068f2:	bf00      	nop
 80068f4:	370c      	adds	r7, #12
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr
 80068fe:	bf00      	nop
 8006900:	40023800 	.word	0x40023800
 8006904:	40023c00 	.word	0x40023c00

08006908 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b086      	sub	sp, #24
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006910:	2300      	movs	r3, #0
 8006912:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006914:	2300      	movs	r3, #0
 8006916:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0301 	and.w	r3, r3, #1
 8006920:	2b00      	cmp	r3, #0
 8006922:	d105      	bne.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800692c:	2b00      	cmp	r3, #0
 800692e:	d035      	beq.n	800699c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006930:	4b62      	ldr	r3, [pc, #392]	; (8006abc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006932:	2200      	movs	r2, #0
 8006934:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006936:	f7fe fae5 	bl	8004f04 <HAL_GetTick>
 800693a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800693c:	e008      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800693e:	f7fe fae1 	bl	8004f04 <HAL_GetTick>
 8006942:	4602      	mov	r2, r0
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	1ad3      	subs	r3, r2, r3
 8006948:	2b02      	cmp	r3, #2
 800694a:	d901      	bls.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800694c:	2303      	movs	r3, #3
 800694e:	e0b0      	b.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006950:	4b5b      	ldr	r3, [pc, #364]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006958:	2b00      	cmp	r3, #0
 800695a:	d1f0      	bne.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	019a      	lsls	r2, r3, #6
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	071b      	lsls	r3, r3, #28
 8006968:	4955      	ldr	r1, [pc, #340]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800696a:	4313      	orrs	r3, r2
 800696c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006970:	4b52      	ldr	r3, [pc, #328]	; (8006abc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006972:	2201      	movs	r2, #1
 8006974:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006976:	f7fe fac5 	bl	8004f04 <HAL_GetTick>
 800697a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800697c:	e008      	b.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800697e:	f7fe fac1 	bl	8004f04 <HAL_GetTick>
 8006982:	4602      	mov	r2, r0
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	1ad3      	subs	r3, r2, r3
 8006988:	2b02      	cmp	r3, #2
 800698a:	d901      	bls.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800698c:	2303      	movs	r3, #3
 800698e:	e090      	b.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006990:	4b4b      	ldr	r3, [pc, #300]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006998:	2b00      	cmp	r3, #0
 800699a:	d0f0      	beq.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0302 	and.w	r3, r3, #2
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	f000 8083 	beq.w	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80069aa:	2300      	movs	r3, #0
 80069ac:	60fb      	str	r3, [r7, #12]
 80069ae:	4b44      	ldr	r3, [pc, #272]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b2:	4a43      	ldr	r2, [pc, #268]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069b8:	6413      	str	r3, [r2, #64]	; 0x40
 80069ba:	4b41      	ldr	r3, [pc, #260]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069c2:	60fb      	str	r3, [r7, #12]
 80069c4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80069c6:	4b3f      	ldr	r3, [pc, #252]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a3e      	ldr	r2, [pc, #248]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80069cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069d0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80069d2:	f7fe fa97 	bl	8004f04 <HAL_GetTick>
 80069d6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80069d8:	e008      	b.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80069da:	f7fe fa93 	bl	8004f04 <HAL_GetTick>
 80069de:	4602      	mov	r2, r0
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	1ad3      	subs	r3, r2, r3
 80069e4:	2b02      	cmp	r3, #2
 80069e6:	d901      	bls.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80069e8:	2303      	movs	r3, #3
 80069ea:	e062      	b.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80069ec:	4b35      	ldr	r3, [pc, #212]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d0f0      	beq.n	80069da <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80069f8:	4b31      	ldr	r3, [pc, #196]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a00:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d02f      	beq.n	8006a68 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a10:	693a      	ldr	r2, [r7, #16]
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d028      	beq.n	8006a68 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006a16:	4b2a      	ldr	r3, [pc, #168]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a1e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006a20:	4b29      	ldr	r3, [pc, #164]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006a22:	2201      	movs	r2, #1
 8006a24:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006a26:	4b28      	ldr	r3, [pc, #160]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006a28:	2200      	movs	r2, #0
 8006a2a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006a2c:	4a24      	ldr	r2, [pc, #144]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006a32:	4b23      	ldr	r3, [pc, #140]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a36:	f003 0301 	and.w	r3, r3, #1
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d114      	bne.n	8006a68 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006a3e:	f7fe fa61 	bl	8004f04 <HAL_GetTick>
 8006a42:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a44:	e00a      	b.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a46:	f7fe fa5d 	bl	8004f04 <HAL_GetTick>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	1ad3      	subs	r3, r2, r3
 8006a50:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d901      	bls.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006a58:	2303      	movs	r3, #3
 8006a5a:	e02a      	b.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a5c:	4b18      	ldr	r3, [pc, #96]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a60:	f003 0302 	and.w	r3, r3, #2
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d0ee      	beq.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a74:	d10d      	bne.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006a76:	4b12      	ldr	r3, [pc, #72]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006a86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a8a:	490d      	ldr	r1, [pc, #52]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	608b      	str	r3, [r1, #8]
 8006a90:	e005      	b.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006a92:	4b0b      	ldr	r3, [pc, #44]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	4a0a      	ldr	r2, [pc, #40]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a98:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006a9c:	6093      	str	r3, [r2, #8]
 8006a9e:	4b08      	ldr	r3, [pc, #32]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006aa0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006aaa:	4905      	ldr	r1, [pc, #20]	; (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006aac:	4313      	orrs	r3, r2
 8006aae:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3718      	adds	r7, #24
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	bf00      	nop
 8006abc:	42470068 	.word	0x42470068
 8006ac0:	40023800 	.word	0x40023800
 8006ac4:	40007000 	.word	0x40007000
 8006ac8:	42470e40 	.word	0x42470e40

08006acc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b084      	sub	sp, #16
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d101      	bne.n	8006ae2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	e066      	b.n	8006bb0 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	7f5b      	ldrb	r3, [r3, #29]
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d105      	bne.n	8006af8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f7fd fe2c 	bl	8004750 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2202      	movs	r2, #2
 8006afc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	22ca      	movs	r2, #202	; 0xca
 8006b04:	625a      	str	r2, [r3, #36]	; 0x24
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	2253      	movs	r2, #83	; 0x53
 8006b0c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 fa45 	bl	8006f9e <RTC_EnterInitMode>
 8006b14:	4603      	mov	r3, r0
 8006b16:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006b18:	7bfb      	ldrb	r3, [r7, #15]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d12c      	bne.n	8006b78 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	6812      	ldr	r2, [r2, #0]
 8006b28:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006b2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b30:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	6899      	ldr	r1, [r3, #8]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	685a      	ldr	r2, [r3, #4]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	691b      	ldr	r3, [r3, #16]
 8006b40:	431a      	orrs	r2, r3
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	695b      	ldr	r3, [r3, #20]
 8006b46:	431a      	orrs	r2, r3
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	430a      	orrs	r2, r1
 8006b4e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	68d2      	ldr	r2, [r2, #12]
 8006b58:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	6919      	ldr	r1, [r3, #16]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	041a      	lsls	r2, r3, #16
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	430a      	orrs	r2, r1
 8006b6c:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f000 fa4c 	bl	800700c <RTC_ExitInitMode>
 8006b74:	4603      	mov	r3, r0
 8006b76:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006b78:	7bfb      	ldrb	r3, [r7, #15]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d113      	bne.n	8006ba6 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006b8c:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	699a      	ldr	r2, [r3, #24]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	430a      	orrs	r2, r1
 8006b9e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	22ff      	movs	r2, #255	; 0xff
 8006bac:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8006bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3710      	adds	r7, #16
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}

08006bb8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006bb8:	b590      	push	{r4, r7, lr}
 8006bba:	b087      	sub	sp, #28
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	60f8      	str	r0, [r7, #12]
 8006bc0:	60b9      	str	r1, [r7, #8]
 8006bc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	7f1b      	ldrb	r3, [r3, #28]
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d101      	bne.n	8006bd4 <HAL_RTC_SetTime+0x1c>
 8006bd0:	2302      	movs	r3, #2
 8006bd2:	e087      	b.n	8006ce4 <HAL_RTC_SetTime+0x12c>
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2202      	movs	r2, #2
 8006bde:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d126      	bne.n	8006c34 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d102      	bne.n	8006bfa <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	781b      	ldrb	r3, [r3, #0]
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f000 fa29 	bl	8007056 <RTC_ByteToBcd2>
 8006c04:	4603      	mov	r3, r0
 8006c06:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	785b      	ldrb	r3, [r3, #1]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f000 fa22 	bl	8007056 <RTC_ByteToBcd2>
 8006c12:	4603      	mov	r3, r0
 8006c14:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006c16:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	789b      	ldrb	r3, [r3, #2]
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f000 fa1a 	bl	8007056 <RTC_ByteToBcd2>
 8006c22:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006c24:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	78db      	ldrb	r3, [r3, #3]
 8006c2c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	617b      	str	r3, [r7, #20]
 8006c32:	e018      	b.n	8006c66 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d102      	bne.n	8006c48 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	2200      	movs	r2, #0
 8006c46:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	785b      	ldrb	r3, [r3, #1]
 8006c52:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006c54:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006c56:	68ba      	ldr	r2, [r7, #8]
 8006c58:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006c5a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	78db      	ldrb	r3, [r3, #3]
 8006c60:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006c62:	4313      	orrs	r3, r2
 8006c64:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	22ca      	movs	r2, #202	; 0xca
 8006c6c:	625a      	str	r2, [r3, #36]	; 0x24
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	2253      	movs	r2, #83	; 0x53
 8006c74:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006c76:	68f8      	ldr	r0, [r7, #12]
 8006c78:	f000 f991 	bl	8006f9e <RTC_EnterInitMode>
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006c80:	7cfb      	ldrb	r3, [r7, #19]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d120      	bne.n	8006cc8 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006c90:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006c94:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	689a      	ldr	r2, [r3, #8]
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006ca4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	6899      	ldr	r1, [r3, #8]
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	68da      	ldr	r2, [r3, #12]
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	691b      	ldr	r3, [r3, #16]
 8006cb4:	431a      	orrs	r2, r3
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006cbe:	68f8      	ldr	r0, [r7, #12]
 8006cc0:	f000 f9a4 	bl	800700c <RTC_ExitInitMode>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006cc8:	7cfb      	ldrb	r3, [r7, #19]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d102      	bne.n	8006cd4 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	22ff      	movs	r2, #255	; 0xff
 8006cda:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	771a      	strb	r2, [r3, #28]

  return status;
 8006ce2:	7cfb      	ldrb	r3, [r7, #19]
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	371c      	adds	r7, #28
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd90      	pop	{r4, r7, pc}

08006cec <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b086      	sub	sp, #24
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006d1e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006d22:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	0c1b      	lsrs	r3, r3, #16
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d2e:	b2da      	uxtb	r2, r3
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	0a1b      	lsrs	r3, r3, #8
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d3e:	b2da      	uxtb	r2, r3
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d4c:	b2da      	uxtb	r2, r3
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	0d9b      	lsrs	r3, r3, #22
 8006d56:	b2db      	uxtb	r3, r3
 8006d58:	f003 0301 	and.w	r3, r3, #1
 8006d5c:	b2da      	uxtb	r2, r3
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d11a      	bne.n	8006d9e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	781b      	ldrb	r3, [r3, #0]
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f000 f98f 	bl	8007090 <RTC_Bcd2ToByte>
 8006d72:	4603      	mov	r3, r0
 8006d74:	461a      	mov	r2, r3
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	785b      	ldrb	r3, [r3, #1]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f000 f986 	bl	8007090 <RTC_Bcd2ToByte>
 8006d84:	4603      	mov	r3, r0
 8006d86:	461a      	mov	r2, r3
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	789b      	ldrb	r3, [r3, #2]
 8006d90:	4618      	mov	r0, r3
 8006d92:	f000 f97d 	bl	8007090 <RTC_Bcd2ToByte>
 8006d96:	4603      	mov	r3, r0
 8006d98:	461a      	mov	r2, r3
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006d9e:	2300      	movs	r3, #0
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3718      	adds	r7, #24
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006da8:	b590      	push	{r4, r7, lr}
 8006daa:	b087      	sub	sp, #28
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	60f8      	str	r0, [r7, #12]
 8006db0:	60b9      	str	r1, [r7, #8]
 8006db2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006db4:	2300      	movs	r3, #0
 8006db6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	7f1b      	ldrb	r3, [r3, #28]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d101      	bne.n	8006dc4 <HAL_RTC_SetDate+0x1c>
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	e071      	b.n	8006ea8 <HAL_RTC_SetDate+0x100>
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2202      	movs	r2, #2
 8006dce:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d10e      	bne.n	8006df4 <HAL_RTC_SetDate+0x4c>
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	785b      	ldrb	r3, [r3, #1]
 8006dda:	f003 0310 	and.w	r3, r3, #16
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d008      	beq.n	8006df4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	785b      	ldrb	r3, [r3, #1]
 8006de6:	f023 0310 	bic.w	r3, r3, #16
 8006dea:	b2db      	uxtb	r3, r3
 8006dec:	330a      	adds	r3, #10
 8006dee:	b2da      	uxtb	r2, r3
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d11c      	bne.n	8006e34 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	78db      	ldrb	r3, [r3, #3]
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f000 f929 	bl	8007056 <RTC_ByteToBcd2>
 8006e04:	4603      	mov	r3, r0
 8006e06:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	785b      	ldrb	r3, [r3, #1]
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f000 f922 	bl	8007056 <RTC_ByteToBcd2>
 8006e12:	4603      	mov	r3, r0
 8006e14:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006e16:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	789b      	ldrb	r3, [r3, #2]
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	f000 f91a 	bl	8007056 <RTC_ByteToBcd2>
 8006e22:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006e24:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	781b      	ldrb	r3, [r3, #0]
 8006e2c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	617b      	str	r3, [r7, #20]
 8006e32:	e00e      	b.n	8006e52 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	78db      	ldrb	r3, [r3, #3]
 8006e38:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	785b      	ldrb	r3, [r3, #1]
 8006e3e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006e40:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006e42:	68ba      	ldr	r2, [r7, #8]
 8006e44:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006e46:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	781b      	ldrb	r3, [r3, #0]
 8006e4c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	22ca      	movs	r2, #202	; 0xca
 8006e58:	625a      	str	r2, [r3, #36]	; 0x24
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	2253      	movs	r2, #83	; 0x53
 8006e60:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006e62:	68f8      	ldr	r0, [r7, #12]
 8006e64:	f000 f89b 	bl	8006f9e <RTC_EnterInitMode>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006e6c:	7cfb      	ldrb	r3, [r7, #19]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d10c      	bne.n	8006e8c <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006e7c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006e80:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006e82:	68f8      	ldr	r0, [r7, #12]
 8006e84:	f000 f8c2 	bl	800700c <RTC_ExitInitMode>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006e8c:	7cfb      	ldrb	r3, [r7, #19]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d102      	bne.n	8006e98 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2201      	movs	r2, #1
 8006e96:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	22ff      	movs	r2, #255	; 0xff
 8006e9e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	771a      	strb	r2, [r3, #28]

  return status;
 8006ea6:	7cfb      	ldrb	r3, [r7, #19]
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	371c      	adds	r7, #28
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd90      	pop	{r4, r7, pc}

08006eb0 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b086      	sub	sp, #24
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	60f8      	str	r0, [r7, #12]
 8006eb8:	60b9      	str	r1, [r7, #8]
 8006eba:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006eca:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006ece:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	0c1b      	lsrs	r3, r3, #16
 8006ed4:	b2da      	uxtb	r2, r3
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	0a1b      	lsrs	r3, r3, #8
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	f003 031f 	and.w	r3, r3, #31
 8006ee4:	b2da      	uxtb	r2, r3
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ef2:	b2da      	uxtb	r2, r3
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	0b5b      	lsrs	r3, r3, #13
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	f003 0307 	and.w	r3, r3, #7
 8006f02:	b2da      	uxtb	r2, r3
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d11a      	bne.n	8006f44 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	78db      	ldrb	r3, [r3, #3]
 8006f12:	4618      	mov	r0, r3
 8006f14:	f000 f8bc 	bl	8007090 <RTC_Bcd2ToByte>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	785b      	ldrb	r3, [r3, #1]
 8006f24:	4618      	mov	r0, r3
 8006f26:	f000 f8b3 	bl	8007090 <RTC_Bcd2ToByte>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	789b      	ldrb	r3, [r3, #2]
 8006f36:	4618      	mov	r0, r3
 8006f38:	f000 f8aa 	bl	8007090 <RTC_Bcd2ToByte>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	461a      	mov	r2, r3
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006f44:	2300      	movs	r3, #0
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3718      	adds	r7, #24
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}

08006f4e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006f4e:	b580      	push	{r7, lr}
 8006f50:	b084      	sub	sp, #16
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006f56:	2300      	movs	r3, #0
 8006f58:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	68da      	ldr	r2, [r3, #12]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006f68:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006f6a:	f7fd ffcb 	bl	8004f04 <HAL_GetTick>
 8006f6e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006f70:	e009      	b.n	8006f86 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006f72:	f7fd ffc7 	bl	8004f04 <HAL_GetTick>
 8006f76:	4602      	mov	r2, r0
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	1ad3      	subs	r3, r2, r3
 8006f7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f80:	d901      	bls.n	8006f86 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006f82:	2303      	movs	r3, #3
 8006f84:	e007      	b.n	8006f96 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	68db      	ldr	r3, [r3, #12]
 8006f8c:	f003 0320 	and.w	r3, r3, #32
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d0ee      	beq.n	8006f72 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3710      	adds	r7, #16
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	b084      	sub	sp, #16
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006faa:	2300      	movs	r3, #0
 8006fac:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	68db      	ldr	r3, [r3, #12]
 8006fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d122      	bne.n	8007002 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68da      	ldr	r2, [r3, #12]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006fca:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006fcc:	f7fd ff9a 	bl	8004f04 <HAL_GetTick>
 8006fd0:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006fd2:	e00c      	b.n	8006fee <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006fd4:	f7fd ff96 	bl	8004f04 <HAL_GetTick>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	1ad3      	subs	r3, r2, r3
 8006fde:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006fe2:	d904      	bls.n	8006fee <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2204      	movs	r2, #4
 8006fe8:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	68db      	ldr	r3, [r3, #12]
 8006ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d102      	bne.n	8007002 <RTC_EnterInitMode+0x64>
 8006ffc:	7bfb      	ldrb	r3, [r7, #15]
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d1e8      	bne.n	8006fd4 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007002:	7bfb      	ldrb	r3, [r7, #15]
}
 8007004:	4618      	mov	r0, r3
 8007006:	3710      	adds	r7, #16
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007014:	2300      	movs	r3, #0
 8007016:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68da      	ldr	r2, [r3, #12]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007026:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	f003 0320 	and.w	r3, r3, #32
 8007032:	2b00      	cmp	r3, #0
 8007034:	d10a      	bne.n	800704c <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f7ff ff89 	bl	8006f4e <HAL_RTC_WaitForSynchro>
 800703c:	4603      	mov	r3, r0
 800703e:	2b00      	cmp	r3, #0
 8007040:	d004      	beq.n	800704c <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2204      	movs	r2, #4
 8007046:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007048:	2301      	movs	r3, #1
 800704a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800704c:	7bfb      	ldrb	r3, [r7, #15]
}
 800704e:	4618      	mov	r0, r3
 8007050:	3710      	adds	r7, #16
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}

08007056 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007056:	b480      	push	{r7}
 8007058:	b085      	sub	sp, #20
 800705a:	af00      	add	r7, sp, #0
 800705c:	4603      	mov	r3, r0
 800705e:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8007060:	2300      	movs	r3, #0
 8007062:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8007064:	e005      	b.n	8007072 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007066:	7bfb      	ldrb	r3, [r7, #15]
 8007068:	3301      	adds	r3, #1
 800706a:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 800706c:	79fb      	ldrb	r3, [r7, #7]
 800706e:	3b0a      	subs	r3, #10
 8007070:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007072:	79fb      	ldrb	r3, [r7, #7]
 8007074:	2b09      	cmp	r3, #9
 8007076:	d8f6      	bhi.n	8007066 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007078:	7bfb      	ldrb	r3, [r7, #15]
 800707a:	011b      	lsls	r3, r3, #4
 800707c:	b2da      	uxtb	r2, r3
 800707e:	79fb      	ldrb	r3, [r7, #7]
 8007080:	4313      	orrs	r3, r2
 8007082:	b2db      	uxtb	r3, r3
}
 8007084:	4618      	mov	r0, r3
 8007086:	3714      	adds	r7, #20
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007090:	b480      	push	{r7}
 8007092:	b085      	sub	sp, #20
 8007094:	af00      	add	r7, sp, #0
 8007096:	4603      	mov	r3, r0
 8007098:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800709a:	2300      	movs	r3, #0
 800709c:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800709e:	79fb      	ldrb	r3, [r7, #7]
 80070a0:	091b      	lsrs	r3, r3, #4
 80070a2:	b2db      	uxtb	r3, r3
 80070a4:	461a      	mov	r2, r3
 80070a6:	0092      	lsls	r2, r2, #2
 80070a8:	4413      	add	r3, r2
 80070aa:	005b      	lsls	r3, r3, #1
 80070ac:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80070ae:	79fb      	ldrb	r3, [r7, #7]
 80070b0:	f003 030f 	and.w	r3, r3, #15
 80070b4:	b2da      	uxtb	r2, r3
 80070b6:	7bfb      	ldrb	r3, [r7, #15]
 80070b8:	4413      	add	r3, r2
 80070ba:	b2db      	uxtb	r3, r3
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3714      	adds	r7, #20
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr

080070c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b082      	sub	sp, #8
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d101      	bne.n	80070da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	e07b      	b.n	80071d2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d108      	bne.n	80070f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070ea:	d009      	beq.n	8007100 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2200      	movs	r2, #0
 80070f0:	61da      	str	r2, [r3, #28]
 80070f2:	e005      	b.n	8007100 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2200      	movs	r2, #0
 80070f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800710c:	b2db      	uxtb	r3, r3
 800710e:	2b00      	cmp	r3, #0
 8007110:	d106      	bne.n	8007120 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2200      	movs	r2, #0
 8007116:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f7fd fb44 	bl	80047a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2202      	movs	r2, #2
 8007124:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007136:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007148:	431a      	orrs	r2, r3
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	68db      	ldr	r3, [r3, #12]
 800714e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007152:	431a      	orrs	r2, r3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	691b      	ldr	r3, [r3, #16]
 8007158:	f003 0302 	and.w	r3, r3, #2
 800715c:	431a      	orrs	r2, r3
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	695b      	ldr	r3, [r3, #20]
 8007162:	f003 0301 	and.w	r3, r3, #1
 8007166:	431a      	orrs	r2, r3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	699b      	ldr	r3, [r3, #24]
 800716c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007170:	431a      	orrs	r2, r3
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	69db      	ldr	r3, [r3, #28]
 8007176:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800717a:	431a      	orrs	r2, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a1b      	ldr	r3, [r3, #32]
 8007180:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007184:	ea42 0103 	orr.w	r1, r2, r3
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800718c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	430a      	orrs	r2, r1
 8007196:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	699b      	ldr	r3, [r3, #24]
 800719c:	0c1b      	lsrs	r3, r3, #16
 800719e:	f003 0104 	and.w	r1, r3, #4
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a6:	f003 0210 	and.w	r2, r3, #16
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	430a      	orrs	r2, r1
 80071b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	69da      	ldr	r2, [r3, #28]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80071d0:	2300      	movs	r3, #0
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3708      	adds	r7, #8
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}

080071da <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071da:	b580      	push	{r7, lr}
 80071dc:	b088      	sub	sp, #32
 80071de:	af00      	add	r7, sp, #0
 80071e0:	60f8      	str	r0, [r7, #12]
 80071e2:	60b9      	str	r1, [r7, #8]
 80071e4:	603b      	str	r3, [r7, #0]
 80071e6:	4613      	mov	r3, r2
 80071e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80071ea:	2300      	movs	r3, #0
 80071ec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d101      	bne.n	80071fc <HAL_SPI_Transmit+0x22>
 80071f8:	2302      	movs	r3, #2
 80071fa:	e126      	b.n	800744a <HAL_SPI_Transmit+0x270>
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007204:	f7fd fe7e 	bl	8004f04 <HAL_GetTick>
 8007208:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800720a:	88fb      	ldrh	r3, [r7, #6]
 800720c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007214:	b2db      	uxtb	r3, r3
 8007216:	2b01      	cmp	r3, #1
 8007218:	d002      	beq.n	8007220 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800721a:	2302      	movs	r3, #2
 800721c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800721e:	e10b      	b.n	8007438 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d002      	beq.n	800722c <HAL_SPI_Transmit+0x52>
 8007226:	88fb      	ldrh	r3, [r7, #6]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d102      	bne.n	8007232 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007230:	e102      	b.n	8007438 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2203      	movs	r2, #3
 8007236:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2200      	movs	r2, #0
 800723e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	68ba      	ldr	r2, [r7, #8]
 8007244:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	88fa      	ldrh	r2, [r7, #6]
 800724a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	88fa      	ldrh	r2, [r7, #6]
 8007250:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2200      	movs	r2, #0
 8007256:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2200      	movs	r2, #0
 800725c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2200      	movs	r2, #0
 8007262:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2200      	movs	r2, #0
 8007268:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2200      	movs	r2, #0
 800726e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007278:	d10f      	bne.n	800729a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007288:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007298:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072a4:	2b40      	cmp	r3, #64	; 0x40
 80072a6:	d007      	beq.n	80072b8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	681a      	ldr	r2, [r3, #0]
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80072b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072c0:	d14b      	bne.n	800735a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d002      	beq.n	80072d0 <HAL_SPI_Transmit+0xf6>
 80072ca:	8afb      	ldrh	r3, [r7, #22]
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d13e      	bne.n	800734e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d4:	881a      	ldrh	r2, [r3, #0]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e0:	1c9a      	adds	r2, r3, #2
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	3b01      	subs	r3, #1
 80072ee:	b29a      	uxth	r2, r3
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80072f4:	e02b      	b.n	800734e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	689b      	ldr	r3, [r3, #8]
 80072fc:	f003 0302 	and.w	r3, r3, #2
 8007300:	2b02      	cmp	r3, #2
 8007302:	d112      	bne.n	800732a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007308:	881a      	ldrh	r2, [r3, #0]
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007314:	1c9a      	adds	r2, r3, #2
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800731e:	b29b      	uxth	r3, r3
 8007320:	3b01      	subs	r3, #1
 8007322:	b29a      	uxth	r2, r3
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	86da      	strh	r2, [r3, #54]	; 0x36
 8007328:	e011      	b.n	800734e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800732a:	f7fd fdeb 	bl	8004f04 <HAL_GetTick>
 800732e:	4602      	mov	r2, r0
 8007330:	69bb      	ldr	r3, [r7, #24]
 8007332:	1ad3      	subs	r3, r2, r3
 8007334:	683a      	ldr	r2, [r7, #0]
 8007336:	429a      	cmp	r2, r3
 8007338:	d803      	bhi.n	8007342 <HAL_SPI_Transmit+0x168>
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007340:	d102      	bne.n	8007348 <HAL_SPI_Transmit+0x16e>
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d102      	bne.n	800734e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007348:	2303      	movs	r3, #3
 800734a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800734c:	e074      	b.n	8007438 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007352:	b29b      	uxth	r3, r3
 8007354:	2b00      	cmp	r3, #0
 8007356:	d1ce      	bne.n	80072f6 <HAL_SPI_Transmit+0x11c>
 8007358:	e04c      	b.n	80073f4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d002      	beq.n	8007368 <HAL_SPI_Transmit+0x18e>
 8007362:	8afb      	ldrh	r3, [r7, #22]
 8007364:	2b01      	cmp	r3, #1
 8007366:	d140      	bne.n	80073ea <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	330c      	adds	r3, #12
 8007372:	7812      	ldrb	r2, [r2, #0]
 8007374:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800737a:	1c5a      	adds	r2, r3, #1
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007384:	b29b      	uxth	r3, r3
 8007386:	3b01      	subs	r3, #1
 8007388:	b29a      	uxth	r2, r3
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800738e:	e02c      	b.n	80073ea <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	f003 0302 	and.w	r3, r3, #2
 800739a:	2b02      	cmp	r3, #2
 800739c:	d113      	bne.n	80073c6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	330c      	adds	r3, #12
 80073a8:	7812      	ldrb	r2, [r2, #0]
 80073aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073b0:	1c5a      	adds	r2, r3, #1
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	3b01      	subs	r3, #1
 80073be:	b29a      	uxth	r2, r3
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	86da      	strh	r2, [r3, #54]	; 0x36
 80073c4:	e011      	b.n	80073ea <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073c6:	f7fd fd9d 	bl	8004f04 <HAL_GetTick>
 80073ca:	4602      	mov	r2, r0
 80073cc:	69bb      	ldr	r3, [r7, #24]
 80073ce:	1ad3      	subs	r3, r2, r3
 80073d0:	683a      	ldr	r2, [r7, #0]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d803      	bhi.n	80073de <HAL_SPI_Transmit+0x204>
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073dc:	d102      	bne.n	80073e4 <HAL_SPI_Transmit+0x20a>
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d102      	bne.n	80073ea <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80073e8:	e026      	b.n	8007438 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1cd      	bne.n	8007390 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80073f4:	69ba      	ldr	r2, [r7, #24]
 80073f6:	6839      	ldr	r1, [r7, #0]
 80073f8:	68f8      	ldr	r0, [r7, #12]
 80073fa:	f000 fb13 	bl	8007a24 <SPI_EndRxTxTransaction>
 80073fe:	4603      	mov	r3, r0
 8007400:	2b00      	cmp	r3, #0
 8007402:	d002      	beq.n	800740a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2220      	movs	r2, #32
 8007408:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	689b      	ldr	r3, [r3, #8]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d10a      	bne.n	8007428 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007412:	2300      	movs	r3, #0
 8007414:	613b      	str	r3, [r7, #16]
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68db      	ldr	r3, [r3, #12]
 800741c:	613b      	str	r3, [r7, #16]
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	613b      	str	r3, [r7, #16]
 8007426:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800742c:	2b00      	cmp	r3, #0
 800742e:	d002      	beq.n	8007436 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	77fb      	strb	r3, [r7, #31]
 8007434:	e000      	b.n	8007438 <HAL_SPI_Transmit+0x25e>
  }

error:
 8007436:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2201      	movs	r2, #1
 800743c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2200      	movs	r2, #0
 8007444:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007448:	7ffb      	ldrb	r3, [r7, #31]
}
 800744a:	4618      	mov	r0, r3
 800744c:	3720      	adds	r7, #32
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}
	...

08007454 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b086      	sub	sp, #24
 8007458:	af00      	add	r7, sp, #0
 800745a:	60f8      	str	r0, [r7, #12]
 800745c:	60b9      	str	r1, [r7, #8]
 800745e:	4613      	mov	r3, r2
 8007460:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007462:	2300      	movs	r3, #0
 8007464:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800746c:	2b01      	cmp	r3, #1
 800746e:	d101      	bne.n	8007474 <HAL_SPI_Transmit_DMA+0x20>
 8007470:	2302      	movs	r3, #2
 8007472:	e09b      	b.n	80075ac <HAL_SPI_Transmit_DMA+0x158>
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007482:	b2db      	uxtb	r3, r3
 8007484:	2b01      	cmp	r3, #1
 8007486:	d002      	beq.n	800748e <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8007488:	2302      	movs	r3, #2
 800748a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800748c:	e089      	b.n	80075a2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d002      	beq.n	800749a <HAL_SPI_Transmit_DMA+0x46>
 8007494:	88fb      	ldrh	r3, [r7, #6]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d102      	bne.n	80074a0 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800749a:	2301      	movs	r3, #1
 800749c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800749e:	e080      	b.n	80075a2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2203      	movs	r2, #3
 80074a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2200      	movs	r2, #0
 80074ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	68ba      	ldr	r2, [r7, #8]
 80074b2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	88fa      	ldrh	r2, [r7, #6]
 80074b8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	88fa      	ldrh	r2, [r7, #6]
 80074be:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2200      	movs	r2, #0
 80074c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2200      	movs	r2, #0
 80074ca:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2200      	movs	r2, #0
 80074d0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2200      	movs	r2, #0
 80074d6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2200      	movs	r2, #0
 80074dc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074e6:	d10f      	bne.n	8007508 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074f6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007506:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800750c:	4a29      	ldr	r2, [pc, #164]	; (80075b4 <HAL_SPI_Transmit_DMA+0x160>)
 800750e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007514:	4a28      	ldr	r2, [pc, #160]	; (80075b8 <HAL_SPI_Transmit_DMA+0x164>)
 8007516:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800751c:	4a27      	ldr	r2, [pc, #156]	; (80075bc <HAL_SPI_Transmit_DMA+0x168>)
 800751e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007524:	2200      	movs	r2, #0
 8007526:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007530:	4619      	mov	r1, r3
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	330c      	adds	r3, #12
 8007538:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800753e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007540:	f7fd fea0 	bl	8005284 <HAL_DMA_Start_IT>
 8007544:	4603      	mov	r3, r0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d00c      	beq.n	8007564 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800754e:	f043 0210 	orr.w	r2, r3, #16
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2201      	movs	r2, #1
 800755e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8007562:	e01e      	b.n	80075a2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800756e:	2b40      	cmp	r3, #64	; 0x40
 8007570:	d007      	beq.n	8007582 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007580:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	685a      	ldr	r2, [r3, #4]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f042 0220 	orr.w	r2, r2, #32
 8007590:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	685a      	ldr	r2, [r3, #4]
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f042 0202 	orr.w	r2, r2, #2
 80075a0:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2200      	movs	r2, #0
 80075a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80075aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	3718      	adds	r7, #24
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	08007891 	.word	0x08007891
 80075b8:	080077e9 	.word	0x080077e9
 80075bc:	080078ad 	.word	0x080078ad

080075c0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b088      	sub	sp, #32
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80075d8:	69bb      	ldr	r3, [r7, #24]
 80075da:	099b      	lsrs	r3, r3, #6
 80075dc:	f003 0301 	and.w	r3, r3, #1
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d10f      	bne.n	8007604 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00a      	beq.n	8007604 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80075ee:	69fb      	ldr	r3, [r7, #28]
 80075f0:	099b      	lsrs	r3, r3, #6
 80075f2:	f003 0301 	and.w	r3, r3, #1
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d004      	beq.n	8007604 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	4798      	blx	r3
    return;
 8007602:	e0d7      	b.n	80077b4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007604:	69bb      	ldr	r3, [r7, #24]
 8007606:	085b      	lsrs	r3, r3, #1
 8007608:	f003 0301 	and.w	r3, r3, #1
 800760c:	2b00      	cmp	r3, #0
 800760e:	d00a      	beq.n	8007626 <HAL_SPI_IRQHandler+0x66>
 8007610:	69fb      	ldr	r3, [r7, #28]
 8007612:	09db      	lsrs	r3, r3, #7
 8007614:	f003 0301 	and.w	r3, r3, #1
 8007618:	2b00      	cmp	r3, #0
 800761a:	d004      	beq.n	8007626 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	4798      	blx	r3
    return;
 8007624:	e0c6      	b.n	80077b4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	095b      	lsrs	r3, r3, #5
 800762a:	f003 0301 	and.w	r3, r3, #1
 800762e:	2b00      	cmp	r3, #0
 8007630:	d10c      	bne.n	800764c <HAL_SPI_IRQHandler+0x8c>
 8007632:	69bb      	ldr	r3, [r7, #24]
 8007634:	099b      	lsrs	r3, r3, #6
 8007636:	f003 0301 	and.w	r3, r3, #1
 800763a:	2b00      	cmp	r3, #0
 800763c:	d106      	bne.n	800764c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	0a1b      	lsrs	r3, r3, #8
 8007642:	f003 0301 	and.w	r3, r3, #1
 8007646:	2b00      	cmp	r3, #0
 8007648:	f000 80b4 	beq.w	80077b4 <HAL_SPI_IRQHandler+0x1f4>
 800764c:	69fb      	ldr	r3, [r7, #28]
 800764e:	095b      	lsrs	r3, r3, #5
 8007650:	f003 0301 	and.w	r3, r3, #1
 8007654:	2b00      	cmp	r3, #0
 8007656:	f000 80ad 	beq.w	80077b4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	099b      	lsrs	r3, r3, #6
 800765e:	f003 0301 	and.w	r3, r3, #1
 8007662:	2b00      	cmp	r3, #0
 8007664:	d023      	beq.n	80076ae <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800766c:	b2db      	uxtb	r3, r3
 800766e:	2b03      	cmp	r3, #3
 8007670:	d011      	beq.n	8007696 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007676:	f043 0204 	orr.w	r2, r3, #4
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800767e:	2300      	movs	r3, #0
 8007680:	617b      	str	r3, [r7, #20]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68db      	ldr	r3, [r3, #12]
 8007688:	617b      	str	r3, [r7, #20]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	617b      	str	r3, [r7, #20]
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	e00b      	b.n	80076ae <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007696:	2300      	movs	r3, #0
 8007698:	613b      	str	r3, [r7, #16]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	68db      	ldr	r3, [r3, #12]
 80076a0:	613b      	str	r3, [r7, #16]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	613b      	str	r3, [r7, #16]
 80076aa:	693b      	ldr	r3, [r7, #16]
        return;
 80076ac:	e082      	b.n	80077b4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80076ae:	69bb      	ldr	r3, [r7, #24]
 80076b0:	095b      	lsrs	r3, r3, #5
 80076b2:	f003 0301 	and.w	r3, r3, #1
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d014      	beq.n	80076e4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076be:	f043 0201 	orr.w	r2, r3, #1
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80076c6:	2300      	movs	r3, #0
 80076c8:	60fb      	str	r3, [r7, #12]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	60fb      	str	r3, [r7, #12]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	681a      	ldr	r2, [r3, #0]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076e0:	601a      	str	r2, [r3, #0]
 80076e2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	0a1b      	lsrs	r3, r3, #8
 80076e8:	f003 0301 	and.w	r3, r3, #1
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d00c      	beq.n	800770a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076f4:	f043 0208 	orr.w	r2, r3, #8
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80076fc:	2300      	movs	r3, #0
 80076fe:	60bb      	str	r3, [r7, #8]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	689b      	ldr	r3, [r3, #8]
 8007706:	60bb      	str	r3, [r7, #8]
 8007708:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800770e:	2b00      	cmp	r3, #0
 8007710:	d04f      	beq.n	80077b2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	685a      	ldr	r2, [r3, #4]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007720:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2201      	movs	r2, #1
 8007726:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800772a:	69fb      	ldr	r3, [r7, #28]
 800772c:	f003 0302 	and.w	r3, r3, #2
 8007730:	2b00      	cmp	r3, #0
 8007732:	d104      	bne.n	800773e <HAL_SPI_IRQHandler+0x17e>
 8007734:	69fb      	ldr	r3, [r7, #28]
 8007736:	f003 0301 	and.w	r3, r3, #1
 800773a:	2b00      	cmp	r3, #0
 800773c:	d034      	beq.n	80077a8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	685a      	ldr	r2, [r3, #4]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f022 0203 	bic.w	r2, r2, #3
 800774c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007752:	2b00      	cmp	r3, #0
 8007754:	d011      	beq.n	800777a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800775a:	4a18      	ldr	r2, [pc, #96]	; (80077bc <HAL_SPI_IRQHandler+0x1fc>)
 800775c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007762:	4618      	mov	r0, r3
 8007764:	f7fd fe56 	bl	8005414 <HAL_DMA_Abort_IT>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d005      	beq.n	800777a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007772:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800777e:	2b00      	cmp	r3, #0
 8007780:	d016      	beq.n	80077b0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007786:	4a0d      	ldr	r2, [pc, #52]	; (80077bc <HAL_SPI_IRQHandler+0x1fc>)
 8007788:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800778e:	4618      	mov	r0, r3
 8007790:	f7fd fe40 	bl	8005414 <HAL_DMA_Abort_IT>
 8007794:	4603      	mov	r3, r0
 8007796:	2b00      	cmp	r3, #0
 8007798:	d00a      	beq.n	80077b0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800779e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80077a6:	e003      	b.n	80077b0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f000 f813 	bl	80077d4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80077ae:	e000      	b.n	80077b2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80077b0:	bf00      	nop
    return;
 80077b2:	bf00      	nop
  }
}
 80077b4:	3720      	adds	r7, #32
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
 80077ba:	bf00      	nop
 80077bc:	080078ed 	.word	0x080078ed

080077c0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b083      	sub	sp, #12
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80077c8:	bf00      	nop
 80077ca:	370c      	adds	r7, #12
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr

080077d4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80077dc:	bf00      	nop
 80077de:	370c      	adds	r7, #12
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr

080077e8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b086      	sub	sp, #24
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077f4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077f6:	f7fd fb85 	bl	8004f04 <HAL_GetTick>
 80077fa:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007806:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800780a:	d03b      	beq.n	8007884 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	685a      	ldr	r2, [r3, #4]
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f022 0220 	bic.w	r2, r2, #32
 800781a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	685a      	ldr	r2, [r3, #4]
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f022 0202 	bic.w	r2, r2, #2
 800782a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800782c:	693a      	ldr	r2, [r7, #16]
 800782e:	2164      	movs	r1, #100	; 0x64
 8007830:	6978      	ldr	r0, [r7, #20]
 8007832:	f000 f8f7 	bl	8007a24 <SPI_EndRxTxTransaction>
 8007836:	4603      	mov	r3, r0
 8007838:	2b00      	cmp	r3, #0
 800783a:	d005      	beq.n	8007848 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007840:	f043 0220 	orr.w	r2, r3, #32
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	689b      	ldr	r3, [r3, #8]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d10a      	bne.n	8007866 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007850:	2300      	movs	r3, #0
 8007852:	60fb      	str	r3, [r7, #12]
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	68db      	ldr	r3, [r3, #12]
 800785a:	60fb      	str	r3, [r7, #12]
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	60fb      	str	r3, [r7, #12]
 8007864:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	2200      	movs	r2, #0
 800786a:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007878:	2b00      	cmp	r3, #0
 800787a:	d003      	beq.n	8007884 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800787c:	6978      	ldr	r0, [r7, #20]
 800787e:	f7ff ffa9 	bl	80077d4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007882:	e002      	b.n	800788a <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8007884:	6978      	ldr	r0, [r7, #20]
 8007886:	f7fb fa7d 	bl	8002d84 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800788a:	3718      	adds	r7, #24
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800789c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800789e:	68f8      	ldr	r0, [r7, #12]
 80078a0:	f7ff ff8e 	bl	80077c0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80078a4:	bf00      	nop
 80078a6:	3710      	adds	r7, #16
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}

080078ac <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b084      	sub	sp, #16
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078b8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	685a      	ldr	r2, [r3, #4]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f022 0203 	bic.w	r2, r2, #3
 80078c8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078ce:	f043 0210 	orr.w	r2, r3, #16
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2201      	movs	r2, #1
 80078da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80078de:	68f8      	ldr	r0, [r7, #12]
 80078e0:	f7ff ff78 	bl	80077d4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80078e4:	bf00      	nop
 80078e6:	3710      	adds	r7, #16
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b084      	sub	sp, #16
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078f8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2200      	movs	r2, #0
 80078fe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2200      	movs	r2, #0
 8007904:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007906:	68f8      	ldr	r0, [r7, #12]
 8007908:	f7ff ff64 	bl	80077d4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800790c:	bf00      	nop
 800790e:	3710      	adds	r7, #16
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b088      	sub	sp, #32
 8007918:	af00      	add	r7, sp, #0
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	603b      	str	r3, [r7, #0]
 8007920:	4613      	mov	r3, r2
 8007922:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007924:	f7fd faee 	bl	8004f04 <HAL_GetTick>
 8007928:	4602      	mov	r2, r0
 800792a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800792c:	1a9b      	subs	r3, r3, r2
 800792e:	683a      	ldr	r2, [r7, #0]
 8007930:	4413      	add	r3, r2
 8007932:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007934:	f7fd fae6 	bl	8004f04 <HAL_GetTick>
 8007938:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800793a:	4b39      	ldr	r3, [pc, #228]	; (8007a20 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	015b      	lsls	r3, r3, #5
 8007940:	0d1b      	lsrs	r3, r3, #20
 8007942:	69fa      	ldr	r2, [r7, #28]
 8007944:	fb02 f303 	mul.w	r3, r2, r3
 8007948:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800794a:	e054      	b.n	80079f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007952:	d050      	beq.n	80079f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007954:	f7fd fad6 	bl	8004f04 <HAL_GetTick>
 8007958:	4602      	mov	r2, r0
 800795a:	69bb      	ldr	r3, [r7, #24]
 800795c:	1ad3      	subs	r3, r2, r3
 800795e:	69fa      	ldr	r2, [r7, #28]
 8007960:	429a      	cmp	r2, r3
 8007962:	d902      	bls.n	800796a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007964:	69fb      	ldr	r3, [r7, #28]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d13d      	bne.n	80079e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	685a      	ldr	r2, [r3, #4]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007978:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007982:	d111      	bne.n	80079a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800798c:	d004      	beq.n	8007998 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007996:	d107      	bne.n	80079a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079b0:	d10f      	bne.n	80079d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80079c0:	601a      	str	r2, [r3, #0]
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80079d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2201      	movs	r2, #1
 80079d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2200      	movs	r2, #0
 80079de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80079e2:	2303      	movs	r3, #3
 80079e4:	e017      	b.n	8007a16 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d101      	bne.n	80079f0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80079ec:	2300      	movs	r3, #0
 80079ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	3b01      	subs	r3, #1
 80079f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	689a      	ldr	r2, [r3, #8]
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	4013      	ands	r3, r2
 8007a00:	68ba      	ldr	r2, [r7, #8]
 8007a02:	429a      	cmp	r2, r3
 8007a04:	bf0c      	ite	eq
 8007a06:	2301      	moveq	r3, #1
 8007a08:	2300      	movne	r3, #0
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	79fb      	ldrb	r3, [r7, #7]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d19b      	bne.n	800794c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007a14:	2300      	movs	r3, #0
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3720      	adds	r7, #32
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
 8007a1e:	bf00      	nop
 8007a20:	200000a0 	.word	0x200000a0

08007a24 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b088      	sub	sp, #32
 8007a28:	af02      	add	r7, sp, #8
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007a30:	4b1b      	ldr	r3, [pc, #108]	; (8007aa0 <SPI_EndRxTxTransaction+0x7c>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a1b      	ldr	r2, [pc, #108]	; (8007aa4 <SPI_EndRxTxTransaction+0x80>)
 8007a36:	fba2 2303 	umull	r2, r3, r2, r3
 8007a3a:	0d5b      	lsrs	r3, r3, #21
 8007a3c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007a40:	fb02 f303 	mul.w	r3, r2, r3
 8007a44:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a4e:	d112      	bne.n	8007a76 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	9300      	str	r3, [sp, #0]
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	2200      	movs	r2, #0
 8007a58:	2180      	movs	r1, #128	; 0x80
 8007a5a:	68f8      	ldr	r0, [r7, #12]
 8007a5c:	f7ff ff5a 	bl	8007914 <SPI_WaitFlagStateUntilTimeout>
 8007a60:	4603      	mov	r3, r0
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d016      	beq.n	8007a94 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a6a:	f043 0220 	orr.w	r2, r3, #32
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007a72:	2303      	movs	r3, #3
 8007a74:	e00f      	b.n	8007a96 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d00a      	beq.n	8007a92 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	3b01      	subs	r3, #1
 8007a80:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a8c:	2b80      	cmp	r3, #128	; 0x80
 8007a8e:	d0f2      	beq.n	8007a76 <SPI_EndRxTxTransaction+0x52>
 8007a90:	e000      	b.n	8007a94 <SPI_EndRxTxTransaction+0x70>
        break;
 8007a92:	bf00      	nop
  }

  return HAL_OK;
 8007a94:	2300      	movs	r3, #0
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3718      	adds	r7, #24
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	200000a0 	.word	0x200000a0
 8007aa4:	165e9f81 	.word	0x165e9f81

08007aa8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b082      	sub	sp, #8
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d101      	bne.n	8007aba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e041      	b.n	8007b3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d106      	bne.n	8007ad4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f7fc fef6 	bl	80048c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2202      	movs	r2, #2
 8007ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681a      	ldr	r2, [r3, #0]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	3304      	adds	r3, #4
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	4610      	mov	r0, r2
 8007ae8:	f000 fa96 	bl	8008018 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2201      	movs	r2, #1
 8007b30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2201      	movs	r2, #1
 8007b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b3c:	2300      	movs	r3, #0
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3708      	adds	r7, #8
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
	...

08007b48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b085      	sub	sp, #20
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b56:	b2db      	uxtb	r3, r3
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	d001      	beq.n	8007b60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	e04e      	b.n	8007bfe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2202      	movs	r2, #2
 8007b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	68da      	ldr	r2, [r3, #12]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f042 0201 	orr.w	r2, r2, #1
 8007b76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a23      	ldr	r2, [pc, #140]	; (8007c0c <HAL_TIM_Base_Start_IT+0xc4>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d022      	beq.n	8007bc8 <HAL_TIM_Base_Start_IT+0x80>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b8a:	d01d      	beq.n	8007bc8 <HAL_TIM_Base_Start_IT+0x80>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a1f      	ldr	r2, [pc, #124]	; (8007c10 <HAL_TIM_Base_Start_IT+0xc8>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d018      	beq.n	8007bc8 <HAL_TIM_Base_Start_IT+0x80>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a1e      	ldr	r2, [pc, #120]	; (8007c14 <HAL_TIM_Base_Start_IT+0xcc>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d013      	beq.n	8007bc8 <HAL_TIM_Base_Start_IT+0x80>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a1c      	ldr	r2, [pc, #112]	; (8007c18 <HAL_TIM_Base_Start_IT+0xd0>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d00e      	beq.n	8007bc8 <HAL_TIM_Base_Start_IT+0x80>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a1b      	ldr	r2, [pc, #108]	; (8007c1c <HAL_TIM_Base_Start_IT+0xd4>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d009      	beq.n	8007bc8 <HAL_TIM_Base_Start_IT+0x80>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a19      	ldr	r2, [pc, #100]	; (8007c20 <HAL_TIM_Base_Start_IT+0xd8>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d004      	beq.n	8007bc8 <HAL_TIM_Base_Start_IT+0x80>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a18      	ldr	r2, [pc, #96]	; (8007c24 <HAL_TIM_Base_Start_IT+0xdc>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d111      	bne.n	8007bec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	f003 0307 	and.w	r3, r3, #7
 8007bd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2b06      	cmp	r3, #6
 8007bd8:	d010      	beq.n	8007bfc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f042 0201 	orr.w	r2, r2, #1
 8007be8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bea:	e007      	b.n	8007bfc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	681a      	ldr	r2, [r3, #0]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f042 0201 	orr.w	r2, r2, #1
 8007bfa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007bfc:	2300      	movs	r3, #0
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3714      	adds	r7, #20
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr
 8007c0a:	bf00      	nop
 8007c0c:	40010000 	.word	0x40010000
 8007c10:	40000400 	.word	0x40000400
 8007c14:	40000800 	.word	0x40000800
 8007c18:	40000c00 	.word	0x40000c00
 8007c1c:	40010400 	.word	0x40010400
 8007c20:	40014000 	.word	0x40014000
 8007c24:	40001800 	.word	0x40001800

08007c28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b082      	sub	sp, #8
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	691b      	ldr	r3, [r3, #16]
 8007c36:	f003 0302 	and.w	r3, r3, #2
 8007c3a:	2b02      	cmp	r3, #2
 8007c3c:	d122      	bne.n	8007c84 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	68db      	ldr	r3, [r3, #12]
 8007c44:	f003 0302 	and.w	r3, r3, #2
 8007c48:	2b02      	cmp	r3, #2
 8007c4a:	d11b      	bne.n	8007c84 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f06f 0202 	mvn.w	r2, #2
 8007c54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2201      	movs	r2, #1
 8007c5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	699b      	ldr	r3, [r3, #24]
 8007c62:	f003 0303 	and.w	r3, r3, #3
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d003      	beq.n	8007c72 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 f9b5 	bl	8007fda <HAL_TIM_IC_CaptureCallback>
 8007c70:	e005      	b.n	8007c7e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f000 f9a7 	bl	8007fc6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f000 f9b8 	bl	8007fee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2200      	movs	r2, #0
 8007c82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	691b      	ldr	r3, [r3, #16]
 8007c8a:	f003 0304 	and.w	r3, r3, #4
 8007c8e:	2b04      	cmp	r3, #4
 8007c90:	d122      	bne.n	8007cd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	68db      	ldr	r3, [r3, #12]
 8007c98:	f003 0304 	and.w	r3, r3, #4
 8007c9c:	2b04      	cmp	r3, #4
 8007c9e:	d11b      	bne.n	8007cd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f06f 0204 	mvn.w	r2, #4
 8007ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2202      	movs	r2, #2
 8007cae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	699b      	ldr	r3, [r3, #24]
 8007cb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d003      	beq.n	8007cc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 f98b 	bl	8007fda <HAL_TIM_IC_CaptureCallback>
 8007cc4:	e005      	b.n	8007cd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 f97d 	bl	8007fc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f000 f98e 	bl	8007fee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	691b      	ldr	r3, [r3, #16]
 8007cde:	f003 0308 	and.w	r3, r3, #8
 8007ce2:	2b08      	cmp	r3, #8
 8007ce4:	d122      	bne.n	8007d2c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	f003 0308 	and.w	r3, r3, #8
 8007cf0:	2b08      	cmp	r3, #8
 8007cf2:	d11b      	bne.n	8007d2c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f06f 0208 	mvn.w	r2, #8
 8007cfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2204      	movs	r2, #4
 8007d02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	69db      	ldr	r3, [r3, #28]
 8007d0a:	f003 0303 	and.w	r3, r3, #3
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d003      	beq.n	8007d1a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f000 f961 	bl	8007fda <HAL_TIM_IC_CaptureCallback>
 8007d18:	e005      	b.n	8007d26 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 f953 	bl	8007fc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f000 f964 	bl	8007fee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	691b      	ldr	r3, [r3, #16]
 8007d32:	f003 0310 	and.w	r3, r3, #16
 8007d36:	2b10      	cmp	r3, #16
 8007d38:	d122      	bne.n	8007d80 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	68db      	ldr	r3, [r3, #12]
 8007d40:	f003 0310 	and.w	r3, r3, #16
 8007d44:	2b10      	cmp	r3, #16
 8007d46:	d11b      	bne.n	8007d80 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f06f 0210 	mvn.w	r2, #16
 8007d50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2208      	movs	r2, #8
 8007d56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	69db      	ldr	r3, [r3, #28]
 8007d5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d003      	beq.n	8007d6e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f000 f937 	bl	8007fda <HAL_TIM_IC_CaptureCallback>
 8007d6c:	e005      	b.n	8007d7a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f000 f929 	bl	8007fc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f000 f93a 	bl	8007fee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	691b      	ldr	r3, [r3, #16]
 8007d86:	f003 0301 	and.w	r3, r3, #1
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d10e      	bne.n	8007dac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	68db      	ldr	r3, [r3, #12]
 8007d94:	f003 0301 	and.w	r3, r3, #1
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	d107      	bne.n	8007dac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f06f 0201 	mvn.w	r2, #1
 8007da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f7fc f870 	bl	8003e8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	691b      	ldr	r3, [r3, #16]
 8007db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007db6:	2b80      	cmp	r3, #128	; 0x80
 8007db8:	d10e      	bne.n	8007dd8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	68db      	ldr	r3, [r3, #12]
 8007dc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007dc4:	2b80      	cmp	r3, #128	; 0x80
 8007dc6:	d107      	bne.n	8007dd8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	f000 fae0 	bl	8008398 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	691b      	ldr	r3, [r3, #16]
 8007dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007de2:	2b40      	cmp	r3, #64	; 0x40
 8007de4:	d10e      	bne.n	8007e04 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007df0:	2b40      	cmp	r3, #64	; 0x40
 8007df2:	d107      	bne.n	8007e04 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f000 f8ff 	bl	8008002 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	691b      	ldr	r3, [r3, #16]
 8007e0a:	f003 0320 	and.w	r3, r3, #32
 8007e0e:	2b20      	cmp	r3, #32
 8007e10:	d10e      	bne.n	8007e30 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	68db      	ldr	r3, [r3, #12]
 8007e18:	f003 0320 	and.w	r3, r3, #32
 8007e1c:	2b20      	cmp	r3, #32
 8007e1e:	d107      	bne.n	8007e30 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f06f 0220 	mvn.w	r2, #32
 8007e28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f000 faaa 	bl	8008384 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007e30:	bf00      	nop
 8007e32:	3708      	adds	r7, #8
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}

08007e38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b084      	sub	sp, #16
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
 8007e40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e42:	2300      	movs	r3, #0
 8007e44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d101      	bne.n	8007e54 <HAL_TIM_ConfigClockSource+0x1c>
 8007e50:	2302      	movs	r3, #2
 8007e52:	e0b4      	b.n	8007fbe <HAL_TIM_ConfigClockSource+0x186>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2201      	movs	r2, #1
 8007e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2202      	movs	r2, #2
 8007e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007e72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	68ba      	ldr	r2, [r7, #8]
 8007e82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e8c:	d03e      	beq.n	8007f0c <HAL_TIM_ConfigClockSource+0xd4>
 8007e8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e92:	f200 8087 	bhi.w	8007fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8007e96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e9a:	f000 8086 	beq.w	8007faa <HAL_TIM_ConfigClockSource+0x172>
 8007e9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ea2:	d87f      	bhi.n	8007fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8007ea4:	2b70      	cmp	r3, #112	; 0x70
 8007ea6:	d01a      	beq.n	8007ede <HAL_TIM_ConfigClockSource+0xa6>
 8007ea8:	2b70      	cmp	r3, #112	; 0x70
 8007eaa:	d87b      	bhi.n	8007fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8007eac:	2b60      	cmp	r3, #96	; 0x60
 8007eae:	d050      	beq.n	8007f52 <HAL_TIM_ConfigClockSource+0x11a>
 8007eb0:	2b60      	cmp	r3, #96	; 0x60
 8007eb2:	d877      	bhi.n	8007fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8007eb4:	2b50      	cmp	r3, #80	; 0x50
 8007eb6:	d03c      	beq.n	8007f32 <HAL_TIM_ConfigClockSource+0xfa>
 8007eb8:	2b50      	cmp	r3, #80	; 0x50
 8007eba:	d873      	bhi.n	8007fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8007ebc:	2b40      	cmp	r3, #64	; 0x40
 8007ebe:	d058      	beq.n	8007f72 <HAL_TIM_ConfigClockSource+0x13a>
 8007ec0:	2b40      	cmp	r3, #64	; 0x40
 8007ec2:	d86f      	bhi.n	8007fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8007ec4:	2b30      	cmp	r3, #48	; 0x30
 8007ec6:	d064      	beq.n	8007f92 <HAL_TIM_ConfigClockSource+0x15a>
 8007ec8:	2b30      	cmp	r3, #48	; 0x30
 8007eca:	d86b      	bhi.n	8007fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8007ecc:	2b20      	cmp	r3, #32
 8007ece:	d060      	beq.n	8007f92 <HAL_TIM_ConfigClockSource+0x15a>
 8007ed0:	2b20      	cmp	r3, #32
 8007ed2:	d867      	bhi.n	8007fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d05c      	beq.n	8007f92 <HAL_TIM_ConfigClockSource+0x15a>
 8007ed8:	2b10      	cmp	r3, #16
 8007eda:	d05a      	beq.n	8007f92 <HAL_TIM_ConfigClockSource+0x15a>
 8007edc:	e062      	b.n	8007fa4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6818      	ldr	r0, [r3, #0]
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	6899      	ldr	r1, [r3, #8]
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	685a      	ldr	r2, [r3, #4]
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	68db      	ldr	r3, [r3, #12]
 8007eee:	f000 f9ad 	bl	800824c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	689b      	ldr	r3, [r3, #8]
 8007ef8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007f00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	68ba      	ldr	r2, [r7, #8]
 8007f08:	609a      	str	r2, [r3, #8]
      break;
 8007f0a:	e04f      	b.n	8007fac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6818      	ldr	r0, [r3, #0]
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	6899      	ldr	r1, [r3, #8]
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	685a      	ldr	r2, [r3, #4]
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	68db      	ldr	r3, [r3, #12]
 8007f1c:	f000 f996 	bl	800824c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	689a      	ldr	r2, [r3, #8]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007f2e:	609a      	str	r2, [r3, #8]
      break;
 8007f30:	e03c      	b.n	8007fac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6818      	ldr	r0, [r3, #0]
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	6859      	ldr	r1, [r3, #4]
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	68db      	ldr	r3, [r3, #12]
 8007f3e:	461a      	mov	r2, r3
 8007f40:	f000 f90a 	bl	8008158 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	2150      	movs	r1, #80	; 0x50
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f000 f963 	bl	8008216 <TIM_ITRx_SetConfig>
      break;
 8007f50:	e02c      	b.n	8007fac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6818      	ldr	r0, [r3, #0]
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	6859      	ldr	r1, [r3, #4]
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	68db      	ldr	r3, [r3, #12]
 8007f5e:	461a      	mov	r2, r3
 8007f60:	f000 f929 	bl	80081b6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	2160      	movs	r1, #96	; 0x60
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f000 f953 	bl	8008216 <TIM_ITRx_SetConfig>
      break;
 8007f70:	e01c      	b.n	8007fac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6818      	ldr	r0, [r3, #0]
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	6859      	ldr	r1, [r3, #4]
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	68db      	ldr	r3, [r3, #12]
 8007f7e:	461a      	mov	r2, r3
 8007f80:	f000 f8ea 	bl	8008158 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	2140      	movs	r1, #64	; 0x40
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f000 f943 	bl	8008216 <TIM_ITRx_SetConfig>
      break;
 8007f90:	e00c      	b.n	8007fac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	4610      	mov	r0, r2
 8007f9e:	f000 f93a 	bl	8008216 <TIM_ITRx_SetConfig>
      break;
 8007fa2:	e003      	b.n	8007fac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	73fb      	strb	r3, [r7, #15]
      break;
 8007fa8:	e000      	b.n	8007fac <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007faa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2201      	movs	r2, #1
 8007fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3710      	adds	r7, #16
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}

08007fc6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007fc6:	b480      	push	{r7}
 8007fc8:	b083      	sub	sp, #12
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007fce:	bf00      	nop
 8007fd0:	370c      	adds	r7, #12
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd8:	4770      	bx	lr

08007fda <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007fda:	b480      	push	{r7}
 8007fdc:	b083      	sub	sp, #12
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007fe2:	bf00      	nop
 8007fe4:	370c      	adds	r7, #12
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr

08007fee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007fee:	b480      	push	{r7}
 8007ff0:	b083      	sub	sp, #12
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ff6:	bf00      	nop
 8007ff8:	370c      	adds	r7, #12
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr

08008002 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008002:	b480      	push	{r7}
 8008004:	b083      	sub	sp, #12
 8008006:	af00      	add	r7, sp, #0
 8008008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800800a:	bf00      	nop
 800800c:	370c      	adds	r7, #12
 800800e:	46bd      	mov	sp, r7
 8008010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008014:	4770      	bx	lr
	...

08008018 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008018:	b480      	push	{r7}
 800801a:	b085      	sub	sp, #20
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
 8008020:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4a40      	ldr	r2, [pc, #256]	; (800812c <TIM_Base_SetConfig+0x114>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d013      	beq.n	8008058 <TIM_Base_SetConfig+0x40>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008036:	d00f      	beq.n	8008058 <TIM_Base_SetConfig+0x40>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	4a3d      	ldr	r2, [pc, #244]	; (8008130 <TIM_Base_SetConfig+0x118>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d00b      	beq.n	8008058 <TIM_Base_SetConfig+0x40>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	4a3c      	ldr	r2, [pc, #240]	; (8008134 <TIM_Base_SetConfig+0x11c>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d007      	beq.n	8008058 <TIM_Base_SetConfig+0x40>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	4a3b      	ldr	r2, [pc, #236]	; (8008138 <TIM_Base_SetConfig+0x120>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d003      	beq.n	8008058 <TIM_Base_SetConfig+0x40>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	4a3a      	ldr	r2, [pc, #232]	; (800813c <TIM_Base_SetConfig+0x124>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d108      	bne.n	800806a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800805e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	68fa      	ldr	r2, [r7, #12]
 8008066:	4313      	orrs	r3, r2
 8008068:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	4a2f      	ldr	r2, [pc, #188]	; (800812c <TIM_Base_SetConfig+0x114>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d02b      	beq.n	80080ca <TIM_Base_SetConfig+0xb2>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008078:	d027      	beq.n	80080ca <TIM_Base_SetConfig+0xb2>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4a2c      	ldr	r2, [pc, #176]	; (8008130 <TIM_Base_SetConfig+0x118>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d023      	beq.n	80080ca <TIM_Base_SetConfig+0xb2>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	4a2b      	ldr	r2, [pc, #172]	; (8008134 <TIM_Base_SetConfig+0x11c>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d01f      	beq.n	80080ca <TIM_Base_SetConfig+0xb2>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	4a2a      	ldr	r2, [pc, #168]	; (8008138 <TIM_Base_SetConfig+0x120>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d01b      	beq.n	80080ca <TIM_Base_SetConfig+0xb2>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4a29      	ldr	r2, [pc, #164]	; (800813c <TIM_Base_SetConfig+0x124>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d017      	beq.n	80080ca <TIM_Base_SetConfig+0xb2>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	4a28      	ldr	r2, [pc, #160]	; (8008140 <TIM_Base_SetConfig+0x128>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d013      	beq.n	80080ca <TIM_Base_SetConfig+0xb2>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	4a27      	ldr	r2, [pc, #156]	; (8008144 <TIM_Base_SetConfig+0x12c>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d00f      	beq.n	80080ca <TIM_Base_SetConfig+0xb2>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	4a26      	ldr	r2, [pc, #152]	; (8008148 <TIM_Base_SetConfig+0x130>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d00b      	beq.n	80080ca <TIM_Base_SetConfig+0xb2>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	4a25      	ldr	r2, [pc, #148]	; (800814c <TIM_Base_SetConfig+0x134>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d007      	beq.n	80080ca <TIM_Base_SetConfig+0xb2>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	4a24      	ldr	r2, [pc, #144]	; (8008150 <TIM_Base_SetConfig+0x138>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d003      	beq.n	80080ca <TIM_Base_SetConfig+0xb2>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	4a23      	ldr	r2, [pc, #140]	; (8008154 <TIM_Base_SetConfig+0x13c>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d108      	bne.n	80080dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	68db      	ldr	r3, [r3, #12]
 80080d6:	68fa      	ldr	r2, [r7, #12]
 80080d8:	4313      	orrs	r3, r2
 80080da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	695b      	ldr	r3, [r3, #20]
 80080e6:	4313      	orrs	r3, r2
 80080e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	689a      	ldr	r2, [r3, #8]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	4a0a      	ldr	r2, [pc, #40]	; (800812c <TIM_Base_SetConfig+0x114>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d003      	beq.n	8008110 <TIM_Base_SetConfig+0xf8>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	4a0c      	ldr	r2, [pc, #48]	; (800813c <TIM_Base_SetConfig+0x124>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d103      	bne.n	8008118 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	691a      	ldr	r2, [r3, #16]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2201      	movs	r2, #1
 800811c:	615a      	str	r2, [r3, #20]
}
 800811e:	bf00      	nop
 8008120:	3714      	adds	r7, #20
 8008122:	46bd      	mov	sp, r7
 8008124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008128:	4770      	bx	lr
 800812a:	bf00      	nop
 800812c:	40010000 	.word	0x40010000
 8008130:	40000400 	.word	0x40000400
 8008134:	40000800 	.word	0x40000800
 8008138:	40000c00 	.word	0x40000c00
 800813c:	40010400 	.word	0x40010400
 8008140:	40014000 	.word	0x40014000
 8008144:	40014400 	.word	0x40014400
 8008148:	40014800 	.word	0x40014800
 800814c:	40001800 	.word	0x40001800
 8008150:	40001c00 	.word	0x40001c00
 8008154:	40002000 	.word	0x40002000

08008158 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008158:	b480      	push	{r7}
 800815a:	b087      	sub	sp, #28
 800815c:	af00      	add	r7, sp, #0
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	6a1b      	ldr	r3, [r3, #32]
 8008168:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	6a1b      	ldr	r3, [r3, #32]
 800816e:	f023 0201 	bic.w	r2, r3, #1
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	699b      	ldr	r3, [r3, #24]
 800817a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008182:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	011b      	lsls	r3, r3, #4
 8008188:	693a      	ldr	r2, [r7, #16]
 800818a:	4313      	orrs	r3, r2
 800818c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	f023 030a 	bic.w	r3, r3, #10
 8008194:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008196:	697a      	ldr	r2, [r7, #20]
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	4313      	orrs	r3, r2
 800819c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	693a      	ldr	r2, [r7, #16]
 80081a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	697a      	ldr	r2, [r7, #20]
 80081a8:	621a      	str	r2, [r3, #32]
}
 80081aa:	bf00      	nop
 80081ac:	371c      	adds	r7, #28
 80081ae:	46bd      	mov	sp, r7
 80081b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b4:	4770      	bx	lr

080081b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80081b6:	b480      	push	{r7}
 80081b8:	b087      	sub	sp, #28
 80081ba:	af00      	add	r7, sp, #0
 80081bc:	60f8      	str	r0, [r7, #12]
 80081be:	60b9      	str	r1, [r7, #8]
 80081c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	6a1b      	ldr	r3, [r3, #32]
 80081c6:	f023 0210 	bic.w	r2, r3, #16
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	699b      	ldr	r3, [r3, #24]
 80081d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	6a1b      	ldr	r3, [r3, #32]
 80081d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80081e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	031b      	lsls	r3, r3, #12
 80081e6:	697a      	ldr	r2, [r7, #20]
 80081e8:	4313      	orrs	r3, r2
 80081ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80081f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	011b      	lsls	r3, r3, #4
 80081f8:	693a      	ldr	r2, [r7, #16]
 80081fa:	4313      	orrs	r3, r2
 80081fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	697a      	ldr	r2, [r7, #20]
 8008202:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	693a      	ldr	r2, [r7, #16]
 8008208:	621a      	str	r2, [r3, #32]
}
 800820a:	bf00      	nop
 800820c:	371c      	adds	r7, #28
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr

08008216 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008216:	b480      	push	{r7}
 8008218:	b085      	sub	sp, #20
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
 800821e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	689b      	ldr	r3, [r3, #8]
 8008224:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800822c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800822e:	683a      	ldr	r2, [r7, #0]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	4313      	orrs	r3, r2
 8008234:	f043 0307 	orr.w	r3, r3, #7
 8008238:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	68fa      	ldr	r2, [r7, #12]
 800823e:	609a      	str	r2, [r3, #8]
}
 8008240:	bf00      	nop
 8008242:	3714      	adds	r7, #20
 8008244:	46bd      	mov	sp, r7
 8008246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824a:	4770      	bx	lr

0800824c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800824c:	b480      	push	{r7}
 800824e:	b087      	sub	sp, #28
 8008250:	af00      	add	r7, sp, #0
 8008252:	60f8      	str	r0, [r7, #12]
 8008254:	60b9      	str	r1, [r7, #8]
 8008256:	607a      	str	r2, [r7, #4]
 8008258:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	689b      	ldr	r3, [r3, #8]
 800825e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008266:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	021a      	lsls	r2, r3, #8
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	431a      	orrs	r2, r3
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	4313      	orrs	r3, r2
 8008274:	697a      	ldr	r2, [r7, #20]
 8008276:	4313      	orrs	r3, r2
 8008278:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	697a      	ldr	r2, [r7, #20]
 800827e:	609a      	str	r2, [r3, #8]
}
 8008280:	bf00      	nop
 8008282:	371c      	adds	r7, #28
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800829c:	2b01      	cmp	r3, #1
 800829e:	d101      	bne.n	80082a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80082a0:	2302      	movs	r3, #2
 80082a2:	e05a      	b.n	800835a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2201      	movs	r2, #1
 80082a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2202      	movs	r2, #2
 80082b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	689b      	ldr	r3, [r3, #8]
 80082c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	68fa      	ldr	r2, [r7, #12]
 80082d2:	4313      	orrs	r3, r2
 80082d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	68fa      	ldr	r2, [r7, #12]
 80082dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a21      	ldr	r2, [pc, #132]	; (8008368 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d022      	beq.n	800832e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082f0:	d01d      	beq.n	800832e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a1d      	ldr	r2, [pc, #116]	; (800836c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d018      	beq.n	800832e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a1b      	ldr	r2, [pc, #108]	; (8008370 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d013      	beq.n	800832e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a1a      	ldr	r2, [pc, #104]	; (8008374 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d00e      	beq.n	800832e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a18      	ldr	r2, [pc, #96]	; (8008378 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d009      	beq.n	800832e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4a17      	ldr	r2, [pc, #92]	; (800837c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d004      	beq.n	800832e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4a15      	ldr	r2, [pc, #84]	; (8008380 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d10c      	bne.n	8008348 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008334:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	68ba      	ldr	r2, [r7, #8]
 800833c:	4313      	orrs	r3, r2
 800833e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	68ba      	ldr	r2, [r7, #8]
 8008346:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2201      	movs	r2, #1
 800834c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2200      	movs	r2, #0
 8008354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008358:	2300      	movs	r3, #0
}
 800835a:	4618      	mov	r0, r3
 800835c:	3714      	adds	r7, #20
 800835e:	46bd      	mov	sp, r7
 8008360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008364:	4770      	bx	lr
 8008366:	bf00      	nop
 8008368:	40010000 	.word	0x40010000
 800836c:	40000400 	.word	0x40000400
 8008370:	40000800 	.word	0x40000800
 8008374:	40000c00 	.word	0x40000c00
 8008378:	40010400 	.word	0x40010400
 800837c:	40014000 	.word	0x40014000
 8008380:	40001800 	.word	0x40001800

08008384 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008384:	b480      	push	{r7}
 8008386:	b083      	sub	sp, #12
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800838c:	bf00      	nop
 800838e:	370c      	adds	r7, #12
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr

08008398 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008398:	b480      	push	{r7}
 800839a:	b083      	sub	sp, #12
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80083a0:	bf00      	nop
 80083a2:	370c      	adds	r7, #12
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b082      	sub	sp, #8
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d101      	bne.n	80083be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083ba:	2301      	movs	r3, #1
 80083bc:	e03f      	b.n	800843e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083c4:	b2db      	uxtb	r3, r3
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d106      	bne.n	80083d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2200      	movs	r2, #0
 80083ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f7fc fa9a 	bl	800490c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2224      	movs	r2, #36	; 0x24
 80083dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	68da      	ldr	r2, [r3, #12]
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80083ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f000 fe2b 	bl	800904c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	691a      	ldr	r2, [r3, #16]
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008404:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	695a      	ldr	r2, [r3, #20]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008414:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	68da      	ldr	r2, [r3, #12]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008424:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2200      	movs	r2, #0
 800842a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2220      	movs	r2, #32
 8008430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2220      	movs	r2, #32
 8008438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800843c:	2300      	movs	r3, #0
}
 800843e:	4618      	mov	r0, r3
 8008440:	3708      	adds	r7, #8
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}

08008446 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008446:	b580      	push	{r7, lr}
 8008448:	b084      	sub	sp, #16
 800844a:	af00      	add	r7, sp, #0
 800844c:	60f8      	str	r0, [r7, #12]
 800844e:	60b9      	str	r1, [r7, #8]
 8008450:	4613      	mov	r3, r2
 8008452:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800845a:	b2db      	uxtb	r3, r3
 800845c:	2b20      	cmp	r3, #32
 800845e:	d11d      	bne.n	800849c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d002      	beq.n	800846c <HAL_UART_Receive_IT+0x26>
 8008466:	88fb      	ldrh	r3, [r7, #6]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d101      	bne.n	8008470 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800846c:	2301      	movs	r3, #1
 800846e:	e016      	b.n	800849e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008476:	2b01      	cmp	r3, #1
 8008478:	d101      	bne.n	800847e <HAL_UART_Receive_IT+0x38>
 800847a:	2302      	movs	r3, #2
 800847c:	e00f      	b.n	800849e <HAL_UART_Receive_IT+0x58>
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2201      	movs	r2, #1
 8008482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2200      	movs	r2, #0
 800848a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800848c:	88fb      	ldrh	r3, [r7, #6]
 800848e:	461a      	mov	r2, r3
 8008490:	68b9      	ldr	r1, [r7, #8]
 8008492:	68f8      	ldr	r0, [r7, #12]
 8008494:	f000 fbd9 	bl	8008c4a <UART_Start_Receive_IT>
 8008498:	4603      	mov	r3, r0
 800849a:	e000      	b.n	800849e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800849c:	2302      	movs	r3, #2
  }
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3710      	adds	r7, #16
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
	...

080084a8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b08c      	sub	sp, #48	; 0x30
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	60f8      	str	r0, [r7, #12]
 80084b0:	60b9      	str	r1, [r7, #8]
 80084b2:	4613      	mov	r3, r2
 80084b4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	2b20      	cmp	r3, #32
 80084c0:	d165      	bne.n	800858e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d002      	beq.n	80084ce <HAL_UART_Transmit_DMA+0x26>
 80084c8:	88fb      	ldrh	r3, [r7, #6]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d101      	bne.n	80084d2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80084ce:	2301      	movs	r3, #1
 80084d0:	e05e      	b.n	8008590 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d101      	bne.n	80084e0 <HAL_UART_Transmit_DMA+0x38>
 80084dc:	2302      	movs	r3, #2
 80084de:	e057      	b.n	8008590 <HAL_UART_Transmit_DMA+0xe8>
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80084e8:	68ba      	ldr	r2, [r7, #8]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	88fa      	ldrh	r2, [r7, #6]
 80084f2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	88fa      	ldrh	r2, [r7, #6]
 80084f8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2200      	movs	r2, #0
 80084fe:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2221      	movs	r2, #33	; 0x21
 8008504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800850c:	4a22      	ldr	r2, [pc, #136]	; (8008598 <HAL_UART_Transmit_DMA+0xf0>)
 800850e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008514:	4a21      	ldr	r2, [pc, #132]	; (800859c <HAL_UART_Transmit_DMA+0xf4>)
 8008516:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800851c:	4a20      	ldr	r2, [pc, #128]	; (80085a0 <HAL_UART_Transmit_DMA+0xf8>)
 800851e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008524:	2200      	movs	r2, #0
 8008526:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008528:	f107 0308 	add.w	r3, r7, #8
 800852c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008534:	6819      	ldr	r1, [r3, #0]
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	3304      	adds	r3, #4
 800853c:	461a      	mov	r2, r3
 800853e:	88fb      	ldrh	r3, [r7, #6]
 8008540:	f7fc fea0 	bl	8005284 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800854c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2200      	movs	r2, #0
 8008552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	3314      	adds	r3, #20
 800855c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800855e:	69bb      	ldr	r3, [r7, #24]
 8008560:	e853 3f00 	ldrex	r3, [r3]
 8008564:	617b      	str	r3, [r7, #20]
   return(result);
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800856c:	62bb      	str	r3, [r7, #40]	; 0x28
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	3314      	adds	r3, #20
 8008574:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008576:	627a      	str	r2, [r7, #36]	; 0x24
 8008578:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800857a:	6a39      	ldr	r1, [r7, #32]
 800857c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800857e:	e841 2300 	strex	r3, r2, [r1]
 8008582:	61fb      	str	r3, [r7, #28]
   return(result);
 8008584:	69fb      	ldr	r3, [r7, #28]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d1e5      	bne.n	8008556 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800858a:	2300      	movs	r3, #0
 800858c:	e000      	b.n	8008590 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800858e:	2302      	movs	r3, #2
  }
}
 8008590:	4618      	mov	r0, r3
 8008592:	3730      	adds	r7, #48	; 0x30
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}
 8008598:	08008b01 	.word	0x08008b01
 800859c:	08008b9b 	.word	0x08008b9b
 80085a0:	08008bb7 	.word	0x08008bb7

080085a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b0ba      	sub	sp, #232	; 0xe8
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	68db      	ldr	r3, [r3, #12]
 80085bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	695b      	ldr	r3, [r3, #20]
 80085c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80085ca:	2300      	movs	r3, #0
 80085cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80085d0:	2300      	movs	r3, #0
 80085d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80085d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085da:	f003 030f 	and.w	r3, r3, #15
 80085de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80085e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d10f      	bne.n	800860a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80085ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085ee:	f003 0320 	and.w	r3, r3, #32
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d009      	beq.n	800860a <HAL_UART_IRQHandler+0x66>
 80085f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80085fa:	f003 0320 	and.w	r3, r3, #32
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d003      	beq.n	800860a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f000 fc66 	bl	8008ed4 <UART_Receive_IT>
      return;
 8008608:	e256      	b.n	8008ab8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800860a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800860e:	2b00      	cmp	r3, #0
 8008610:	f000 80de 	beq.w	80087d0 <HAL_UART_IRQHandler+0x22c>
 8008614:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008618:	f003 0301 	and.w	r3, r3, #1
 800861c:	2b00      	cmp	r3, #0
 800861e:	d106      	bne.n	800862e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008620:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008624:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008628:	2b00      	cmp	r3, #0
 800862a:	f000 80d1 	beq.w	80087d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800862e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008632:	f003 0301 	and.w	r3, r3, #1
 8008636:	2b00      	cmp	r3, #0
 8008638:	d00b      	beq.n	8008652 <HAL_UART_IRQHandler+0xae>
 800863a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800863e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008642:	2b00      	cmp	r3, #0
 8008644:	d005      	beq.n	8008652 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800864a:	f043 0201 	orr.w	r2, r3, #1
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008656:	f003 0304 	and.w	r3, r3, #4
 800865a:	2b00      	cmp	r3, #0
 800865c:	d00b      	beq.n	8008676 <HAL_UART_IRQHandler+0xd2>
 800865e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008662:	f003 0301 	and.w	r3, r3, #1
 8008666:	2b00      	cmp	r3, #0
 8008668:	d005      	beq.n	8008676 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800866e:	f043 0202 	orr.w	r2, r3, #2
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800867a:	f003 0302 	and.w	r3, r3, #2
 800867e:	2b00      	cmp	r3, #0
 8008680:	d00b      	beq.n	800869a <HAL_UART_IRQHandler+0xf6>
 8008682:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008686:	f003 0301 	and.w	r3, r3, #1
 800868a:	2b00      	cmp	r3, #0
 800868c:	d005      	beq.n	800869a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008692:	f043 0204 	orr.w	r2, r3, #4
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800869a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800869e:	f003 0308 	and.w	r3, r3, #8
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d011      	beq.n	80086ca <HAL_UART_IRQHandler+0x126>
 80086a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086aa:	f003 0320 	and.w	r3, r3, #32
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d105      	bne.n	80086be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80086b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80086b6:	f003 0301 	and.w	r3, r3, #1
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d005      	beq.n	80086ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086c2:	f043 0208 	orr.w	r2, r3, #8
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	f000 81ed 	beq.w	8008aae <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80086d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086d8:	f003 0320 	and.w	r3, r3, #32
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d008      	beq.n	80086f2 <HAL_UART_IRQHandler+0x14e>
 80086e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086e4:	f003 0320 	and.w	r3, r3, #32
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d002      	beq.n	80086f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 fbf1 	bl	8008ed4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	695b      	ldr	r3, [r3, #20]
 80086f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086fc:	2b40      	cmp	r3, #64	; 0x40
 80086fe:	bf0c      	ite	eq
 8008700:	2301      	moveq	r3, #1
 8008702:	2300      	movne	r3, #0
 8008704:	b2db      	uxtb	r3, r3
 8008706:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800870e:	f003 0308 	and.w	r3, r3, #8
 8008712:	2b00      	cmp	r3, #0
 8008714:	d103      	bne.n	800871e <HAL_UART_IRQHandler+0x17a>
 8008716:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800871a:	2b00      	cmp	r3, #0
 800871c:	d04f      	beq.n	80087be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 faf9 	bl	8008d16 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	695b      	ldr	r3, [r3, #20]
 800872a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800872e:	2b40      	cmp	r3, #64	; 0x40
 8008730:	d141      	bne.n	80087b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	3314      	adds	r3, #20
 8008738:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008740:	e853 3f00 	ldrex	r3, [r3]
 8008744:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008748:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800874c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008750:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	3314      	adds	r3, #20
 800875a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800875e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008762:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008766:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800876a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800876e:	e841 2300 	strex	r3, r2, [r1]
 8008772:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008776:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d1d9      	bne.n	8008732 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008782:	2b00      	cmp	r3, #0
 8008784:	d013      	beq.n	80087ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800878a:	4a7d      	ldr	r2, [pc, #500]	; (8008980 <HAL_UART_IRQHandler+0x3dc>)
 800878c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008792:	4618      	mov	r0, r3
 8008794:	f7fc fe3e 	bl	8005414 <HAL_DMA_Abort_IT>
 8008798:	4603      	mov	r3, r0
 800879a:	2b00      	cmp	r3, #0
 800879c:	d016      	beq.n	80087cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087a4:	687a      	ldr	r2, [r7, #4]
 80087a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80087a8:	4610      	mov	r0, r2
 80087aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087ac:	e00e      	b.n	80087cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f000 f990 	bl	8008ad4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087b4:	e00a      	b.n	80087cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 f98c 	bl	8008ad4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087bc:	e006      	b.n	80087cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 f988 	bl	8008ad4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2200      	movs	r2, #0
 80087c8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80087ca:	e170      	b.n	8008aae <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087cc:	bf00      	nop
    return;
 80087ce:	e16e      	b.n	8008aae <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	f040 814a 	bne.w	8008a6e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80087da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087de:	f003 0310 	and.w	r3, r3, #16
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	f000 8143 	beq.w	8008a6e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80087e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087ec:	f003 0310 	and.w	r3, r3, #16
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	f000 813c 	beq.w	8008a6e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80087f6:	2300      	movs	r3, #0
 80087f8:	60bb      	str	r3, [r7, #8]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	60bb      	str	r3, [r7, #8]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	60bb      	str	r3, [r7, #8]
 800880a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	695b      	ldr	r3, [r3, #20]
 8008812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008816:	2b40      	cmp	r3, #64	; 0x40
 8008818:	f040 80b4 	bne.w	8008984 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008828:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800882c:	2b00      	cmp	r3, #0
 800882e:	f000 8140 	beq.w	8008ab2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008836:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800883a:	429a      	cmp	r2, r3
 800883c:	f080 8139 	bcs.w	8008ab2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008846:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800884c:	69db      	ldr	r3, [r3, #28]
 800884e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008852:	f000 8088 	beq.w	8008966 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	330c      	adds	r3, #12
 800885c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008860:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008864:	e853 3f00 	ldrex	r3, [r3]
 8008868:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800886c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008870:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008874:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	330c      	adds	r3, #12
 800887e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008882:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008886:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800888e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008892:	e841 2300 	strex	r3, r2, [r1]
 8008896:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800889a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1d9      	bne.n	8008856 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	3314      	adds	r3, #20
 80088a8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80088ac:	e853 3f00 	ldrex	r3, [r3]
 80088b0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80088b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80088b4:	f023 0301 	bic.w	r3, r3, #1
 80088b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	3314      	adds	r3, #20
 80088c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80088c6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80088ca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088cc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80088ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80088d2:	e841 2300 	strex	r3, r2, [r1]
 80088d6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80088d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d1e1      	bne.n	80088a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	3314      	adds	r3, #20
 80088e4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80088e8:	e853 3f00 	ldrex	r3, [r3]
 80088ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80088ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80088f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	3314      	adds	r3, #20
 80088fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008902:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008904:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008906:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008908:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800890a:	e841 2300 	strex	r3, r2, [r1]
 800890e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008910:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008912:	2b00      	cmp	r3, #0
 8008914:	d1e3      	bne.n	80088de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2220      	movs	r2, #32
 800891a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2200      	movs	r2, #0
 8008922:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	330c      	adds	r3, #12
 800892a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800892c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800892e:	e853 3f00 	ldrex	r3, [r3]
 8008932:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008934:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008936:	f023 0310 	bic.w	r3, r3, #16
 800893a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	330c      	adds	r3, #12
 8008944:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008948:	65ba      	str	r2, [r7, #88]	; 0x58
 800894a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800894e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008950:	e841 2300 	strex	r3, r2, [r1]
 8008954:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008956:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008958:	2b00      	cmp	r3, #0
 800895a:	d1e3      	bne.n	8008924 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008960:	4618      	mov	r0, r3
 8008962:	f7fc fce7 	bl	8005334 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800896e:	b29b      	uxth	r3, r3
 8008970:	1ad3      	subs	r3, r2, r3
 8008972:	b29b      	uxth	r3, r3
 8008974:	4619      	mov	r1, r3
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f000 f8b6 	bl	8008ae8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800897c:	e099      	b.n	8008ab2 <HAL_UART_IRQHandler+0x50e>
 800897e:	bf00      	nop
 8008980:	08008ddd 	.word	0x08008ddd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800898c:	b29b      	uxth	r3, r3
 800898e:	1ad3      	subs	r3, r2, r3
 8008990:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008998:	b29b      	uxth	r3, r3
 800899a:	2b00      	cmp	r3, #0
 800899c:	f000 808b 	beq.w	8008ab6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80089a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	f000 8086 	beq.w	8008ab6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	330c      	adds	r3, #12
 80089b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089b4:	e853 3f00 	ldrex	r3, [r3]
 80089b8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80089ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80089c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	330c      	adds	r3, #12
 80089ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80089ce:	647a      	str	r2, [r7, #68]	; 0x44
 80089d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80089d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80089d6:	e841 2300 	strex	r3, r2, [r1]
 80089da:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80089dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d1e3      	bne.n	80089aa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	3314      	adds	r3, #20
 80089e8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ec:	e853 3f00 	ldrex	r3, [r3]
 80089f0:	623b      	str	r3, [r7, #32]
   return(result);
 80089f2:	6a3b      	ldr	r3, [r7, #32]
 80089f4:	f023 0301 	bic.w	r3, r3, #1
 80089f8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	3314      	adds	r3, #20
 8008a02:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008a06:	633a      	str	r2, [r7, #48]	; 0x30
 8008a08:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a0e:	e841 2300 	strex	r3, r2, [r1]
 8008a12:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d1e3      	bne.n	80089e2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2220      	movs	r2, #32
 8008a1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2200      	movs	r2, #0
 8008a26:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	330c      	adds	r3, #12
 8008a2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	e853 3f00 	ldrex	r3, [r3]
 8008a36:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f023 0310 	bic.w	r3, r3, #16
 8008a3e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	330c      	adds	r3, #12
 8008a48:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008a4c:	61fa      	str	r2, [r7, #28]
 8008a4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a50:	69b9      	ldr	r1, [r7, #24]
 8008a52:	69fa      	ldr	r2, [r7, #28]
 8008a54:	e841 2300 	strex	r3, r2, [r1]
 8008a58:	617b      	str	r3, [r7, #20]
   return(result);
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d1e3      	bne.n	8008a28 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008a60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008a64:	4619      	mov	r1, r3
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 f83e 	bl	8008ae8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008a6c:	e023      	b.n	8008ab6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d009      	beq.n	8008a8e <HAL_UART_IRQHandler+0x4ea>
 8008a7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d003      	beq.n	8008a8e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f000 f9bc 	bl	8008e04 <UART_Transmit_IT>
    return;
 8008a8c:	e014      	b.n	8008ab8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d00e      	beq.n	8008ab8 <HAL_UART_IRQHandler+0x514>
 8008a9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d008      	beq.n	8008ab8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 f9fc 	bl	8008ea4 <UART_EndTransmit_IT>
    return;
 8008aac:	e004      	b.n	8008ab8 <HAL_UART_IRQHandler+0x514>
    return;
 8008aae:	bf00      	nop
 8008ab0:	e002      	b.n	8008ab8 <HAL_UART_IRQHandler+0x514>
      return;
 8008ab2:	bf00      	nop
 8008ab4:	e000      	b.n	8008ab8 <HAL_UART_IRQHandler+0x514>
      return;
 8008ab6:	bf00      	nop
  }
}
 8008ab8:	37e8      	adds	r7, #232	; 0xe8
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}
 8008abe:	bf00      	nop

08008ac0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b083      	sub	sp, #12
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008ac8:	bf00      	nop
 8008aca:	370c      	adds	r7, #12
 8008acc:	46bd      	mov	sp, r7
 8008ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad2:	4770      	bx	lr

08008ad4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b083      	sub	sp, #12
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008adc:	bf00      	nop
 8008ade:	370c      	adds	r7, #12
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr

08008ae8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b083      	sub	sp, #12
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
 8008af0:	460b      	mov	r3, r1
 8008af2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008af4:	bf00      	nop
 8008af6:	370c      	adds	r7, #12
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr

08008b00 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b090      	sub	sp, #64	; 0x40
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d137      	bne.n	8008b8c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008b1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b1e:	2200      	movs	r2, #0
 8008b20:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008b22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	3314      	adds	r3, #20
 8008b28:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b2c:	e853 3f00 	ldrex	r3, [r3]
 8008b30:	623b      	str	r3, [r7, #32]
   return(result);
 8008b32:	6a3b      	ldr	r3, [r7, #32]
 8008b34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008b38:	63bb      	str	r3, [r7, #56]	; 0x38
 8008b3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	3314      	adds	r3, #20
 8008b40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b42:	633a      	str	r2, [r7, #48]	; 0x30
 8008b44:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b46:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b4a:	e841 2300 	strex	r3, r2, [r1]
 8008b4e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1e5      	bne.n	8008b22 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	330c      	adds	r3, #12
 8008b5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	e853 3f00 	ldrex	r3, [r3]
 8008b64:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b6c:	637b      	str	r3, [r7, #52]	; 0x34
 8008b6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	330c      	adds	r3, #12
 8008b74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b76:	61fa      	str	r2, [r7, #28]
 8008b78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7a:	69b9      	ldr	r1, [r7, #24]
 8008b7c:	69fa      	ldr	r2, [r7, #28]
 8008b7e:	e841 2300 	strex	r3, r2, [r1]
 8008b82:	617b      	str	r3, [r7, #20]
   return(result);
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d1e5      	bne.n	8008b56 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008b8a:	e002      	b.n	8008b92 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008b8c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008b8e:	f7fa f8e3 	bl	8002d58 <HAL_UART_TxCpltCallback>
}
 8008b92:	bf00      	nop
 8008b94:	3740      	adds	r7, #64	; 0x40
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd80      	pop	{r7, pc}

08008b9a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008b9a:	b580      	push	{r7, lr}
 8008b9c:	b084      	sub	sp, #16
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ba6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008ba8:	68f8      	ldr	r0, [r7, #12]
 8008baa:	f7ff ff89 	bl	8008ac0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008bae:	bf00      	nop
 8008bb0:	3710      	adds	r7, #16
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b084      	sub	sp, #16
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	695b      	ldr	r3, [r3, #20]
 8008bce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bd2:	2b80      	cmp	r3, #128	; 0x80
 8008bd4:	bf0c      	ite	eq
 8008bd6:	2301      	moveq	r3, #1
 8008bd8:	2300      	movne	r3, #0
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	2b21      	cmp	r3, #33	; 0x21
 8008be8:	d108      	bne.n	8008bfc <UART_DMAError+0x46>
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d005      	beq.n	8008bfc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008bf6:	68b8      	ldr	r0, [r7, #8]
 8008bf8:	f000 f865 	bl	8008cc6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	695b      	ldr	r3, [r3, #20]
 8008c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c06:	2b40      	cmp	r3, #64	; 0x40
 8008c08:	bf0c      	ite	eq
 8008c0a:	2301      	moveq	r3, #1
 8008c0c:	2300      	movne	r3, #0
 8008c0e:	b2db      	uxtb	r3, r3
 8008c10:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c18:	b2db      	uxtb	r3, r3
 8008c1a:	2b22      	cmp	r3, #34	; 0x22
 8008c1c:	d108      	bne.n	8008c30 <UART_DMAError+0x7a>
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d005      	beq.n	8008c30 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	2200      	movs	r2, #0
 8008c28:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008c2a:	68b8      	ldr	r0, [r7, #8]
 8008c2c:	f000 f873 	bl	8008d16 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c34:	f043 0210 	orr.w	r2, r3, #16
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c3c:	68b8      	ldr	r0, [r7, #8]
 8008c3e:	f7ff ff49 	bl	8008ad4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c42:	bf00      	nop
 8008c44:	3710      	adds	r7, #16
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}

08008c4a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c4a:	b480      	push	{r7}
 8008c4c:	b085      	sub	sp, #20
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	60f8      	str	r0, [r7, #12]
 8008c52:	60b9      	str	r1, [r7, #8]
 8008c54:	4613      	mov	r3, r2
 8008c56:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	68ba      	ldr	r2, [r7, #8]
 8008c5c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	88fa      	ldrh	r2, [r7, #6]
 8008c62:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	88fa      	ldrh	r2, [r7, #6]
 8008c68:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2222      	movs	r2, #34	; 0x22
 8008c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	691b      	ldr	r3, [r3, #16]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d007      	beq.n	8008c98 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	68da      	ldr	r2, [r3, #12]
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c96:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	695a      	ldr	r2, [r3, #20]
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f042 0201 	orr.w	r2, r2, #1
 8008ca6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	68da      	ldr	r2, [r3, #12]
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f042 0220 	orr.w	r2, r2, #32
 8008cb6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008cb8:	2300      	movs	r3, #0
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3714      	adds	r7, #20
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc4:	4770      	bx	lr

08008cc6 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008cc6:	b480      	push	{r7}
 8008cc8:	b089      	sub	sp, #36	; 0x24
 8008cca:	af00      	add	r7, sp, #0
 8008ccc:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	330c      	adds	r3, #12
 8008cd4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	e853 3f00 	ldrex	r3, [r3]
 8008cdc:	60bb      	str	r3, [r7, #8]
   return(result);
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008ce4:	61fb      	str	r3, [r7, #28]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	330c      	adds	r3, #12
 8008cec:	69fa      	ldr	r2, [r7, #28]
 8008cee:	61ba      	str	r2, [r7, #24]
 8008cf0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf2:	6979      	ldr	r1, [r7, #20]
 8008cf4:	69ba      	ldr	r2, [r7, #24]
 8008cf6:	e841 2300 	strex	r3, r2, [r1]
 8008cfa:	613b      	str	r3, [r7, #16]
   return(result);
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d1e5      	bne.n	8008cce <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2220      	movs	r2, #32
 8008d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008d0a:	bf00      	nop
 8008d0c:	3724      	adds	r7, #36	; 0x24
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d14:	4770      	bx	lr

08008d16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d16:	b480      	push	{r7}
 8008d18:	b095      	sub	sp, #84	; 0x54
 8008d1a:	af00      	add	r7, sp, #0
 8008d1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	330c      	adds	r3, #12
 8008d24:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d28:	e853 3f00 	ldrex	r3, [r3]
 8008d2c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d30:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008d34:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	330c      	adds	r3, #12
 8008d3c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008d3e:	643a      	str	r2, [r7, #64]	; 0x40
 8008d40:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d42:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008d44:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008d46:	e841 2300 	strex	r3, r2, [r1]
 8008d4a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d1e5      	bne.n	8008d1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	3314      	adds	r3, #20
 8008d58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d5a:	6a3b      	ldr	r3, [r7, #32]
 8008d5c:	e853 3f00 	ldrex	r3, [r3]
 8008d60:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d62:	69fb      	ldr	r3, [r7, #28]
 8008d64:	f023 0301 	bic.w	r3, r3, #1
 8008d68:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	3314      	adds	r3, #20
 8008d70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d72:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008d74:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d76:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d7a:	e841 2300 	strex	r3, r2, [r1]
 8008d7e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d1e5      	bne.n	8008d52 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d119      	bne.n	8008dc2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	330c      	adds	r3, #12
 8008d94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	e853 3f00 	ldrex	r3, [r3]
 8008d9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	f023 0310 	bic.w	r3, r3, #16
 8008da4:	647b      	str	r3, [r7, #68]	; 0x44
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	330c      	adds	r3, #12
 8008dac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008dae:	61ba      	str	r2, [r7, #24]
 8008db0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db2:	6979      	ldr	r1, [r7, #20]
 8008db4:	69ba      	ldr	r2, [r7, #24]
 8008db6:	e841 2300 	strex	r3, r2, [r1]
 8008dba:	613b      	str	r3, [r7, #16]
   return(result);
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d1e5      	bne.n	8008d8e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2220      	movs	r2, #32
 8008dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008dd0:	bf00      	nop
 8008dd2:	3754      	adds	r7, #84	; 0x54
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dda:	4770      	bx	lr

08008ddc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b084      	sub	sp, #16
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008de8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	2200      	movs	r2, #0
 8008dee:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2200      	movs	r2, #0
 8008df4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008df6:	68f8      	ldr	r0, [r7, #12]
 8008df8:	f7ff fe6c 	bl	8008ad4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dfc:	bf00      	nop
 8008dfe:	3710      	adds	r7, #16
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b085      	sub	sp, #20
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	2b21      	cmp	r3, #33	; 0x21
 8008e16:	d13e      	bne.n	8008e96 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	689b      	ldr	r3, [r3, #8]
 8008e1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e20:	d114      	bne.n	8008e4c <UART_Transmit_IT+0x48>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	691b      	ldr	r3, [r3, #16]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d110      	bne.n	8008e4c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6a1b      	ldr	r3, [r3, #32]
 8008e2e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	881b      	ldrh	r3, [r3, #0]
 8008e34:	461a      	mov	r2, r3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e3e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a1b      	ldr	r3, [r3, #32]
 8008e44:	1c9a      	adds	r2, r3, #2
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	621a      	str	r2, [r3, #32]
 8008e4a:	e008      	b.n	8008e5e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6a1b      	ldr	r3, [r3, #32]
 8008e50:	1c59      	adds	r1, r3, #1
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	6211      	str	r1, [r2, #32]
 8008e56:	781a      	ldrb	r2, [r3, #0]
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008e62:	b29b      	uxth	r3, r3
 8008e64:	3b01      	subs	r3, #1
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	687a      	ldr	r2, [r7, #4]
 8008e6a:	4619      	mov	r1, r3
 8008e6c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d10f      	bne.n	8008e92 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	68da      	ldr	r2, [r3, #12]
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e80:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	68da      	ldr	r2, [r3, #12]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e90:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008e92:	2300      	movs	r3, #0
 8008e94:	e000      	b.n	8008e98 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008e96:	2302      	movs	r3, #2
  }
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3714      	adds	r7, #20
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b082      	sub	sp, #8
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	68da      	ldr	r2, [r3, #12]
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008eba:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2220      	movs	r2, #32
 8008ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f7f9 ff47 	bl	8002d58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008eca:	2300      	movs	r3, #0
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3708      	adds	r7, #8
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}

08008ed4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b08c      	sub	sp, #48	; 0x30
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ee2:	b2db      	uxtb	r3, r3
 8008ee4:	2b22      	cmp	r3, #34	; 0x22
 8008ee6:	f040 80ab 	bne.w	8009040 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ef2:	d117      	bne.n	8008f24 <UART_Receive_IT+0x50>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	691b      	ldr	r3, [r3, #16]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d113      	bne.n	8008f24 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008efc:	2300      	movs	r3, #0
 8008efe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f04:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	685b      	ldr	r3, [r3, #4]
 8008f0c:	b29b      	uxth	r3, r3
 8008f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f12:	b29a      	uxth	r2, r3
 8008f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f16:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f1c:	1c9a      	adds	r2, r3, #2
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	629a      	str	r2, [r3, #40]	; 0x28
 8008f22:	e026      	b.n	8008f72 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f28:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	689b      	ldr	r3, [r3, #8]
 8008f32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f36:	d007      	beq.n	8008f48 <UART_Receive_IT+0x74>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d10a      	bne.n	8008f56 <UART_Receive_IT+0x82>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	691b      	ldr	r3, [r3, #16]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d106      	bne.n	8008f56 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	b2da      	uxtb	r2, r3
 8008f50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f52:	701a      	strb	r2, [r3, #0]
 8008f54:	e008      	b.n	8008f68 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	b2db      	uxtb	r3, r3
 8008f5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f62:	b2da      	uxtb	r2, r3
 8008f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f66:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f6c:	1c5a      	adds	r2, r3, #1
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f76:	b29b      	uxth	r3, r3
 8008f78:	3b01      	subs	r3, #1
 8008f7a:	b29b      	uxth	r3, r3
 8008f7c:	687a      	ldr	r2, [r7, #4]
 8008f7e:	4619      	mov	r1, r3
 8008f80:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d15a      	bne.n	800903c <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	68da      	ldr	r2, [r3, #12]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f022 0220 	bic.w	r2, r2, #32
 8008f94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	68da      	ldr	r2, [r3, #12]
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008fa4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	695a      	ldr	r2, [r3, #20]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f022 0201 	bic.w	r2, r2, #1
 8008fb4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2220      	movs	r2, #32
 8008fba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d135      	bne.n	8009032 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	330c      	adds	r3, #12
 8008fd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	e853 3f00 	ldrex	r3, [r3]
 8008fda:	613b      	str	r3, [r7, #16]
   return(result);
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	f023 0310 	bic.w	r3, r3, #16
 8008fe2:	627b      	str	r3, [r7, #36]	; 0x24
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	330c      	adds	r3, #12
 8008fea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fec:	623a      	str	r2, [r7, #32]
 8008fee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff0:	69f9      	ldr	r1, [r7, #28]
 8008ff2:	6a3a      	ldr	r2, [r7, #32]
 8008ff4:	e841 2300 	strex	r3, r2, [r1]
 8008ff8:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ffa:	69bb      	ldr	r3, [r7, #24]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d1e5      	bne.n	8008fcc <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f003 0310 	and.w	r3, r3, #16
 800900a:	2b10      	cmp	r3, #16
 800900c:	d10a      	bne.n	8009024 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800900e:	2300      	movs	r3, #0
 8009010:	60fb      	str	r3, [r7, #12]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	60fb      	str	r3, [r7, #12]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	60fb      	str	r3, [r7, #12]
 8009022:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009028:	4619      	mov	r1, r3
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f7ff fd5c 	bl	8008ae8 <HAL_UARTEx_RxEventCallback>
 8009030:	e002      	b.n	8009038 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f7f9 fbf6 	bl	8002824 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009038:	2300      	movs	r3, #0
 800903a:	e002      	b.n	8009042 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800903c:	2300      	movs	r3, #0
 800903e:	e000      	b.n	8009042 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009040:	2302      	movs	r3, #2
  }
}
 8009042:	4618      	mov	r0, r3
 8009044:	3730      	adds	r7, #48	; 0x30
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}
	...

0800904c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800904c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009050:	b0c0      	sub	sp, #256	; 0x100
 8009052:	af00      	add	r7, sp, #0
 8009054:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	691b      	ldr	r3, [r3, #16]
 8009060:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009068:	68d9      	ldr	r1, [r3, #12]
 800906a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800906e:	681a      	ldr	r2, [r3, #0]
 8009070:	ea40 0301 	orr.w	r3, r0, r1
 8009074:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800907a:	689a      	ldr	r2, [r3, #8]
 800907c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009080:	691b      	ldr	r3, [r3, #16]
 8009082:	431a      	orrs	r2, r3
 8009084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009088:	695b      	ldr	r3, [r3, #20]
 800908a:	431a      	orrs	r2, r3
 800908c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009090:	69db      	ldr	r3, [r3, #28]
 8009092:	4313      	orrs	r3, r2
 8009094:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	68db      	ldr	r3, [r3, #12]
 80090a0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80090a4:	f021 010c 	bic.w	r1, r1, #12
 80090a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090ac:	681a      	ldr	r2, [r3, #0]
 80090ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80090b2:	430b      	orrs	r3, r1
 80090b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80090b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	695b      	ldr	r3, [r3, #20]
 80090be:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80090c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090c6:	6999      	ldr	r1, [r3, #24]
 80090c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090cc:	681a      	ldr	r2, [r3, #0]
 80090ce:	ea40 0301 	orr.w	r3, r0, r1
 80090d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80090d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	4b8f      	ldr	r3, [pc, #572]	; (8009318 <UART_SetConfig+0x2cc>)
 80090dc:	429a      	cmp	r2, r3
 80090de:	d005      	beq.n	80090ec <UART_SetConfig+0xa0>
 80090e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090e4:	681a      	ldr	r2, [r3, #0]
 80090e6:	4b8d      	ldr	r3, [pc, #564]	; (800931c <UART_SetConfig+0x2d0>)
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d104      	bne.n	80090f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80090ec:	f7fd fbc6 	bl	800687c <HAL_RCC_GetPCLK2Freq>
 80090f0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80090f4:	e003      	b.n	80090fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80090f6:	f7fd fbad 	bl	8006854 <HAL_RCC_GetPCLK1Freq>
 80090fa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009102:	69db      	ldr	r3, [r3, #28]
 8009104:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009108:	f040 810c 	bne.w	8009324 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800910c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009110:	2200      	movs	r2, #0
 8009112:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009116:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800911a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800911e:	4622      	mov	r2, r4
 8009120:	462b      	mov	r3, r5
 8009122:	1891      	adds	r1, r2, r2
 8009124:	65b9      	str	r1, [r7, #88]	; 0x58
 8009126:	415b      	adcs	r3, r3
 8009128:	65fb      	str	r3, [r7, #92]	; 0x5c
 800912a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800912e:	4621      	mov	r1, r4
 8009130:	eb12 0801 	adds.w	r8, r2, r1
 8009134:	4629      	mov	r1, r5
 8009136:	eb43 0901 	adc.w	r9, r3, r1
 800913a:	f04f 0200 	mov.w	r2, #0
 800913e:	f04f 0300 	mov.w	r3, #0
 8009142:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009146:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800914a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800914e:	4690      	mov	r8, r2
 8009150:	4699      	mov	r9, r3
 8009152:	4623      	mov	r3, r4
 8009154:	eb18 0303 	adds.w	r3, r8, r3
 8009158:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800915c:	462b      	mov	r3, r5
 800915e:	eb49 0303 	adc.w	r3, r9, r3
 8009162:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009172:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009176:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800917a:	460b      	mov	r3, r1
 800917c:	18db      	adds	r3, r3, r3
 800917e:	653b      	str	r3, [r7, #80]	; 0x50
 8009180:	4613      	mov	r3, r2
 8009182:	eb42 0303 	adc.w	r3, r2, r3
 8009186:	657b      	str	r3, [r7, #84]	; 0x54
 8009188:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800918c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009190:	f7f7 fbcc 	bl	800092c <__aeabi_uldivmod>
 8009194:	4602      	mov	r2, r0
 8009196:	460b      	mov	r3, r1
 8009198:	4b61      	ldr	r3, [pc, #388]	; (8009320 <UART_SetConfig+0x2d4>)
 800919a:	fba3 2302 	umull	r2, r3, r3, r2
 800919e:	095b      	lsrs	r3, r3, #5
 80091a0:	011c      	lsls	r4, r3, #4
 80091a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80091a6:	2200      	movs	r2, #0
 80091a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80091ac:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80091b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80091b4:	4642      	mov	r2, r8
 80091b6:	464b      	mov	r3, r9
 80091b8:	1891      	adds	r1, r2, r2
 80091ba:	64b9      	str	r1, [r7, #72]	; 0x48
 80091bc:	415b      	adcs	r3, r3
 80091be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80091c4:	4641      	mov	r1, r8
 80091c6:	eb12 0a01 	adds.w	sl, r2, r1
 80091ca:	4649      	mov	r1, r9
 80091cc:	eb43 0b01 	adc.w	fp, r3, r1
 80091d0:	f04f 0200 	mov.w	r2, #0
 80091d4:	f04f 0300 	mov.w	r3, #0
 80091d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80091dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80091e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80091e4:	4692      	mov	sl, r2
 80091e6:	469b      	mov	fp, r3
 80091e8:	4643      	mov	r3, r8
 80091ea:	eb1a 0303 	adds.w	r3, sl, r3
 80091ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80091f2:	464b      	mov	r3, r9
 80091f4:	eb4b 0303 	adc.w	r3, fp, r3
 80091f8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80091fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009200:	685b      	ldr	r3, [r3, #4]
 8009202:	2200      	movs	r2, #0
 8009204:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009208:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800920c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009210:	460b      	mov	r3, r1
 8009212:	18db      	adds	r3, r3, r3
 8009214:	643b      	str	r3, [r7, #64]	; 0x40
 8009216:	4613      	mov	r3, r2
 8009218:	eb42 0303 	adc.w	r3, r2, r3
 800921c:	647b      	str	r3, [r7, #68]	; 0x44
 800921e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009222:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009226:	f7f7 fb81 	bl	800092c <__aeabi_uldivmod>
 800922a:	4602      	mov	r2, r0
 800922c:	460b      	mov	r3, r1
 800922e:	4611      	mov	r1, r2
 8009230:	4b3b      	ldr	r3, [pc, #236]	; (8009320 <UART_SetConfig+0x2d4>)
 8009232:	fba3 2301 	umull	r2, r3, r3, r1
 8009236:	095b      	lsrs	r3, r3, #5
 8009238:	2264      	movs	r2, #100	; 0x64
 800923a:	fb02 f303 	mul.w	r3, r2, r3
 800923e:	1acb      	subs	r3, r1, r3
 8009240:	00db      	lsls	r3, r3, #3
 8009242:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009246:	4b36      	ldr	r3, [pc, #216]	; (8009320 <UART_SetConfig+0x2d4>)
 8009248:	fba3 2302 	umull	r2, r3, r3, r2
 800924c:	095b      	lsrs	r3, r3, #5
 800924e:	005b      	lsls	r3, r3, #1
 8009250:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009254:	441c      	add	r4, r3
 8009256:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800925a:	2200      	movs	r2, #0
 800925c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009260:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009264:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009268:	4642      	mov	r2, r8
 800926a:	464b      	mov	r3, r9
 800926c:	1891      	adds	r1, r2, r2
 800926e:	63b9      	str	r1, [r7, #56]	; 0x38
 8009270:	415b      	adcs	r3, r3
 8009272:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009274:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009278:	4641      	mov	r1, r8
 800927a:	1851      	adds	r1, r2, r1
 800927c:	6339      	str	r1, [r7, #48]	; 0x30
 800927e:	4649      	mov	r1, r9
 8009280:	414b      	adcs	r3, r1
 8009282:	637b      	str	r3, [r7, #52]	; 0x34
 8009284:	f04f 0200 	mov.w	r2, #0
 8009288:	f04f 0300 	mov.w	r3, #0
 800928c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009290:	4659      	mov	r1, fp
 8009292:	00cb      	lsls	r3, r1, #3
 8009294:	4651      	mov	r1, sl
 8009296:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800929a:	4651      	mov	r1, sl
 800929c:	00ca      	lsls	r2, r1, #3
 800929e:	4610      	mov	r0, r2
 80092a0:	4619      	mov	r1, r3
 80092a2:	4603      	mov	r3, r0
 80092a4:	4642      	mov	r2, r8
 80092a6:	189b      	adds	r3, r3, r2
 80092a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80092ac:	464b      	mov	r3, r9
 80092ae:	460a      	mov	r2, r1
 80092b0:	eb42 0303 	adc.w	r3, r2, r3
 80092b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80092b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	2200      	movs	r2, #0
 80092c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80092c4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80092c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80092cc:	460b      	mov	r3, r1
 80092ce:	18db      	adds	r3, r3, r3
 80092d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80092d2:	4613      	mov	r3, r2
 80092d4:	eb42 0303 	adc.w	r3, r2, r3
 80092d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80092de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80092e2:	f7f7 fb23 	bl	800092c <__aeabi_uldivmod>
 80092e6:	4602      	mov	r2, r0
 80092e8:	460b      	mov	r3, r1
 80092ea:	4b0d      	ldr	r3, [pc, #52]	; (8009320 <UART_SetConfig+0x2d4>)
 80092ec:	fba3 1302 	umull	r1, r3, r3, r2
 80092f0:	095b      	lsrs	r3, r3, #5
 80092f2:	2164      	movs	r1, #100	; 0x64
 80092f4:	fb01 f303 	mul.w	r3, r1, r3
 80092f8:	1ad3      	subs	r3, r2, r3
 80092fa:	00db      	lsls	r3, r3, #3
 80092fc:	3332      	adds	r3, #50	; 0x32
 80092fe:	4a08      	ldr	r2, [pc, #32]	; (8009320 <UART_SetConfig+0x2d4>)
 8009300:	fba2 2303 	umull	r2, r3, r2, r3
 8009304:	095b      	lsrs	r3, r3, #5
 8009306:	f003 0207 	and.w	r2, r3, #7
 800930a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	4422      	add	r2, r4
 8009312:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009314:	e105      	b.n	8009522 <UART_SetConfig+0x4d6>
 8009316:	bf00      	nop
 8009318:	40011000 	.word	0x40011000
 800931c:	40011400 	.word	0x40011400
 8009320:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009324:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009328:	2200      	movs	r2, #0
 800932a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800932e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009332:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009336:	4642      	mov	r2, r8
 8009338:	464b      	mov	r3, r9
 800933a:	1891      	adds	r1, r2, r2
 800933c:	6239      	str	r1, [r7, #32]
 800933e:	415b      	adcs	r3, r3
 8009340:	627b      	str	r3, [r7, #36]	; 0x24
 8009342:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009346:	4641      	mov	r1, r8
 8009348:	1854      	adds	r4, r2, r1
 800934a:	4649      	mov	r1, r9
 800934c:	eb43 0501 	adc.w	r5, r3, r1
 8009350:	f04f 0200 	mov.w	r2, #0
 8009354:	f04f 0300 	mov.w	r3, #0
 8009358:	00eb      	lsls	r3, r5, #3
 800935a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800935e:	00e2      	lsls	r2, r4, #3
 8009360:	4614      	mov	r4, r2
 8009362:	461d      	mov	r5, r3
 8009364:	4643      	mov	r3, r8
 8009366:	18e3      	adds	r3, r4, r3
 8009368:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800936c:	464b      	mov	r3, r9
 800936e:	eb45 0303 	adc.w	r3, r5, r3
 8009372:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009382:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009386:	f04f 0200 	mov.w	r2, #0
 800938a:	f04f 0300 	mov.w	r3, #0
 800938e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009392:	4629      	mov	r1, r5
 8009394:	008b      	lsls	r3, r1, #2
 8009396:	4621      	mov	r1, r4
 8009398:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800939c:	4621      	mov	r1, r4
 800939e:	008a      	lsls	r2, r1, #2
 80093a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80093a4:	f7f7 fac2 	bl	800092c <__aeabi_uldivmod>
 80093a8:	4602      	mov	r2, r0
 80093aa:	460b      	mov	r3, r1
 80093ac:	4b60      	ldr	r3, [pc, #384]	; (8009530 <UART_SetConfig+0x4e4>)
 80093ae:	fba3 2302 	umull	r2, r3, r3, r2
 80093b2:	095b      	lsrs	r3, r3, #5
 80093b4:	011c      	lsls	r4, r3, #4
 80093b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80093ba:	2200      	movs	r2, #0
 80093bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80093c0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80093c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80093c8:	4642      	mov	r2, r8
 80093ca:	464b      	mov	r3, r9
 80093cc:	1891      	adds	r1, r2, r2
 80093ce:	61b9      	str	r1, [r7, #24]
 80093d0:	415b      	adcs	r3, r3
 80093d2:	61fb      	str	r3, [r7, #28]
 80093d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80093d8:	4641      	mov	r1, r8
 80093da:	1851      	adds	r1, r2, r1
 80093dc:	6139      	str	r1, [r7, #16]
 80093de:	4649      	mov	r1, r9
 80093e0:	414b      	adcs	r3, r1
 80093e2:	617b      	str	r3, [r7, #20]
 80093e4:	f04f 0200 	mov.w	r2, #0
 80093e8:	f04f 0300 	mov.w	r3, #0
 80093ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80093f0:	4659      	mov	r1, fp
 80093f2:	00cb      	lsls	r3, r1, #3
 80093f4:	4651      	mov	r1, sl
 80093f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093fa:	4651      	mov	r1, sl
 80093fc:	00ca      	lsls	r2, r1, #3
 80093fe:	4610      	mov	r0, r2
 8009400:	4619      	mov	r1, r3
 8009402:	4603      	mov	r3, r0
 8009404:	4642      	mov	r2, r8
 8009406:	189b      	adds	r3, r3, r2
 8009408:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800940c:	464b      	mov	r3, r9
 800940e:	460a      	mov	r2, r1
 8009410:	eb42 0303 	adc.w	r3, r2, r3
 8009414:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800941c:	685b      	ldr	r3, [r3, #4]
 800941e:	2200      	movs	r2, #0
 8009420:	67bb      	str	r3, [r7, #120]	; 0x78
 8009422:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009424:	f04f 0200 	mov.w	r2, #0
 8009428:	f04f 0300 	mov.w	r3, #0
 800942c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009430:	4649      	mov	r1, r9
 8009432:	008b      	lsls	r3, r1, #2
 8009434:	4641      	mov	r1, r8
 8009436:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800943a:	4641      	mov	r1, r8
 800943c:	008a      	lsls	r2, r1, #2
 800943e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009442:	f7f7 fa73 	bl	800092c <__aeabi_uldivmod>
 8009446:	4602      	mov	r2, r0
 8009448:	460b      	mov	r3, r1
 800944a:	4b39      	ldr	r3, [pc, #228]	; (8009530 <UART_SetConfig+0x4e4>)
 800944c:	fba3 1302 	umull	r1, r3, r3, r2
 8009450:	095b      	lsrs	r3, r3, #5
 8009452:	2164      	movs	r1, #100	; 0x64
 8009454:	fb01 f303 	mul.w	r3, r1, r3
 8009458:	1ad3      	subs	r3, r2, r3
 800945a:	011b      	lsls	r3, r3, #4
 800945c:	3332      	adds	r3, #50	; 0x32
 800945e:	4a34      	ldr	r2, [pc, #208]	; (8009530 <UART_SetConfig+0x4e4>)
 8009460:	fba2 2303 	umull	r2, r3, r2, r3
 8009464:	095b      	lsrs	r3, r3, #5
 8009466:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800946a:	441c      	add	r4, r3
 800946c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009470:	2200      	movs	r2, #0
 8009472:	673b      	str	r3, [r7, #112]	; 0x70
 8009474:	677a      	str	r2, [r7, #116]	; 0x74
 8009476:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800947a:	4642      	mov	r2, r8
 800947c:	464b      	mov	r3, r9
 800947e:	1891      	adds	r1, r2, r2
 8009480:	60b9      	str	r1, [r7, #8]
 8009482:	415b      	adcs	r3, r3
 8009484:	60fb      	str	r3, [r7, #12]
 8009486:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800948a:	4641      	mov	r1, r8
 800948c:	1851      	adds	r1, r2, r1
 800948e:	6039      	str	r1, [r7, #0]
 8009490:	4649      	mov	r1, r9
 8009492:	414b      	adcs	r3, r1
 8009494:	607b      	str	r3, [r7, #4]
 8009496:	f04f 0200 	mov.w	r2, #0
 800949a:	f04f 0300 	mov.w	r3, #0
 800949e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80094a2:	4659      	mov	r1, fp
 80094a4:	00cb      	lsls	r3, r1, #3
 80094a6:	4651      	mov	r1, sl
 80094a8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80094ac:	4651      	mov	r1, sl
 80094ae:	00ca      	lsls	r2, r1, #3
 80094b0:	4610      	mov	r0, r2
 80094b2:	4619      	mov	r1, r3
 80094b4:	4603      	mov	r3, r0
 80094b6:	4642      	mov	r2, r8
 80094b8:	189b      	adds	r3, r3, r2
 80094ba:	66bb      	str	r3, [r7, #104]	; 0x68
 80094bc:	464b      	mov	r3, r9
 80094be:	460a      	mov	r2, r1
 80094c0:	eb42 0303 	adc.w	r3, r2, r3
 80094c4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80094c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094ca:	685b      	ldr	r3, [r3, #4]
 80094cc:	2200      	movs	r2, #0
 80094ce:	663b      	str	r3, [r7, #96]	; 0x60
 80094d0:	667a      	str	r2, [r7, #100]	; 0x64
 80094d2:	f04f 0200 	mov.w	r2, #0
 80094d6:	f04f 0300 	mov.w	r3, #0
 80094da:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80094de:	4649      	mov	r1, r9
 80094e0:	008b      	lsls	r3, r1, #2
 80094e2:	4641      	mov	r1, r8
 80094e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80094e8:	4641      	mov	r1, r8
 80094ea:	008a      	lsls	r2, r1, #2
 80094ec:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80094f0:	f7f7 fa1c 	bl	800092c <__aeabi_uldivmod>
 80094f4:	4602      	mov	r2, r0
 80094f6:	460b      	mov	r3, r1
 80094f8:	4b0d      	ldr	r3, [pc, #52]	; (8009530 <UART_SetConfig+0x4e4>)
 80094fa:	fba3 1302 	umull	r1, r3, r3, r2
 80094fe:	095b      	lsrs	r3, r3, #5
 8009500:	2164      	movs	r1, #100	; 0x64
 8009502:	fb01 f303 	mul.w	r3, r1, r3
 8009506:	1ad3      	subs	r3, r2, r3
 8009508:	011b      	lsls	r3, r3, #4
 800950a:	3332      	adds	r3, #50	; 0x32
 800950c:	4a08      	ldr	r2, [pc, #32]	; (8009530 <UART_SetConfig+0x4e4>)
 800950e:	fba2 2303 	umull	r2, r3, r2, r3
 8009512:	095b      	lsrs	r3, r3, #5
 8009514:	f003 020f 	and.w	r2, r3, #15
 8009518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4422      	add	r2, r4
 8009520:	609a      	str	r2, [r3, #8]
}
 8009522:	bf00      	nop
 8009524:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009528:	46bd      	mov	sp, r7
 800952a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800952e:	bf00      	nop
 8009530:	51eb851f 	.word	0x51eb851f

08009534 <FSMC_NAND_Init>:
  * @param  Device Pointer to NAND device instance
  * @param  Init Pointer to NAND Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_InitTypeDef *Init)
{
 8009534:	b480      	push	{r7}
 8009536:	b083      	sub	sp, #12
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ECCPAGE_SIZE(Init->ECCPageSize));
  assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));

  /* Set NAND device control parameters */
  if (Init->NandBank == FSMC_NAND_BANK2)
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	2b10      	cmp	r3, #16
 8009544:	d11c      	bne.n	8009580 <FSMC_NAND_Init+0x4c>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PCR2, PCR_CLEAR_MASK, (Init->Waitfeature                                      |
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681a      	ldr	r2, [r3, #0]
 800954a:	4b1f      	ldr	r3, [pc, #124]	; (80095c8 <FSMC_NAND_Init+0x94>)
 800954c:	4013      	ands	r3, r2
 800954e:	683a      	ldr	r2, [r7, #0]
 8009550:	6851      	ldr	r1, [r2, #4]
 8009552:	683a      	ldr	r2, [r7, #0]
 8009554:	6892      	ldr	r2, [r2, #8]
 8009556:	4311      	orrs	r1, r2
 8009558:	683a      	ldr	r2, [r7, #0]
 800955a:	68d2      	ldr	r2, [r2, #12]
 800955c:	4311      	orrs	r1, r2
 800955e:	683a      	ldr	r2, [r7, #0]
 8009560:	6912      	ldr	r2, [r2, #16]
 8009562:	4311      	orrs	r1, r2
 8009564:	683a      	ldr	r2, [r7, #0]
 8009566:	6952      	ldr	r2, [r2, #20]
 8009568:	0252      	lsls	r2, r2, #9
 800956a:	4311      	orrs	r1, r2
 800956c:	683a      	ldr	r2, [r7, #0]
 800956e:	6992      	ldr	r2, [r2, #24]
 8009570:	0352      	lsls	r2, r2, #13
 8009572:	430a      	orrs	r2, r1
 8009574:	4313      	orrs	r3, r2
 8009576:	f043 0208 	orr.w	r2, r3, #8
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	601a      	str	r2, [r3, #0]
 800957e:	e01b      	b.n	80095b8 <FSMC_NAND_Init+0x84>
                                              ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PCR3, PCR_CLEAR_MASK, (Init->Waitfeature                                      |
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6a1a      	ldr	r2, [r3, #32]
 8009584:	4b10      	ldr	r3, [pc, #64]	; (80095c8 <FSMC_NAND_Init+0x94>)
 8009586:	4013      	ands	r3, r2
 8009588:	683a      	ldr	r2, [r7, #0]
 800958a:	6851      	ldr	r1, [r2, #4]
 800958c:	683a      	ldr	r2, [r7, #0]
 800958e:	6892      	ldr	r2, [r2, #8]
 8009590:	4311      	orrs	r1, r2
 8009592:	683a      	ldr	r2, [r7, #0]
 8009594:	68d2      	ldr	r2, [r2, #12]
 8009596:	4311      	orrs	r1, r2
 8009598:	683a      	ldr	r2, [r7, #0]
 800959a:	6912      	ldr	r2, [r2, #16]
 800959c:	4311      	orrs	r1, r2
 800959e:	683a      	ldr	r2, [r7, #0]
 80095a0:	6952      	ldr	r2, [r2, #20]
 80095a2:	0252      	lsls	r2, r2, #9
 80095a4:	4311      	orrs	r1, r2
 80095a6:	683a      	ldr	r2, [r7, #0]
 80095a8:	6992      	ldr	r2, [r2, #24]
 80095aa:	0352      	lsls	r2, r2, #13
 80095ac:	430a      	orrs	r2, r1
 80095ae:	4313      	orrs	r3, r2
 80095b0:	f043 0208 	orr.w	r2, r3, #8
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	621a      	str	r2, [r3, #32]
                                              Init->ECCPageSize                                      |
                                              ((Init->TCLRSetupTime) << FSMC_PCR2_TCLR_Pos)  |
                                              ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
  }

  return HAL_OK;
 80095b8:	2300      	movs	r3, #0
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	370c      	adds	r7, #12
 80095be:	46bd      	mov	sp, r7
 80095c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c4:	4770      	bx	lr
 80095c6:	bf00      	nop
 80095c8:	fff00181 	.word	0xfff00181

080095cc <FSMC_NAND_CommonSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
                                                   FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b085      	sub	sp, #20
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	60f8      	str	r0, [r7, #12]
 80095d4:	60b9      	str	r1, [r7, #8]
 80095d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Set FSMC_NAND device timing parameters */
  if (Bank == FSMC_NAND_BANK2)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2b10      	cmp	r3, #16
 80095dc:	d112      	bne.n	8009604 <FSMC_NAND_CommonSpace_Timing_Init+0x38>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PMEM2, PMEM_CLEAR_MASK, (Timing->SetupTime                                             |
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	689b      	ldr	r3, [r3, #8]
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	681a      	ldr	r2, [r3, #0]
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	685b      	ldr	r3, [r3, #4]
 80095ea:	021b      	lsls	r3, r3, #8
 80095ec:	431a      	orrs	r2, r3
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	689b      	ldr	r3, [r3, #8]
 80095f2:	041b      	lsls	r3, r3, #16
 80095f4:	431a      	orrs	r2, r3
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	68db      	ldr	r3, [r3, #12]
 80095fa:	061b      	lsls	r3, r3, #24
 80095fc:	431a      	orrs	r2, r3
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	609a      	str	r2, [r3, #8]
 8009602:	e011      	b.n	8009628 <FSMC_NAND_CommonSpace_Timing_Init+0x5c>
                                                ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PMEM3, PMEM_CLEAR_MASK, (Timing->SetupTime                                             |
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	681a      	ldr	r2, [r3, #0]
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	021b      	lsls	r3, r3, #8
 8009612:	431a      	orrs	r2, r3
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	689b      	ldr	r3, [r3, #8]
 8009618:	041b      	lsls	r3, r3, #16
 800961a:	431a      	orrs	r2, r3
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	68db      	ldr	r3, [r3, #12]
 8009620:	061b      	lsls	r3, r3, #24
 8009622:	431a      	orrs	r2, r3
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	629a      	str	r2, [r3, #40]	; 0x28
                                                ((Timing->WaitSetupTime) << FSMC_PMEM2_MEMWAIT2_Pos) |
                                                ((Timing->HoldSetupTime) << FSMC_PMEM2_MEMHOLD2_Pos) |
                                                ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
  }

  return HAL_OK;
 8009628:	2300      	movs	r3, #0
}
 800962a:	4618      	mov	r0, r3
 800962c:	3714      	adds	r7, #20
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr

08009636 <FSMC_NAND_AttributeSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
                                                      FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 8009636:	b480      	push	{r7}
 8009638:	b085      	sub	sp, #20
 800963a:	af00      	add	r7, sp, #0
 800963c:	60f8      	str	r0, [r7, #12]
 800963e:	60b9      	str	r1, [r7, #8]
 8009640:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Set FSMC_NAND device timing parameters */
  if (Bank == FSMC_NAND_BANK2)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2b10      	cmp	r3, #16
 8009646:	d112      	bne.n	800966e <FSMC_NAND_AttributeSpace_Timing_Init+0x38>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PATT2, PATT_CLEAR_MASK, (Timing->SetupTime                                             |
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	68db      	ldr	r3, [r3, #12]
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	681a      	ldr	r2, [r3, #0]
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	021b      	lsls	r3, r3, #8
 8009656:	431a      	orrs	r2, r3
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	041b      	lsls	r3, r3, #16
 800965e:	431a      	orrs	r2, r3
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	68db      	ldr	r3, [r3, #12]
 8009664:	061b      	lsls	r3, r3, #24
 8009666:	431a      	orrs	r2, r3
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	60da      	str	r2, [r3, #12]
 800966c:	e011      	b.n	8009692 <FSMC_NAND_AttributeSpace_Timing_Init+0x5c>
                                                ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PATT3, PATT_CLEAR_MASK, (Timing->SetupTime                                             |
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	685b      	ldr	r3, [r3, #4]
 800967a:	021b      	lsls	r3, r3, #8
 800967c:	431a      	orrs	r2, r3
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	689b      	ldr	r3, [r3, #8]
 8009682:	041b      	lsls	r3, r3, #16
 8009684:	431a      	orrs	r2, r3
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	68db      	ldr	r3, [r3, #12]
 800968a:	061b      	lsls	r3, r3, #24
 800968c:	431a      	orrs	r2, r3
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	62da      	str	r2, [r3, #44]	; 0x2c
                                                ((Timing->WaitSetupTime) << FSMC_PATT2_ATTWAIT2_Pos) |
                                                ((Timing->HoldSetupTime) << FSMC_PATT2_ATTHOLD2_Pos) |
                                                ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
  }

  return HAL_OK;
 8009692:	2300      	movs	r3, #0
}
 8009694:	4618      	mov	r0, r3
 8009696:	3714      	adds	r7, #20
 8009698:	46bd      	mov	sp, r7
 800969a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969e:	4770      	bx	lr

080096a0 <__NVIC_SetPriority>:
{
 80096a0:	b480      	push	{r7}
 80096a2:	b083      	sub	sp, #12
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	4603      	mov	r3, r0
 80096a8:	6039      	str	r1, [r7, #0]
 80096aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80096ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	db0a      	blt.n	80096ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	b2da      	uxtb	r2, r3
 80096b8:	490c      	ldr	r1, [pc, #48]	; (80096ec <__NVIC_SetPriority+0x4c>)
 80096ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80096be:	0112      	lsls	r2, r2, #4
 80096c0:	b2d2      	uxtb	r2, r2
 80096c2:	440b      	add	r3, r1
 80096c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80096c8:	e00a      	b.n	80096e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	b2da      	uxtb	r2, r3
 80096ce:	4908      	ldr	r1, [pc, #32]	; (80096f0 <__NVIC_SetPriority+0x50>)
 80096d0:	79fb      	ldrb	r3, [r7, #7]
 80096d2:	f003 030f 	and.w	r3, r3, #15
 80096d6:	3b04      	subs	r3, #4
 80096d8:	0112      	lsls	r2, r2, #4
 80096da:	b2d2      	uxtb	r2, r2
 80096dc:	440b      	add	r3, r1
 80096de:	761a      	strb	r2, [r3, #24]
}
 80096e0:	bf00      	nop
 80096e2:	370c      	adds	r7, #12
 80096e4:	46bd      	mov	sp, r7
 80096e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ea:	4770      	bx	lr
 80096ec:	e000e100 	.word	0xe000e100
 80096f0:	e000ed00 	.word	0xe000ed00

080096f4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80096f4:	b580      	push	{r7, lr}
 80096f6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80096f8:	4b05      	ldr	r3, [pc, #20]	; (8009710 <SysTick_Handler+0x1c>)
 80096fa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80096fc:	f002 f856 	bl	800b7ac <xTaskGetSchedulerState>
 8009700:	4603      	mov	r3, r0
 8009702:	2b01      	cmp	r3, #1
 8009704:	d001      	beq.n	800970a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009706:	f002 fe3f 	bl	800c388 <xPortSysTickHandler>
  }
}
 800970a:	bf00      	nop
 800970c:	bd80      	pop	{r7, pc}
 800970e:	bf00      	nop
 8009710:	e000e010 	.word	0xe000e010

08009714 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009714:	b580      	push	{r7, lr}
 8009716:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009718:	2100      	movs	r1, #0
 800971a:	f06f 0004 	mvn.w	r0, #4
 800971e:	f7ff ffbf 	bl	80096a0 <__NVIC_SetPriority>
#endif
}
 8009722:	bf00      	nop
 8009724:	bd80      	pop	{r7, pc}
	...

08009728 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009728:	b580      	push	{r7, lr}
 800972a:	b082      	sub	sp, #8
 800972c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800972e:	f3ef 8305 	mrs	r3, IPSR
 8009732:	603b      	str	r3, [r7, #0]
  return(result);
 8009734:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009736:	2b00      	cmp	r3, #0
 8009738:	d003      	beq.n	8009742 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800973a:	f06f 0305 	mvn.w	r3, #5
 800973e:	607b      	str	r3, [r7, #4]
 8009740:	e00f      	b.n	8009762 <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009742:	4b0a      	ldr	r3, [pc, #40]	; (800976c <osKernelInitialize+0x44>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d108      	bne.n	800975c <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 800974a:	4809      	ldr	r0, [pc, #36]	; (8009770 <osKernelInitialize+0x48>)
 800974c:	f003 f818 	bl	800c780 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 8009750:	4b06      	ldr	r3, [pc, #24]	; (800976c <osKernelInitialize+0x44>)
 8009752:	2201      	movs	r2, #1
 8009754:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009756:	2300      	movs	r3, #0
 8009758:	607b      	str	r3, [r7, #4]
 800975a:	e002      	b.n	8009762 <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 800975c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009760:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009762:	687b      	ldr	r3, [r7, #4]
}
 8009764:	4618      	mov	r0, r3
 8009766:	3708      	adds	r7, #8
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}
 800976c:	20002da4 	.word	0x20002da4
 8009770:	200000ac 	.word	0x200000ac

08009774 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009774:	b580      	push	{r7, lr}
 8009776:	b082      	sub	sp, #8
 8009778:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800977a:	f3ef 8305 	mrs	r3, IPSR
 800977e:	603b      	str	r3, [r7, #0]
  return(result);
 8009780:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009782:	2b00      	cmp	r3, #0
 8009784:	d003      	beq.n	800978e <osKernelStart+0x1a>
    stat = osErrorISR;
 8009786:	f06f 0305 	mvn.w	r3, #5
 800978a:	607b      	str	r3, [r7, #4]
 800978c:	e010      	b.n	80097b0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800978e:	4b0b      	ldr	r3, [pc, #44]	; (80097bc <osKernelStart+0x48>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	2b01      	cmp	r3, #1
 8009794:	d109      	bne.n	80097aa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009796:	f7ff ffbd 	bl	8009714 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800979a:	4b08      	ldr	r3, [pc, #32]	; (80097bc <osKernelStart+0x48>)
 800979c:	2202      	movs	r2, #2
 800979e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80097a0:	f001 fba8 	bl	800aef4 <vTaskStartScheduler>
      stat = osOK;
 80097a4:	2300      	movs	r3, #0
 80097a6:	607b      	str	r3, [r7, #4]
 80097a8:	e002      	b.n	80097b0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80097aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80097ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80097b0:	687b      	ldr	r3, [r7, #4]
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3708      	adds	r7, #8
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}
 80097ba:	bf00      	nop
 80097bc:	20002da4 	.word	0x20002da4

080097c0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b08e      	sub	sp, #56	; 0x38
 80097c4:	af04      	add	r7, sp, #16
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80097cc:	2300      	movs	r3, #0
 80097ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80097d0:	f3ef 8305 	mrs	r3, IPSR
 80097d4:	617b      	str	r3, [r7, #20]
  return(result);
 80097d6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d17e      	bne.n	80098da <osThreadNew+0x11a>
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d07b      	beq.n	80098da <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80097e2:	2380      	movs	r3, #128	; 0x80
 80097e4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80097e6:	2318      	movs	r3, #24
 80097e8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80097ea:	2300      	movs	r3, #0
 80097ec:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80097ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80097f2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d045      	beq.n	8009886 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d002      	beq.n	8009808 <osThreadNew+0x48>
        name = attr->name;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	699b      	ldr	r3, [r3, #24]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d002      	beq.n	8009816 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	699b      	ldr	r3, [r3, #24]
 8009814:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009816:	69fb      	ldr	r3, [r7, #28]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d008      	beq.n	800982e <osThreadNew+0x6e>
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	2b38      	cmp	r3, #56	; 0x38
 8009820:	d805      	bhi.n	800982e <osThreadNew+0x6e>
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	f003 0301 	and.w	r3, r3, #1
 800982a:	2b00      	cmp	r3, #0
 800982c:	d001      	beq.n	8009832 <osThreadNew+0x72>
        return (NULL);
 800982e:	2300      	movs	r3, #0
 8009830:	e054      	b.n	80098dc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	695b      	ldr	r3, [r3, #20]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d003      	beq.n	8009842 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	695b      	ldr	r3, [r3, #20]
 800983e:	089b      	lsrs	r3, r3, #2
 8009840:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	689b      	ldr	r3, [r3, #8]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d00e      	beq.n	8009868 <osThreadNew+0xa8>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	68db      	ldr	r3, [r3, #12]
 800984e:	2bbb      	cmp	r3, #187	; 0xbb
 8009850:	d90a      	bls.n	8009868 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009856:	2b00      	cmp	r3, #0
 8009858:	d006      	beq.n	8009868 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	695b      	ldr	r3, [r3, #20]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d002      	beq.n	8009868 <osThreadNew+0xa8>
        mem = 1;
 8009862:	2301      	movs	r3, #1
 8009864:	61bb      	str	r3, [r7, #24]
 8009866:	e010      	b.n	800988a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	689b      	ldr	r3, [r3, #8]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d10c      	bne.n	800988a <osThreadNew+0xca>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	68db      	ldr	r3, [r3, #12]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d108      	bne.n	800988a <osThreadNew+0xca>
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	691b      	ldr	r3, [r3, #16]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d104      	bne.n	800988a <osThreadNew+0xca>
          mem = 0;
 8009880:	2300      	movs	r3, #0
 8009882:	61bb      	str	r3, [r7, #24]
 8009884:	e001      	b.n	800988a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009886:	2300      	movs	r3, #0
 8009888:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800988a:	69bb      	ldr	r3, [r7, #24]
 800988c:	2b01      	cmp	r3, #1
 800988e:	d110      	bne.n	80098b2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009894:	687a      	ldr	r2, [r7, #4]
 8009896:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009898:	9202      	str	r2, [sp, #8]
 800989a:	9301      	str	r3, [sp, #4]
 800989c:	69fb      	ldr	r3, [r7, #28]
 800989e:	9300      	str	r3, [sp, #0]
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	6a3a      	ldr	r2, [r7, #32]
 80098a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80098a6:	68f8      	ldr	r0, [r7, #12]
 80098a8:	f001 f938 	bl	800ab1c <xTaskCreateStatic>
 80098ac:	4603      	mov	r3, r0
 80098ae:	613b      	str	r3, [r7, #16]
 80098b0:	e013      	b.n	80098da <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80098b2:	69bb      	ldr	r3, [r7, #24]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d110      	bne.n	80098da <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80098b8:	6a3b      	ldr	r3, [r7, #32]
 80098ba:	b29a      	uxth	r2, r3
 80098bc:	f107 0310 	add.w	r3, r7, #16
 80098c0:	9301      	str	r3, [sp, #4]
 80098c2:	69fb      	ldr	r3, [r7, #28]
 80098c4:	9300      	str	r3, [sp, #0]
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80098ca:	68f8      	ldr	r0, [r7, #12]
 80098cc:	f001 f983 	bl	800abd6 <xTaskCreate>
 80098d0:	4603      	mov	r3, r0
 80098d2:	2b01      	cmp	r3, #1
 80098d4:	d001      	beq.n	80098da <osThreadNew+0x11a>
            hTask = NULL;
 80098d6:	2300      	movs	r3, #0
 80098d8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80098da:	693b      	ldr	r3, [r7, #16]
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3728      	adds	r7, #40	; 0x28
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098ec:	f3ef 8305 	mrs	r3, IPSR
 80098f0:	60bb      	str	r3, [r7, #8]
  return(result);
 80098f2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d003      	beq.n	8009900 <osDelay+0x1c>
    stat = osErrorISR;
 80098f8:	f06f 0305 	mvn.w	r3, #5
 80098fc:	60fb      	str	r3, [r7, #12]
 80098fe:	e007      	b.n	8009910 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009900:	2300      	movs	r3, #0
 8009902:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d002      	beq.n	8009910 <osDelay+0x2c>
      vTaskDelay(ticks);
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f001 fabe 	bl	800ae8c <vTaskDelay>
    }
  }

  return (stat);
 8009910:	68fb      	ldr	r3, [r7, #12]
}
 8009912:	4618      	mov	r0, r3
 8009914:	3710      	adds	r7, #16
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}

0800991a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800991a:	b580      	push	{r7, lr}
 800991c:	b08a      	sub	sp, #40	; 0x28
 800991e:	af02      	add	r7, sp, #8
 8009920:	60f8      	str	r0, [r7, #12]
 8009922:	60b9      	str	r1, [r7, #8]
 8009924:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009926:	2300      	movs	r3, #0
 8009928:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800992a:	f3ef 8305 	mrs	r3, IPSR
 800992e:	613b      	str	r3, [r7, #16]
  return(result);
 8009930:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8009932:	2b00      	cmp	r3, #0
 8009934:	d175      	bne.n	8009a22 <osSemaphoreNew+0x108>
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d072      	beq.n	8009a22 <osSemaphoreNew+0x108>
 800993c:	68ba      	ldr	r2, [r7, #8]
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	429a      	cmp	r2, r3
 8009942:	d86e      	bhi.n	8009a22 <osSemaphoreNew+0x108>
    mem = -1;
 8009944:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009948:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d015      	beq.n	800997c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	689b      	ldr	r3, [r3, #8]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d006      	beq.n	8009966 <osSemaphoreNew+0x4c>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	68db      	ldr	r3, [r3, #12]
 800995c:	2b4f      	cmp	r3, #79	; 0x4f
 800995e:	d902      	bls.n	8009966 <osSemaphoreNew+0x4c>
        mem = 1;
 8009960:	2301      	movs	r3, #1
 8009962:	61bb      	str	r3, [r7, #24]
 8009964:	e00c      	b.n	8009980 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	689b      	ldr	r3, [r3, #8]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d108      	bne.n	8009980 <osSemaphoreNew+0x66>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	68db      	ldr	r3, [r3, #12]
 8009972:	2b00      	cmp	r3, #0
 8009974:	d104      	bne.n	8009980 <osSemaphoreNew+0x66>
          mem = 0;
 8009976:	2300      	movs	r3, #0
 8009978:	61bb      	str	r3, [r7, #24]
 800997a:	e001      	b.n	8009980 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800997c:	2300      	movs	r3, #0
 800997e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009980:	69bb      	ldr	r3, [r7, #24]
 8009982:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009986:	d04c      	beq.n	8009a22 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	2b01      	cmp	r3, #1
 800998c:	d128      	bne.n	80099e0 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800998e:	69bb      	ldr	r3, [r7, #24]
 8009990:	2b01      	cmp	r3, #1
 8009992:	d10a      	bne.n	80099aa <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	689b      	ldr	r3, [r3, #8]
 8009998:	2203      	movs	r2, #3
 800999a:	9200      	str	r2, [sp, #0]
 800999c:	2200      	movs	r2, #0
 800999e:	2100      	movs	r1, #0
 80099a0:	2001      	movs	r0, #1
 80099a2:	f000 fac5 	bl	8009f30 <xQueueGenericCreateStatic>
 80099a6:	61f8      	str	r0, [r7, #28]
 80099a8:	e005      	b.n	80099b6 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80099aa:	2203      	movs	r2, #3
 80099ac:	2100      	movs	r1, #0
 80099ae:	2001      	movs	r0, #1
 80099b0:	f000 fb36 	bl	800a020 <xQueueGenericCreate>
 80099b4:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80099b6:	69fb      	ldr	r3, [r7, #28]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d022      	beq.n	8009a02 <osSemaphoreNew+0xe8>
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d01f      	beq.n	8009a02 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80099c2:	2300      	movs	r3, #0
 80099c4:	2200      	movs	r2, #0
 80099c6:	2100      	movs	r1, #0
 80099c8:	69f8      	ldr	r0, [r7, #28]
 80099ca:	f000 fbf1 	bl	800a1b0 <xQueueGenericSend>
 80099ce:	4603      	mov	r3, r0
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d016      	beq.n	8009a02 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80099d4:	69f8      	ldr	r0, [r7, #28]
 80099d6:	f000 fee5 	bl	800a7a4 <vQueueDelete>
            hSemaphore = NULL;
 80099da:	2300      	movs	r3, #0
 80099dc:	61fb      	str	r3, [r7, #28]
 80099de:	e010      	b.n	8009a02 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80099e0:	69bb      	ldr	r3, [r7, #24]
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	d108      	bne.n	80099f8 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	689b      	ldr	r3, [r3, #8]
 80099ea:	461a      	mov	r2, r3
 80099ec:	68b9      	ldr	r1, [r7, #8]
 80099ee:	68f8      	ldr	r0, [r7, #12]
 80099f0:	f000 fb73 	bl	800a0da <xQueueCreateCountingSemaphoreStatic>
 80099f4:	61f8      	str	r0, [r7, #28]
 80099f6:	e004      	b.n	8009a02 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80099f8:	68b9      	ldr	r1, [r7, #8]
 80099fa:	68f8      	ldr	r0, [r7, #12]
 80099fc:	f000 fba4 	bl	800a148 <xQueueCreateCountingSemaphore>
 8009a00:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8009a02:	69fb      	ldr	r3, [r7, #28]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d00c      	beq.n	8009a22 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d003      	beq.n	8009a16 <osSemaphoreNew+0xfc>
          name = attr->name;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	617b      	str	r3, [r7, #20]
 8009a14:	e001      	b.n	8009a1a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8009a16:	2300      	movs	r3, #0
 8009a18:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8009a1a:	6979      	ldr	r1, [r7, #20]
 8009a1c:	69f8      	ldr	r0, [r7, #28]
 8009a1e:	f000 fff5 	bl	800aa0c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8009a22:	69fb      	ldr	r3, [r7, #28]
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3720      	adds	r7, #32
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b08a      	sub	sp, #40	; 0x28
 8009a30:	af02      	add	r7, sp, #8
 8009a32:	60f8      	str	r0, [r7, #12]
 8009a34:	60b9      	str	r1, [r7, #8]
 8009a36:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009a38:	2300      	movs	r3, #0
 8009a3a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a3c:	f3ef 8305 	mrs	r3, IPSR
 8009a40:	613b      	str	r3, [r7, #16]
  return(result);
 8009a42:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d15f      	bne.n	8009b08 <osMessageQueueNew+0xdc>
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d05c      	beq.n	8009b08 <osMessageQueueNew+0xdc>
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d059      	beq.n	8009b08 <osMessageQueueNew+0xdc>
    mem = -1;
 8009a54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009a58:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d029      	beq.n	8009ab4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	689b      	ldr	r3, [r3, #8]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d012      	beq.n	8009a8e <osMessageQueueNew+0x62>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	68db      	ldr	r3, [r3, #12]
 8009a6c:	2b4f      	cmp	r3, #79	; 0x4f
 8009a6e:	d90e      	bls.n	8009a8e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d00a      	beq.n	8009a8e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	695a      	ldr	r2, [r3, #20]
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	68b9      	ldr	r1, [r7, #8]
 8009a80:	fb01 f303 	mul.w	r3, r1, r3
 8009a84:	429a      	cmp	r2, r3
 8009a86:	d302      	bcc.n	8009a8e <osMessageQueueNew+0x62>
        mem = 1;
 8009a88:	2301      	movs	r3, #1
 8009a8a:	61bb      	str	r3, [r7, #24]
 8009a8c:	e014      	b.n	8009ab8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	689b      	ldr	r3, [r3, #8]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d110      	bne.n	8009ab8 <osMessageQueueNew+0x8c>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	68db      	ldr	r3, [r3, #12]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d10c      	bne.n	8009ab8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d108      	bne.n	8009ab8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	695b      	ldr	r3, [r3, #20]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d104      	bne.n	8009ab8 <osMessageQueueNew+0x8c>
          mem = 0;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	61bb      	str	r3, [r7, #24]
 8009ab2:	e001      	b.n	8009ab8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009ab8:	69bb      	ldr	r3, [r7, #24]
 8009aba:	2b01      	cmp	r3, #1
 8009abc:	d10b      	bne.n	8009ad6 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	691a      	ldr	r2, [r3, #16]
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	2100      	movs	r1, #0
 8009ac8:	9100      	str	r1, [sp, #0]
 8009aca:	68b9      	ldr	r1, [r7, #8]
 8009acc:	68f8      	ldr	r0, [r7, #12]
 8009ace:	f000 fa2f 	bl	8009f30 <xQueueGenericCreateStatic>
 8009ad2:	61f8      	str	r0, [r7, #28]
 8009ad4:	e008      	b.n	8009ae8 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009ad6:	69bb      	ldr	r3, [r7, #24]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d105      	bne.n	8009ae8 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009adc:	2200      	movs	r2, #0
 8009ade:	68b9      	ldr	r1, [r7, #8]
 8009ae0:	68f8      	ldr	r0, [r7, #12]
 8009ae2:	f000 fa9d 	bl	800a020 <xQueueGenericCreate>
 8009ae6:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009ae8:	69fb      	ldr	r3, [r7, #28]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d00c      	beq.n	8009b08 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d003      	beq.n	8009afc <osMessageQueueNew+0xd0>
        name = attr->name;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	617b      	str	r3, [r7, #20]
 8009afa:	e001      	b.n	8009b00 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8009afc:	2300      	movs	r3, #0
 8009afe:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8009b00:	6979      	ldr	r1, [r7, #20]
 8009b02:	69f8      	ldr	r0, [r7, #28]
 8009b04:	f000 ff82 	bl	800aa0c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009b08:	69fb      	ldr	r3, [r7, #28]
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	3720      	adds	r7, #32
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}
	...

08009b14 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b088      	sub	sp, #32
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	60f8      	str	r0, [r7, #12]
 8009b1c:	60b9      	str	r1, [r7, #8]
 8009b1e:	603b      	str	r3, [r7, #0]
 8009b20:	4613      	mov	r3, r2
 8009b22:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009b28:	2300      	movs	r3, #0
 8009b2a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b2c:	f3ef 8305 	mrs	r3, IPSR
 8009b30:	617b      	str	r3, [r7, #20]
  return(result);
 8009b32:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d028      	beq.n	8009b8a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009b38:	69bb      	ldr	r3, [r7, #24]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d005      	beq.n	8009b4a <osMessageQueuePut+0x36>
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d002      	beq.n	8009b4a <osMessageQueuePut+0x36>
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d003      	beq.n	8009b52 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8009b4a:	f06f 0303 	mvn.w	r3, #3
 8009b4e:	61fb      	str	r3, [r7, #28]
 8009b50:	e038      	b.n	8009bc4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8009b52:	2300      	movs	r3, #0
 8009b54:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009b56:	f107 0210 	add.w	r2, r7, #16
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	68b9      	ldr	r1, [r7, #8]
 8009b5e:	69b8      	ldr	r0, [r7, #24]
 8009b60:	f000 fc24 	bl	800a3ac <xQueueGenericSendFromISR>
 8009b64:	4603      	mov	r3, r0
 8009b66:	2b01      	cmp	r3, #1
 8009b68:	d003      	beq.n	8009b72 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8009b6a:	f06f 0302 	mvn.w	r3, #2
 8009b6e:	61fb      	str	r3, [r7, #28]
 8009b70:	e028      	b.n	8009bc4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d025      	beq.n	8009bc4 <osMessageQueuePut+0xb0>
 8009b78:	4b15      	ldr	r3, [pc, #84]	; (8009bd0 <osMessageQueuePut+0xbc>)
 8009b7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b7e:	601a      	str	r2, [r3, #0]
 8009b80:	f3bf 8f4f 	dsb	sy
 8009b84:	f3bf 8f6f 	isb	sy
 8009b88:	e01c      	b.n	8009bc4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009b8a:	69bb      	ldr	r3, [r7, #24]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d002      	beq.n	8009b96 <osMessageQueuePut+0x82>
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d103      	bne.n	8009b9e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8009b96:	f06f 0303 	mvn.w	r3, #3
 8009b9a:	61fb      	str	r3, [r7, #28]
 8009b9c:	e012      	b.n	8009bc4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	683a      	ldr	r2, [r7, #0]
 8009ba2:	68b9      	ldr	r1, [r7, #8]
 8009ba4:	69b8      	ldr	r0, [r7, #24]
 8009ba6:	f000 fb03 	bl	800a1b0 <xQueueGenericSend>
 8009baa:	4603      	mov	r3, r0
 8009bac:	2b01      	cmp	r3, #1
 8009bae:	d009      	beq.n	8009bc4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d003      	beq.n	8009bbe <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8009bb6:	f06f 0301 	mvn.w	r3, #1
 8009bba:	61fb      	str	r3, [r7, #28]
 8009bbc:	e002      	b.n	8009bc4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8009bbe:	f06f 0302 	mvn.w	r3, #2
 8009bc2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009bc4:	69fb      	ldr	r3, [r7, #28]
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3720      	adds	r7, #32
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}
 8009bce:	bf00      	nop
 8009bd0:	e000ed04 	.word	0xe000ed04

08009bd4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b088      	sub	sp, #32
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	60f8      	str	r0, [r7, #12]
 8009bdc:	60b9      	str	r1, [r7, #8]
 8009bde:	607a      	str	r2, [r7, #4]
 8009be0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009be6:	2300      	movs	r3, #0
 8009be8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009bea:	f3ef 8305 	mrs	r3, IPSR
 8009bee:	617b      	str	r3, [r7, #20]
  return(result);
 8009bf0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d028      	beq.n	8009c48 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009bf6:	69bb      	ldr	r3, [r7, #24]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d005      	beq.n	8009c08 <osMessageQueueGet+0x34>
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d002      	beq.n	8009c08 <osMessageQueueGet+0x34>
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d003      	beq.n	8009c10 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8009c08:	f06f 0303 	mvn.w	r3, #3
 8009c0c:	61fb      	str	r3, [r7, #28]
 8009c0e:	e037      	b.n	8009c80 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8009c10:	2300      	movs	r3, #0
 8009c12:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009c14:	f107 0310 	add.w	r3, r7, #16
 8009c18:	461a      	mov	r2, r3
 8009c1a:	68b9      	ldr	r1, [r7, #8]
 8009c1c:	69b8      	ldr	r0, [r7, #24]
 8009c1e:	f000 fd41 	bl	800a6a4 <xQueueReceiveFromISR>
 8009c22:	4603      	mov	r3, r0
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d003      	beq.n	8009c30 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8009c28:	f06f 0302 	mvn.w	r3, #2
 8009c2c:	61fb      	str	r3, [r7, #28]
 8009c2e:	e027      	b.n	8009c80 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8009c30:	693b      	ldr	r3, [r7, #16]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d024      	beq.n	8009c80 <osMessageQueueGet+0xac>
 8009c36:	4b15      	ldr	r3, [pc, #84]	; (8009c8c <osMessageQueueGet+0xb8>)
 8009c38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c3c:	601a      	str	r2, [r3, #0]
 8009c3e:	f3bf 8f4f 	dsb	sy
 8009c42:	f3bf 8f6f 	isb	sy
 8009c46:	e01b      	b.n	8009c80 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009c48:	69bb      	ldr	r3, [r7, #24]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d002      	beq.n	8009c54 <osMessageQueueGet+0x80>
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d103      	bne.n	8009c5c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8009c54:	f06f 0303 	mvn.w	r3, #3
 8009c58:	61fb      	str	r3, [r7, #28]
 8009c5a:	e011      	b.n	8009c80 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009c5c:	683a      	ldr	r2, [r7, #0]
 8009c5e:	68b9      	ldr	r1, [r7, #8]
 8009c60:	69b8      	ldr	r0, [r7, #24]
 8009c62:	f000 fc3f 	bl	800a4e4 <xQueueReceive>
 8009c66:	4603      	mov	r3, r0
 8009c68:	2b01      	cmp	r3, #1
 8009c6a:	d009      	beq.n	8009c80 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d003      	beq.n	8009c7a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8009c72:	f06f 0301 	mvn.w	r3, #1
 8009c76:	61fb      	str	r3, [r7, #28]
 8009c78:	e002      	b.n	8009c80 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8009c7a:	f06f 0302 	mvn.w	r3, #2
 8009c7e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009c80:	69fb      	ldr	r3, [r7, #28]
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3720      	adds	r7, #32
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}
 8009c8a:	bf00      	nop
 8009c8c:	e000ed04 	.word	0xe000ed04

08009c90 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009c90:	b480      	push	{r7}
 8009c92:	b085      	sub	sp, #20
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	60f8      	str	r0, [r7, #12]
 8009c98:	60b9      	str	r1, [r7, #8]
 8009c9a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	4a07      	ldr	r2, [pc, #28]	; (8009cbc <vApplicationGetIdleTaskMemory+0x2c>)
 8009ca0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	4a06      	ldr	r2, [pc, #24]	; (8009cc0 <vApplicationGetIdleTaskMemory+0x30>)
 8009ca6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2280      	movs	r2, #128	; 0x80
 8009cac:	601a      	str	r2, [r3, #0]
}
 8009cae:	bf00      	nop
 8009cb0:	3714      	adds	r7, #20
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb8:	4770      	bx	lr
 8009cba:	bf00      	nop
 8009cbc:	200065a8 	.word	0x200065a8
 8009cc0:	20006664 	.word	0x20006664

08009cc4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009cc4:	b480      	push	{r7}
 8009cc6:	b085      	sub	sp, #20
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	60f8      	str	r0, [r7, #12]
 8009ccc:	60b9      	str	r1, [r7, #8]
 8009cce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	4a07      	ldr	r2, [pc, #28]	; (8009cf0 <vApplicationGetTimerTaskMemory+0x2c>)
 8009cd4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	4a06      	ldr	r2, [pc, #24]	; (8009cf4 <vApplicationGetTimerTaskMemory+0x30>)
 8009cda:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009ce2:	601a      	str	r2, [r3, #0]
}
 8009ce4:	bf00      	nop
 8009ce6:	3714      	adds	r7, #20
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr
 8009cf0:	20006864 	.word	0x20006864
 8009cf4:	20006920 	.word	0x20006920

08009cf8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b083      	sub	sp, #12
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	f103 0208 	add.w	r2, r3, #8
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d10:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f103 0208 	add.w	r2, r3, #8
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f103 0208 	add.w	r2, r3, #8
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009d2c:	bf00      	nop
 8009d2e:	370c      	adds	r7, #12
 8009d30:	46bd      	mov	sp, r7
 8009d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d36:	4770      	bx	lr

08009d38 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009d38:	b480      	push	{r7}
 8009d3a:	b083      	sub	sp, #12
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	2200      	movs	r2, #0
 8009d44:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009d46:	bf00      	nop
 8009d48:	370c      	adds	r7, #12
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d50:	4770      	bx	lr

08009d52 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009d52:	b480      	push	{r7}
 8009d54:	b085      	sub	sp, #20
 8009d56:	af00      	add	r7, sp, #0
 8009d58:	6078      	str	r0, [r7, #4]
 8009d5a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	685b      	ldr	r3, [r3, #4]
 8009d60:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	68fa      	ldr	r2, [r7, #12]
 8009d66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	689a      	ldr	r2, [r3, #8]
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	689b      	ldr	r3, [r3, #8]
 8009d74:	683a      	ldr	r2, [r7, #0]
 8009d76:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	683a      	ldr	r2, [r7, #0]
 8009d7c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	687a      	ldr	r2, [r7, #4]
 8009d82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	1c5a      	adds	r2, r3, #1
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	601a      	str	r2, [r3, #0]
}
 8009d8e:	bf00      	nop
 8009d90:	3714      	adds	r7, #20
 8009d92:	46bd      	mov	sp, r7
 8009d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d98:	4770      	bx	lr

08009d9a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009d9a:	b480      	push	{r7}
 8009d9c:	b085      	sub	sp, #20
 8009d9e:	af00      	add	r7, sp, #0
 8009da0:	6078      	str	r0, [r7, #4]
 8009da2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009daa:	68bb      	ldr	r3, [r7, #8]
 8009dac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009db0:	d103      	bne.n	8009dba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	691b      	ldr	r3, [r3, #16]
 8009db6:	60fb      	str	r3, [r7, #12]
 8009db8:	e00c      	b.n	8009dd4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	3308      	adds	r3, #8
 8009dbe:	60fb      	str	r3, [r7, #12]
 8009dc0:	e002      	b.n	8009dc8 <vListInsert+0x2e>
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	685b      	ldr	r3, [r3, #4]
 8009dc6:	60fb      	str	r3, [r7, #12]
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	685b      	ldr	r3, [r3, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	68ba      	ldr	r2, [r7, #8]
 8009dd0:	429a      	cmp	r2, r3
 8009dd2:	d2f6      	bcs.n	8009dc2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	685a      	ldr	r2, [r3, #4]
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	685b      	ldr	r3, [r3, #4]
 8009de0:	683a      	ldr	r2, [r7, #0]
 8009de2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	68fa      	ldr	r2, [r7, #12]
 8009de8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	683a      	ldr	r2, [r7, #0]
 8009dee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	687a      	ldr	r2, [r7, #4]
 8009df4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	1c5a      	adds	r2, r3, #1
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	601a      	str	r2, [r3, #0]
}
 8009e00:	bf00      	nop
 8009e02:	3714      	adds	r7, #20
 8009e04:	46bd      	mov	sp, r7
 8009e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0a:	4770      	bx	lr

08009e0c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b085      	sub	sp, #20
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	691b      	ldr	r3, [r3, #16]
 8009e18:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	687a      	ldr	r2, [r7, #4]
 8009e20:	6892      	ldr	r2, [r2, #8]
 8009e22:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	689b      	ldr	r3, [r3, #8]
 8009e28:	687a      	ldr	r2, [r7, #4]
 8009e2a:	6852      	ldr	r2, [r2, #4]
 8009e2c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d103      	bne.n	8009e40 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	689a      	ldr	r2, [r3, #8]
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2200      	movs	r2, #0
 8009e44:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	1e5a      	subs	r2, r3, #1
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3714      	adds	r7, #20
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5e:	4770      	bx	lr

08009e60 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b084      	sub	sp, #16
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
 8009e68:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d10a      	bne.n	8009e8a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e78:	f383 8811 	msr	BASEPRI, r3
 8009e7c:	f3bf 8f6f 	isb	sy
 8009e80:	f3bf 8f4f 	dsb	sy
 8009e84:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009e86:	bf00      	nop
 8009e88:	e7fe      	b.n	8009e88 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009e8a:	f002 f9eb 	bl	800c264 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681a      	ldr	r2, [r3, #0]
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e96:	68f9      	ldr	r1, [r7, #12]
 8009e98:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009e9a:	fb01 f303 	mul.w	r3, r1, r3
 8009e9e:	441a      	add	r2, r3
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681a      	ldr	r2, [r3, #0]
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	681a      	ldr	r2, [r3, #0]
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009eba:	3b01      	subs	r3, #1
 8009ebc:	68f9      	ldr	r1, [r7, #12]
 8009ebe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009ec0:	fb01 f303 	mul.w	r3, r1, r3
 8009ec4:	441a      	add	r2, r3
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	22ff      	movs	r2, #255	; 0xff
 8009ece:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	22ff      	movs	r2, #255	; 0xff
 8009ed6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d114      	bne.n	8009f0a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	691b      	ldr	r3, [r3, #16]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d01a      	beq.n	8009f1e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	3310      	adds	r3, #16
 8009eec:	4618      	mov	r0, r3
 8009eee:	f001 fa9b 	bl	800b428 <xTaskRemoveFromEventList>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d012      	beq.n	8009f1e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009ef8:	4b0c      	ldr	r3, [pc, #48]	; (8009f2c <xQueueGenericReset+0xcc>)
 8009efa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009efe:	601a      	str	r2, [r3, #0]
 8009f00:	f3bf 8f4f 	dsb	sy
 8009f04:	f3bf 8f6f 	isb	sy
 8009f08:	e009      	b.n	8009f1e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	3310      	adds	r3, #16
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f7ff fef2 	bl	8009cf8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	3324      	adds	r3, #36	; 0x24
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f7ff feed 	bl	8009cf8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009f1e:	f002 f9d1 	bl	800c2c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009f22:	2301      	movs	r3, #1
}
 8009f24:	4618      	mov	r0, r3
 8009f26:	3710      	adds	r7, #16
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	bd80      	pop	{r7, pc}
 8009f2c:	e000ed04 	.word	0xe000ed04

08009f30 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b08e      	sub	sp, #56	; 0x38
 8009f34:	af02      	add	r7, sp, #8
 8009f36:	60f8      	str	r0, [r7, #12]
 8009f38:	60b9      	str	r1, [r7, #8]
 8009f3a:	607a      	str	r2, [r7, #4]
 8009f3c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d10a      	bne.n	8009f5a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f48:	f383 8811 	msr	BASEPRI, r3
 8009f4c:	f3bf 8f6f 	isb	sy
 8009f50:	f3bf 8f4f 	dsb	sy
 8009f54:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009f56:	bf00      	nop
 8009f58:	e7fe      	b.n	8009f58 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d10a      	bne.n	8009f76 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f64:	f383 8811 	msr	BASEPRI, r3
 8009f68:	f3bf 8f6f 	isb	sy
 8009f6c:	f3bf 8f4f 	dsb	sy
 8009f70:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009f72:	bf00      	nop
 8009f74:	e7fe      	b.n	8009f74 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d002      	beq.n	8009f82 <xQueueGenericCreateStatic+0x52>
 8009f7c:	68bb      	ldr	r3, [r7, #8]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d001      	beq.n	8009f86 <xQueueGenericCreateStatic+0x56>
 8009f82:	2301      	movs	r3, #1
 8009f84:	e000      	b.n	8009f88 <xQueueGenericCreateStatic+0x58>
 8009f86:	2300      	movs	r3, #0
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d10a      	bne.n	8009fa2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f90:	f383 8811 	msr	BASEPRI, r3
 8009f94:	f3bf 8f6f 	isb	sy
 8009f98:	f3bf 8f4f 	dsb	sy
 8009f9c:	623b      	str	r3, [r7, #32]
}
 8009f9e:	bf00      	nop
 8009fa0:	e7fe      	b.n	8009fa0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d102      	bne.n	8009fae <xQueueGenericCreateStatic+0x7e>
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d101      	bne.n	8009fb2 <xQueueGenericCreateStatic+0x82>
 8009fae:	2301      	movs	r3, #1
 8009fb0:	e000      	b.n	8009fb4 <xQueueGenericCreateStatic+0x84>
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d10a      	bne.n	8009fce <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fbc:	f383 8811 	msr	BASEPRI, r3
 8009fc0:	f3bf 8f6f 	isb	sy
 8009fc4:	f3bf 8f4f 	dsb	sy
 8009fc8:	61fb      	str	r3, [r7, #28]
}
 8009fca:	bf00      	nop
 8009fcc:	e7fe      	b.n	8009fcc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009fce:	2350      	movs	r3, #80	; 0x50
 8009fd0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009fd2:	697b      	ldr	r3, [r7, #20]
 8009fd4:	2b50      	cmp	r3, #80	; 0x50
 8009fd6:	d00a      	beq.n	8009fee <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fdc:	f383 8811 	msr	BASEPRI, r3
 8009fe0:	f3bf 8f6f 	isb	sy
 8009fe4:	f3bf 8f4f 	dsb	sy
 8009fe8:	61bb      	str	r3, [r7, #24]
}
 8009fea:	bf00      	nop
 8009fec:	e7fe      	b.n	8009fec <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009fee:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d00d      	beq.n	800a016 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ffc:	2201      	movs	r2, #1
 8009ffe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a002:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a008:	9300      	str	r3, [sp, #0]
 800a00a:	4613      	mov	r3, r2
 800a00c:	687a      	ldr	r2, [r7, #4]
 800a00e:	68b9      	ldr	r1, [r7, #8]
 800a010:	68f8      	ldr	r0, [r7, #12]
 800a012:	f000 f83f 	bl	800a094 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a018:	4618      	mov	r0, r3
 800a01a:	3730      	adds	r7, #48	; 0x30
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a020:	b580      	push	{r7, lr}
 800a022:	b08a      	sub	sp, #40	; 0x28
 800a024:	af02      	add	r7, sp, #8
 800a026:	60f8      	str	r0, [r7, #12]
 800a028:	60b9      	str	r1, [r7, #8]
 800a02a:	4613      	mov	r3, r2
 800a02c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d10a      	bne.n	800a04a <xQueueGenericCreate+0x2a>
	__asm volatile
 800a034:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a038:	f383 8811 	msr	BASEPRI, r3
 800a03c:	f3bf 8f6f 	isb	sy
 800a040:	f3bf 8f4f 	dsb	sy
 800a044:	613b      	str	r3, [r7, #16]
}
 800a046:	bf00      	nop
 800a048:	e7fe      	b.n	800a048 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	68ba      	ldr	r2, [r7, #8]
 800a04e:	fb02 f303 	mul.w	r3, r2, r3
 800a052:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a054:	69fb      	ldr	r3, [r7, #28]
 800a056:	3350      	adds	r3, #80	; 0x50
 800a058:	4618      	mov	r0, r3
 800a05a:	f002 fa25 	bl	800c4a8 <pvPortMalloc>
 800a05e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a060:	69bb      	ldr	r3, [r7, #24]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d011      	beq.n	800a08a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a066:	69bb      	ldr	r3, [r7, #24]
 800a068:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a06a:	697b      	ldr	r3, [r7, #20]
 800a06c:	3350      	adds	r3, #80	; 0x50
 800a06e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a070:	69bb      	ldr	r3, [r7, #24]
 800a072:	2200      	movs	r2, #0
 800a074:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a078:	79fa      	ldrb	r2, [r7, #7]
 800a07a:	69bb      	ldr	r3, [r7, #24]
 800a07c:	9300      	str	r3, [sp, #0]
 800a07e:	4613      	mov	r3, r2
 800a080:	697a      	ldr	r2, [r7, #20]
 800a082:	68b9      	ldr	r1, [r7, #8]
 800a084:	68f8      	ldr	r0, [r7, #12]
 800a086:	f000 f805 	bl	800a094 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a08a:	69bb      	ldr	r3, [r7, #24]
	}
 800a08c:	4618      	mov	r0, r3
 800a08e:	3720      	adds	r7, #32
 800a090:	46bd      	mov	sp, r7
 800a092:	bd80      	pop	{r7, pc}

0800a094 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b084      	sub	sp, #16
 800a098:	af00      	add	r7, sp, #0
 800a09a:	60f8      	str	r0, [r7, #12]
 800a09c:	60b9      	str	r1, [r7, #8]
 800a09e:	607a      	str	r2, [r7, #4]
 800a0a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d103      	bne.n	800a0b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a0a8:	69bb      	ldr	r3, [r7, #24]
 800a0aa:	69ba      	ldr	r2, [r7, #24]
 800a0ac:	601a      	str	r2, [r3, #0]
 800a0ae:	e002      	b.n	800a0b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a0b0:	69bb      	ldr	r3, [r7, #24]
 800a0b2:	687a      	ldr	r2, [r7, #4]
 800a0b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a0b6:	69bb      	ldr	r3, [r7, #24]
 800a0b8:	68fa      	ldr	r2, [r7, #12]
 800a0ba:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a0bc:	69bb      	ldr	r3, [r7, #24]
 800a0be:	68ba      	ldr	r2, [r7, #8]
 800a0c0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a0c2:	2101      	movs	r1, #1
 800a0c4:	69b8      	ldr	r0, [r7, #24]
 800a0c6:	f7ff fecb 	bl	8009e60 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a0ca:	69bb      	ldr	r3, [r7, #24]
 800a0cc:	78fa      	ldrb	r2, [r7, #3]
 800a0ce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a0d2:	bf00      	nop
 800a0d4:	3710      	adds	r7, #16
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	bd80      	pop	{r7, pc}

0800a0da <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800a0da:	b580      	push	{r7, lr}
 800a0dc:	b08a      	sub	sp, #40	; 0x28
 800a0de:	af02      	add	r7, sp, #8
 800a0e0:	60f8      	str	r0, [r7, #12]
 800a0e2:	60b9      	str	r1, [r7, #8]
 800a0e4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d10a      	bne.n	800a102 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800a0ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f0:	f383 8811 	msr	BASEPRI, r3
 800a0f4:	f3bf 8f6f 	isb	sy
 800a0f8:	f3bf 8f4f 	dsb	sy
 800a0fc:	61bb      	str	r3, [r7, #24]
}
 800a0fe:	bf00      	nop
 800a100:	e7fe      	b.n	800a100 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a102:	68ba      	ldr	r2, [r7, #8]
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	429a      	cmp	r2, r3
 800a108:	d90a      	bls.n	800a120 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800a10a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a10e:	f383 8811 	msr	BASEPRI, r3
 800a112:	f3bf 8f6f 	isb	sy
 800a116:	f3bf 8f4f 	dsb	sy
 800a11a:	617b      	str	r3, [r7, #20]
}
 800a11c:	bf00      	nop
 800a11e:	e7fe      	b.n	800a11e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a120:	2302      	movs	r3, #2
 800a122:	9300      	str	r3, [sp, #0]
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2200      	movs	r2, #0
 800a128:	2100      	movs	r1, #0
 800a12a:	68f8      	ldr	r0, [r7, #12]
 800a12c:	f7ff ff00 	bl	8009f30 <xQueueGenericCreateStatic>
 800a130:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800a132:	69fb      	ldr	r3, [r7, #28]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d002      	beq.n	800a13e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a138:	69fb      	ldr	r3, [r7, #28]
 800a13a:	68ba      	ldr	r2, [r7, #8]
 800a13c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a13e:	69fb      	ldr	r3, [r7, #28]
	}
 800a140:	4618      	mov	r0, r3
 800a142:	3720      	adds	r7, #32
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}

0800a148 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b086      	sub	sp, #24
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d10a      	bne.n	800a16e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800a158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a15c:	f383 8811 	msr	BASEPRI, r3
 800a160:	f3bf 8f6f 	isb	sy
 800a164:	f3bf 8f4f 	dsb	sy
 800a168:	613b      	str	r3, [r7, #16]
}
 800a16a:	bf00      	nop
 800a16c:	e7fe      	b.n	800a16c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a16e:	683a      	ldr	r2, [r7, #0]
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	429a      	cmp	r2, r3
 800a174:	d90a      	bls.n	800a18c <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800a176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a17a:	f383 8811 	msr	BASEPRI, r3
 800a17e:	f3bf 8f6f 	isb	sy
 800a182:	f3bf 8f4f 	dsb	sy
 800a186:	60fb      	str	r3, [r7, #12]
}
 800a188:	bf00      	nop
 800a18a:	e7fe      	b.n	800a18a <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a18c:	2202      	movs	r2, #2
 800a18e:	2100      	movs	r1, #0
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	f7ff ff45 	bl	800a020 <xQueueGenericCreate>
 800a196:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d002      	beq.n	800a1a4 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a19e:	697b      	ldr	r3, [r7, #20]
 800a1a0:	683a      	ldr	r2, [r7, #0]
 800a1a2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a1a4:	697b      	ldr	r3, [r7, #20]
	}
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	3718      	adds	r7, #24
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	bd80      	pop	{r7, pc}
	...

0800a1b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b08e      	sub	sp, #56	; 0x38
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	60f8      	str	r0, [r7, #12]
 800a1b8:	60b9      	str	r1, [r7, #8]
 800a1ba:	607a      	str	r2, [r7, #4]
 800a1bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a1c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d10a      	bne.n	800a1e2 <xQueueGenericSend+0x32>
	__asm volatile
 800a1cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1d0:	f383 8811 	msr	BASEPRI, r3
 800a1d4:	f3bf 8f6f 	isb	sy
 800a1d8:	f3bf 8f4f 	dsb	sy
 800a1dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a1de:	bf00      	nop
 800a1e0:	e7fe      	b.n	800a1e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d103      	bne.n	800a1f0 <xQueueGenericSend+0x40>
 800a1e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d101      	bne.n	800a1f4 <xQueueGenericSend+0x44>
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	e000      	b.n	800a1f6 <xQueueGenericSend+0x46>
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d10a      	bne.n	800a210 <xQueueGenericSend+0x60>
	__asm volatile
 800a1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1fe:	f383 8811 	msr	BASEPRI, r3
 800a202:	f3bf 8f6f 	isb	sy
 800a206:	f3bf 8f4f 	dsb	sy
 800a20a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a20c:	bf00      	nop
 800a20e:	e7fe      	b.n	800a20e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	2b02      	cmp	r3, #2
 800a214:	d103      	bne.n	800a21e <xQueueGenericSend+0x6e>
 800a216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a21a:	2b01      	cmp	r3, #1
 800a21c:	d101      	bne.n	800a222 <xQueueGenericSend+0x72>
 800a21e:	2301      	movs	r3, #1
 800a220:	e000      	b.n	800a224 <xQueueGenericSend+0x74>
 800a222:	2300      	movs	r3, #0
 800a224:	2b00      	cmp	r3, #0
 800a226:	d10a      	bne.n	800a23e <xQueueGenericSend+0x8e>
	__asm volatile
 800a228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a22c:	f383 8811 	msr	BASEPRI, r3
 800a230:	f3bf 8f6f 	isb	sy
 800a234:	f3bf 8f4f 	dsb	sy
 800a238:	623b      	str	r3, [r7, #32]
}
 800a23a:	bf00      	nop
 800a23c:	e7fe      	b.n	800a23c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a23e:	f001 fab5 	bl	800b7ac <xTaskGetSchedulerState>
 800a242:	4603      	mov	r3, r0
 800a244:	2b00      	cmp	r3, #0
 800a246:	d102      	bne.n	800a24e <xQueueGenericSend+0x9e>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d101      	bne.n	800a252 <xQueueGenericSend+0xa2>
 800a24e:	2301      	movs	r3, #1
 800a250:	e000      	b.n	800a254 <xQueueGenericSend+0xa4>
 800a252:	2300      	movs	r3, #0
 800a254:	2b00      	cmp	r3, #0
 800a256:	d10a      	bne.n	800a26e <xQueueGenericSend+0xbe>
	__asm volatile
 800a258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a25c:	f383 8811 	msr	BASEPRI, r3
 800a260:	f3bf 8f6f 	isb	sy
 800a264:	f3bf 8f4f 	dsb	sy
 800a268:	61fb      	str	r3, [r7, #28]
}
 800a26a:	bf00      	nop
 800a26c:	e7fe      	b.n	800a26c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a26e:	f001 fff9 	bl	800c264 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a274:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a27a:	429a      	cmp	r2, r3
 800a27c:	d302      	bcc.n	800a284 <xQueueGenericSend+0xd4>
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	2b02      	cmp	r3, #2
 800a282:	d129      	bne.n	800a2d8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a284:	683a      	ldr	r2, [r7, #0]
 800a286:	68b9      	ldr	r1, [r7, #8]
 800a288:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a28a:	f000 faae 	bl	800a7ea <prvCopyDataToQueue>
 800a28e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a294:	2b00      	cmp	r3, #0
 800a296:	d010      	beq.n	800a2ba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a29a:	3324      	adds	r3, #36	; 0x24
 800a29c:	4618      	mov	r0, r3
 800a29e:	f001 f8c3 	bl	800b428 <xTaskRemoveFromEventList>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d013      	beq.n	800a2d0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a2a8:	4b3f      	ldr	r3, [pc, #252]	; (800a3a8 <xQueueGenericSend+0x1f8>)
 800a2aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2ae:	601a      	str	r2, [r3, #0]
 800a2b0:	f3bf 8f4f 	dsb	sy
 800a2b4:	f3bf 8f6f 	isb	sy
 800a2b8:	e00a      	b.n	800a2d0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a2ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d007      	beq.n	800a2d0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a2c0:	4b39      	ldr	r3, [pc, #228]	; (800a3a8 <xQueueGenericSend+0x1f8>)
 800a2c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2c6:	601a      	str	r2, [r3, #0]
 800a2c8:	f3bf 8f4f 	dsb	sy
 800a2cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a2d0:	f001 fff8 	bl	800c2c4 <vPortExitCritical>
				return pdPASS;
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	e063      	b.n	800a3a0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d103      	bne.n	800a2e6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a2de:	f001 fff1 	bl	800c2c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	e05c      	b.n	800a3a0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a2e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d106      	bne.n	800a2fa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a2ec:	f107 0314 	add.w	r3, r7, #20
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f001 f8fd 	bl	800b4f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a2fa:	f001 ffe3 	bl	800c2c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a2fe:	f000 fe69 	bl	800afd4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a302:	f001 ffaf 	bl	800c264 <vPortEnterCritical>
 800a306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a308:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a30c:	b25b      	sxtb	r3, r3
 800a30e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a312:	d103      	bne.n	800a31c <xQueueGenericSend+0x16c>
 800a314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a316:	2200      	movs	r2, #0
 800a318:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a31c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a31e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a322:	b25b      	sxtb	r3, r3
 800a324:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a328:	d103      	bne.n	800a332 <xQueueGenericSend+0x182>
 800a32a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a32c:	2200      	movs	r2, #0
 800a32e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a332:	f001 ffc7 	bl	800c2c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a336:	1d3a      	adds	r2, r7, #4
 800a338:	f107 0314 	add.w	r3, r7, #20
 800a33c:	4611      	mov	r1, r2
 800a33e:	4618      	mov	r0, r3
 800a340:	f001 f8ec 	bl	800b51c <xTaskCheckForTimeOut>
 800a344:	4603      	mov	r3, r0
 800a346:	2b00      	cmp	r3, #0
 800a348:	d124      	bne.n	800a394 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a34a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a34c:	f000 fb45 	bl	800a9da <prvIsQueueFull>
 800a350:	4603      	mov	r3, r0
 800a352:	2b00      	cmp	r3, #0
 800a354:	d018      	beq.n	800a388 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a358:	3310      	adds	r3, #16
 800a35a:	687a      	ldr	r2, [r7, #4]
 800a35c:	4611      	mov	r1, r2
 800a35e:	4618      	mov	r0, r3
 800a360:	f001 f812 	bl	800b388 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a364:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a366:	f000 fad0 	bl	800a90a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a36a:	f000 fe41 	bl	800aff0 <xTaskResumeAll>
 800a36e:	4603      	mov	r3, r0
 800a370:	2b00      	cmp	r3, #0
 800a372:	f47f af7c 	bne.w	800a26e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a376:	4b0c      	ldr	r3, [pc, #48]	; (800a3a8 <xQueueGenericSend+0x1f8>)
 800a378:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a37c:	601a      	str	r2, [r3, #0]
 800a37e:	f3bf 8f4f 	dsb	sy
 800a382:	f3bf 8f6f 	isb	sy
 800a386:	e772      	b.n	800a26e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a388:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a38a:	f000 fabe 	bl	800a90a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a38e:	f000 fe2f 	bl	800aff0 <xTaskResumeAll>
 800a392:	e76c      	b.n	800a26e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a394:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a396:	f000 fab8 	bl	800a90a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a39a:	f000 fe29 	bl	800aff0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a39e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3738      	adds	r7, #56	; 0x38
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}
 800a3a8:	e000ed04 	.word	0xe000ed04

0800a3ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b090      	sub	sp, #64	; 0x40
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	60f8      	str	r0, [r7, #12]
 800a3b4:	60b9      	str	r1, [r7, #8]
 800a3b6:	607a      	str	r2, [r7, #4]
 800a3b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a3be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d10a      	bne.n	800a3da <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a3c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3c8:	f383 8811 	msr	BASEPRI, r3
 800a3cc:	f3bf 8f6f 	isb	sy
 800a3d0:	f3bf 8f4f 	dsb	sy
 800a3d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a3d6:	bf00      	nop
 800a3d8:	e7fe      	b.n	800a3d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a3da:	68bb      	ldr	r3, [r7, #8]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d103      	bne.n	800a3e8 <xQueueGenericSendFromISR+0x3c>
 800a3e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d101      	bne.n	800a3ec <xQueueGenericSendFromISR+0x40>
 800a3e8:	2301      	movs	r3, #1
 800a3ea:	e000      	b.n	800a3ee <xQueueGenericSendFromISR+0x42>
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d10a      	bne.n	800a408 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a3f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3f6:	f383 8811 	msr	BASEPRI, r3
 800a3fa:	f3bf 8f6f 	isb	sy
 800a3fe:	f3bf 8f4f 	dsb	sy
 800a402:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a404:	bf00      	nop
 800a406:	e7fe      	b.n	800a406 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	2b02      	cmp	r3, #2
 800a40c:	d103      	bne.n	800a416 <xQueueGenericSendFromISR+0x6a>
 800a40e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a412:	2b01      	cmp	r3, #1
 800a414:	d101      	bne.n	800a41a <xQueueGenericSendFromISR+0x6e>
 800a416:	2301      	movs	r3, #1
 800a418:	e000      	b.n	800a41c <xQueueGenericSendFromISR+0x70>
 800a41a:	2300      	movs	r3, #0
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d10a      	bne.n	800a436 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a420:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a424:	f383 8811 	msr	BASEPRI, r3
 800a428:	f3bf 8f6f 	isb	sy
 800a42c:	f3bf 8f4f 	dsb	sy
 800a430:	623b      	str	r3, [r7, #32]
}
 800a432:	bf00      	nop
 800a434:	e7fe      	b.n	800a434 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a436:	f001 fff7 	bl	800c428 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a43a:	f3ef 8211 	mrs	r2, BASEPRI
 800a43e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a442:	f383 8811 	msr	BASEPRI, r3
 800a446:	f3bf 8f6f 	isb	sy
 800a44a:	f3bf 8f4f 	dsb	sy
 800a44e:	61fa      	str	r2, [r7, #28]
 800a450:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a452:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a454:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a458:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a45a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a45c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a45e:	429a      	cmp	r2, r3
 800a460:	d302      	bcc.n	800a468 <xQueueGenericSendFromISR+0xbc>
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	2b02      	cmp	r3, #2
 800a466:	d12f      	bne.n	800a4c8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a46a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a46e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a476:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a478:	683a      	ldr	r2, [r7, #0]
 800a47a:	68b9      	ldr	r1, [r7, #8]
 800a47c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a47e:	f000 f9b4 	bl	800a7ea <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a482:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a486:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a48a:	d112      	bne.n	800a4b2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a48c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a48e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a490:	2b00      	cmp	r3, #0
 800a492:	d016      	beq.n	800a4c2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a496:	3324      	adds	r3, #36	; 0x24
 800a498:	4618      	mov	r0, r3
 800a49a:	f000 ffc5 	bl	800b428 <xTaskRemoveFromEventList>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d00e      	beq.n	800a4c2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d00b      	beq.n	800a4c2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2201      	movs	r2, #1
 800a4ae:	601a      	str	r2, [r3, #0]
 800a4b0:	e007      	b.n	800a4c2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a4b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a4b6:	3301      	adds	r3, #1
 800a4b8:	b2db      	uxtb	r3, r3
 800a4ba:	b25a      	sxtb	r2, r3
 800a4bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a4c2:	2301      	movs	r3, #1
 800a4c4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a4c6:	e001      	b.n	800a4cc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a4cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4ce:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a4d0:	697b      	ldr	r3, [r7, #20]
 800a4d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a4d6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a4d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3740      	adds	r7, #64	; 0x40
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}
	...

0800a4e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b08c      	sub	sp, #48	; 0x30
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	60f8      	str	r0, [r7, #12]
 800a4ec:	60b9      	str	r1, [r7, #8]
 800a4ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a4f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d10a      	bne.n	800a514 <xQueueReceive+0x30>
	__asm volatile
 800a4fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a502:	f383 8811 	msr	BASEPRI, r3
 800a506:	f3bf 8f6f 	isb	sy
 800a50a:	f3bf 8f4f 	dsb	sy
 800a50e:	623b      	str	r3, [r7, #32]
}
 800a510:	bf00      	nop
 800a512:	e7fe      	b.n	800a512 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d103      	bne.n	800a522 <xQueueReceive+0x3e>
 800a51a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a51c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d101      	bne.n	800a526 <xQueueReceive+0x42>
 800a522:	2301      	movs	r3, #1
 800a524:	e000      	b.n	800a528 <xQueueReceive+0x44>
 800a526:	2300      	movs	r3, #0
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d10a      	bne.n	800a542 <xQueueReceive+0x5e>
	__asm volatile
 800a52c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a530:	f383 8811 	msr	BASEPRI, r3
 800a534:	f3bf 8f6f 	isb	sy
 800a538:	f3bf 8f4f 	dsb	sy
 800a53c:	61fb      	str	r3, [r7, #28]
}
 800a53e:	bf00      	nop
 800a540:	e7fe      	b.n	800a540 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a542:	f001 f933 	bl	800b7ac <xTaskGetSchedulerState>
 800a546:	4603      	mov	r3, r0
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d102      	bne.n	800a552 <xQueueReceive+0x6e>
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d101      	bne.n	800a556 <xQueueReceive+0x72>
 800a552:	2301      	movs	r3, #1
 800a554:	e000      	b.n	800a558 <xQueueReceive+0x74>
 800a556:	2300      	movs	r3, #0
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d10a      	bne.n	800a572 <xQueueReceive+0x8e>
	__asm volatile
 800a55c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a560:	f383 8811 	msr	BASEPRI, r3
 800a564:	f3bf 8f6f 	isb	sy
 800a568:	f3bf 8f4f 	dsb	sy
 800a56c:	61bb      	str	r3, [r7, #24]
}
 800a56e:	bf00      	nop
 800a570:	e7fe      	b.n	800a570 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a572:	f001 fe77 	bl	800c264 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a57a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a57c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d01f      	beq.n	800a5c2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a582:	68b9      	ldr	r1, [r7, #8]
 800a584:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a586:	f000 f99a 	bl	800a8be <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a58a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a58c:	1e5a      	subs	r2, r3, #1
 800a58e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a590:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a594:	691b      	ldr	r3, [r3, #16]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d00f      	beq.n	800a5ba <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a59a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a59c:	3310      	adds	r3, #16
 800a59e:	4618      	mov	r0, r3
 800a5a0:	f000 ff42 	bl	800b428 <xTaskRemoveFromEventList>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d007      	beq.n	800a5ba <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a5aa:	4b3d      	ldr	r3, [pc, #244]	; (800a6a0 <xQueueReceive+0x1bc>)
 800a5ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5b0:	601a      	str	r2, [r3, #0]
 800a5b2:	f3bf 8f4f 	dsb	sy
 800a5b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a5ba:	f001 fe83 	bl	800c2c4 <vPortExitCritical>
				return pdPASS;
 800a5be:	2301      	movs	r3, #1
 800a5c0:	e069      	b.n	800a696 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d103      	bne.n	800a5d0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a5c8:	f001 fe7c 	bl	800c2c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	e062      	b.n	800a696 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a5d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d106      	bne.n	800a5e4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a5d6:	f107 0310 	add.w	r3, r7, #16
 800a5da:	4618      	mov	r0, r3
 800a5dc:	f000 ff88 	bl	800b4f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a5e4:	f001 fe6e 	bl	800c2c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a5e8:	f000 fcf4 	bl	800afd4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a5ec:	f001 fe3a 	bl	800c264 <vPortEnterCritical>
 800a5f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a5f6:	b25b      	sxtb	r3, r3
 800a5f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a5fc:	d103      	bne.n	800a606 <xQueueReceive+0x122>
 800a5fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a600:	2200      	movs	r2, #0
 800a602:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a608:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a60c:	b25b      	sxtb	r3, r3
 800a60e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a612:	d103      	bne.n	800a61c <xQueueReceive+0x138>
 800a614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a616:	2200      	movs	r2, #0
 800a618:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a61c:	f001 fe52 	bl	800c2c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a620:	1d3a      	adds	r2, r7, #4
 800a622:	f107 0310 	add.w	r3, r7, #16
 800a626:	4611      	mov	r1, r2
 800a628:	4618      	mov	r0, r3
 800a62a:	f000 ff77 	bl	800b51c <xTaskCheckForTimeOut>
 800a62e:	4603      	mov	r3, r0
 800a630:	2b00      	cmp	r3, #0
 800a632:	d123      	bne.n	800a67c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a634:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a636:	f000 f9ba 	bl	800a9ae <prvIsQueueEmpty>
 800a63a:	4603      	mov	r3, r0
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d017      	beq.n	800a670 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a642:	3324      	adds	r3, #36	; 0x24
 800a644:	687a      	ldr	r2, [r7, #4]
 800a646:	4611      	mov	r1, r2
 800a648:	4618      	mov	r0, r3
 800a64a:	f000 fe9d 	bl	800b388 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a64e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a650:	f000 f95b 	bl	800a90a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a654:	f000 fccc 	bl	800aff0 <xTaskResumeAll>
 800a658:	4603      	mov	r3, r0
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d189      	bne.n	800a572 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a65e:	4b10      	ldr	r3, [pc, #64]	; (800a6a0 <xQueueReceive+0x1bc>)
 800a660:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a664:	601a      	str	r2, [r3, #0]
 800a666:	f3bf 8f4f 	dsb	sy
 800a66a:	f3bf 8f6f 	isb	sy
 800a66e:	e780      	b.n	800a572 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a670:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a672:	f000 f94a 	bl	800a90a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a676:	f000 fcbb 	bl	800aff0 <xTaskResumeAll>
 800a67a:	e77a      	b.n	800a572 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a67c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a67e:	f000 f944 	bl	800a90a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a682:	f000 fcb5 	bl	800aff0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a686:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a688:	f000 f991 	bl	800a9ae <prvIsQueueEmpty>
 800a68c:	4603      	mov	r3, r0
 800a68e:	2b00      	cmp	r3, #0
 800a690:	f43f af6f 	beq.w	800a572 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a694:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a696:	4618      	mov	r0, r3
 800a698:	3730      	adds	r7, #48	; 0x30
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}
 800a69e:	bf00      	nop
 800a6a0:	e000ed04 	.word	0xe000ed04

0800a6a4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b08e      	sub	sp, #56	; 0x38
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	60f8      	str	r0, [r7, #12]
 800a6ac:	60b9      	str	r1, [r7, #8]
 800a6ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a6b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d10a      	bne.n	800a6d0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800a6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6be:	f383 8811 	msr	BASEPRI, r3
 800a6c2:	f3bf 8f6f 	isb	sy
 800a6c6:	f3bf 8f4f 	dsb	sy
 800a6ca:	623b      	str	r3, [r7, #32]
}
 800a6cc:	bf00      	nop
 800a6ce:	e7fe      	b.n	800a6ce <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d103      	bne.n	800a6de <xQueueReceiveFromISR+0x3a>
 800a6d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d101      	bne.n	800a6e2 <xQueueReceiveFromISR+0x3e>
 800a6de:	2301      	movs	r3, #1
 800a6e0:	e000      	b.n	800a6e4 <xQueueReceiveFromISR+0x40>
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d10a      	bne.n	800a6fe <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800a6e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ec:	f383 8811 	msr	BASEPRI, r3
 800a6f0:	f3bf 8f6f 	isb	sy
 800a6f4:	f3bf 8f4f 	dsb	sy
 800a6f8:	61fb      	str	r3, [r7, #28]
}
 800a6fa:	bf00      	nop
 800a6fc:	e7fe      	b.n	800a6fc <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a6fe:	f001 fe93 	bl	800c428 <vPortValidateInterruptPriority>
	__asm volatile
 800a702:	f3ef 8211 	mrs	r2, BASEPRI
 800a706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a70a:	f383 8811 	msr	BASEPRI, r3
 800a70e:	f3bf 8f6f 	isb	sy
 800a712:	f3bf 8f4f 	dsb	sy
 800a716:	61ba      	str	r2, [r7, #24]
 800a718:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a71a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a71c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a71e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a722:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a726:	2b00      	cmp	r3, #0
 800a728:	d02f      	beq.n	800a78a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a72a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a72c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a730:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a734:	68b9      	ldr	r1, [r7, #8]
 800a736:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a738:	f000 f8c1 	bl	800a8be <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a73e:	1e5a      	subs	r2, r3, #1
 800a740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a742:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a744:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a748:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a74c:	d112      	bne.n	800a774 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a74e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a750:	691b      	ldr	r3, [r3, #16]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d016      	beq.n	800a784 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a758:	3310      	adds	r3, #16
 800a75a:	4618      	mov	r0, r3
 800a75c:	f000 fe64 	bl	800b428 <xTaskRemoveFromEventList>
 800a760:	4603      	mov	r3, r0
 800a762:	2b00      	cmp	r3, #0
 800a764:	d00e      	beq.n	800a784 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d00b      	beq.n	800a784 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2201      	movs	r2, #1
 800a770:	601a      	str	r2, [r3, #0]
 800a772:	e007      	b.n	800a784 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a774:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a778:	3301      	adds	r3, #1
 800a77a:	b2db      	uxtb	r3, r3
 800a77c:	b25a      	sxtb	r2, r3
 800a77e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a780:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800a784:	2301      	movs	r3, #1
 800a786:	637b      	str	r3, [r7, #52]	; 0x34
 800a788:	e001      	b.n	800a78e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800a78a:	2300      	movs	r3, #0
 800a78c:	637b      	str	r3, [r7, #52]	; 0x34
 800a78e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a790:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a792:	693b      	ldr	r3, [r7, #16]
 800a794:	f383 8811 	msr	BASEPRI, r3
}
 800a798:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a79a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	3738      	adds	r7, #56	; 0x38
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	bd80      	pop	{r7, pc}

0800a7a4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b084      	sub	sp, #16
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d10a      	bne.n	800a7cc <vQueueDelete+0x28>
	__asm volatile
 800a7b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ba:	f383 8811 	msr	BASEPRI, r3
 800a7be:	f3bf 8f6f 	isb	sy
 800a7c2:	f3bf 8f4f 	dsb	sy
 800a7c6:	60bb      	str	r3, [r7, #8]
}
 800a7c8:	bf00      	nop
 800a7ca:	e7fe      	b.n	800a7ca <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a7cc:	68f8      	ldr	r0, [r7, #12]
 800a7ce:	f000 f947 	bl	800aa60 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d102      	bne.n	800a7e2 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800a7dc:	68f8      	ldr	r0, [r7, #12]
 800a7de:	f001 ff07 	bl	800c5f0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a7e2:	bf00      	nop
 800a7e4:	3710      	adds	r7, #16
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bd80      	pop	{r7, pc}

0800a7ea <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a7ea:	b580      	push	{r7, lr}
 800a7ec:	b086      	sub	sp, #24
 800a7ee:	af00      	add	r7, sp, #0
 800a7f0:	60f8      	str	r0, [r7, #12]
 800a7f2:	60b9      	str	r1, [r7, #8]
 800a7f4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7fe:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a804:	2b00      	cmp	r3, #0
 800a806:	d10d      	bne.n	800a824 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d14d      	bne.n	800a8ac <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	689b      	ldr	r3, [r3, #8]
 800a814:	4618      	mov	r0, r3
 800a816:	f000 ffe7 	bl	800b7e8 <xTaskPriorityDisinherit>
 800a81a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	2200      	movs	r2, #0
 800a820:	609a      	str	r2, [r3, #8]
 800a822:	e043      	b.n	800a8ac <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d119      	bne.n	800a85e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	6858      	ldr	r0, [r3, #4]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a832:	461a      	mov	r2, r3
 800a834:	68b9      	ldr	r1, [r7, #8]
 800a836:	f002 fa49 	bl	800cccc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	685a      	ldr	r2, [r3, #4]
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a842:	441a      	add	r2, r3
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	685a      	ldr	r2, [r3, #4]
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	689b      	ldr	r3, [r3, #8]
 800a850:	429a      	cmp	r2, r3
 800a852:	d32b      	bcc.n	800a8ac <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	681a      	ldr	r2, [r3, #0]
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	605a      	str	r2, [r3, #4]
 800a85c:	e026      	b.n	800a8ac <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	68d8      	ldr	r0, [r3, #12]
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a866:	461a      	mov	r2, r3
 800a868:	68b9      	ldr	r1, [r7, #8]
 800a86a:	f002 fa2f 	bl	800cccc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	68da      	ldr	r2, [r3, #12]
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a876:	425b      	negs	r3, r3
 800a878:	441a      	add	r2, r3
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	68da      	ldr	r2, [r3, #12]
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	429a      	cmp	r2, r3
 800a888:	d207      	bcs.n	800a89a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	689a      	ldr	r2, [r3, #8]
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a892:	425b      	negs	r3, r3
 800a894:	441a      	add	r2, r3
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2b02      	cmp	r3, #2
 800a89e:	d105      	bne.n	800a8ac <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a8a0:	693b      	ldr	r3, [r7, #16]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d002      	beq.n	800a8ac <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a8a6:	693b      	ldr	r3, [r7, #16]
 800a8a8:	3b01      	subs	r3, #1
 800a8aa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a8ac:	693b      	ldr	r3, [r7, #16]
 800a8ae:	1c5a      	adds	r2, r3, #1
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a8b4:	697b      	ldr	r3, [r7, #20]
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3718      	adds	r7, #24
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}

0800a8be <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a8be:	b580      	push	{r7, lr}
 800a8c0:	b082      	sub	sp, #8
 800a8c2:	af00      	add	r7, sp, #0
 800a8c4:	6078      	str	r0, [r7, #4]
 800a8c6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d018      	beq.n	800a902 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	68da      	ldr	r2, [r3, #12]
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8d8:	441a      	add	r2, r3
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	68da      	ldr	r2, [r3, #12]
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	689b      	ldr	r3, [r3, #8]
 800a8e6:	429a      	cmp	r2, r3
 800a8e8:	d303      	bcc.n	800a8f2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681a      	ldr	r2, [r3, #0]
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	68d9      	ldr	r1, [r3, #12]
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8fa:	461a      	mov	r2, r3
 800a8fc:	6838      	ldr	r0, [r7, #0]
 800a8fe:	f002 f9e5 	bl	800cccc <memcpy>
	}
}
 800a902:	bf00      	nop
 800a904:	3708      	adds	r7, #8
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}

0800a90a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a90a:	b580      	push	{r7, lr}
 800a90c:	b084      	sub	sp, #16
 800a90e:	af00      	add	r7, sp, #0
 800a910:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a912:	f001 fca7 	bl	800c264 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a91c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a91e:	e011      	b.n	800a944 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a924:	2b00      	cmp	r3, #0
 800a926:	d012      	beq.n	800a94e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	3324      	adds	r3, #36	; 0x24
 800a92c:	4618      	mov	r0, r3
 800a92e:	f000 fd7b 	bl	800b428 <xTaskRemoveFromEventList>
 800a932:	4603      	mov	r3, r0
 800a934:	2b00      	cmp	r3, #0
 800a936:	d001      	beq.n	800a93c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a938:	f000 fe52 	bl	800b5e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a93c:	7bfb      	ldrb	r3, [r7, #15]
 800a93e:	3b01      	subs	r3, #1
 800a940:	b2db      	uxtb	r3, r3
 800a942:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a944:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	dce9      	bgt.n	800a920 <prvUnlockQueue+0x16>
 800a94c:	e000      	b.n	800a950 <prvUnlockQueue+0x46>
					break;
 800a94e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	22ff      	movs	r2, #255	; 0xff
 800a954:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a958:	f001 fcb4 	bl	800c2c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a95c:	f001 fc82 	bl	800c264 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a966:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a968:	e011      	b.n	800a98e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	691b      	ldr	r3, [r3, #16]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d012      	beq.n	800a998 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	3310      	adds	r3, #16
 800a976:	4618      	mov	r0, r3
 800a978:	f000 fd56 	bl	800b428 <xTaskRemoveFromEventList>
 800a97c:	4603      	mov	r3, r0
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d001      	beq.n	800a986 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a982:	f000 fe2d 	bl	800b5e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a986:	7bbb      	ldrb	r3, [r7, #14]
 800a988:	3b01      	subs	r3, #1
 800a98a:	b2db      	uxtb	r3, r3
 800a98c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a98e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a992:	2b00      	cmp	r3, #0
 800a994:	dce9      	bgt.n	800a96a <prvUnlockQueue+0x60>
 800a996:	e000      	b.n	800a99a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a998:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	22ff      	movs	r2, #255	; 0xff
 800a99e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a9a2:	f001 fc8f 	bl	800c2c4 <vPortExitCritical>
}
 800a9a6:	bf00      	nop
 800a9a8:	3710      	adds	r7, #16
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}

0800a9ae <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a9ae:	b580      	push	{r7, lr}
 800a9b0:	b084      	sub	sp, #16
 800a9b2:	af00      	add	r7, sp, #0
 800a9b4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a9b6:	f001 fc55 	bl	800c264 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d102      	bne.n	800a9c8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	60fb      	str	r3, [r7, #12]
 800a9c6:	e001      	b.n	800a9cc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a9cc:	f001 fc7a 	bl	800c2c4 <vPortExitCritical>

	return xReturn;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	3710      	adds	r7, #16
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd80      	pop	{r7, pc}

0800a9da <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a9da:	b580      	push	{r7, lr}
 800a9dc:	b084      	sub	sp, #16
 800a9de:	af00      	add	r7, sp, #0
 800a9e0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a9e2:	f001 fc3f 	bl	800c264 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9ee:	429a      	cmp	r2, r3
 800a9f0:	d102      	bne.n	800a9f8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a9f2:	2301      	movs	r3, #1
 800a9f4:	60fb      	str	r3, [r7, #12]
 800a9f6:	e001      	b.n	800a9fc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a9fc:	f001 fc62 	bl	800c2c4 <vPortExitCritical>

	return xReturn;
 800aa00:	68fb      	ldr	r3, [r7, #12]
}
 800aa02:	4618      	mov	r0, r3
 800aa04:	3710      	adds	r7, #16
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd80      	pop	{r7, pc}
	...

0800aa0c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800aa0c:	b480      	push	{r7}
 800aa0e:	b085      	sub	sp, #20
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
 800aa14:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aa16:	2300      	movs	r3, #0
 800aa18:	60fb      	str	r3, [r7, #12]
 800aa1a:	e014      	b.n	800aa46 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800aa1c:	4a0f      	ldr	r2, [pc, #60]	; (800aa5c <vQueueAddToRegistry+0x50>)
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d10b      	bne.n	800aa40 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800aa28:	490c      	ldr	r1, [pc, #48]	; (800aa5c <vQueueAddToRegistry+0x50>)
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	683a      	ldr	r2, [r7, #0]
 800aa2e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800aa32:	4a0a      	ldr	r2, [pc, #40]	; (800aa5c <vQueueAddToRegistry+0x50>)
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	00db      	lsls	r3, r3, #3
 800aa38:	4413      	add	r3, r2
 800aa3a:	687a      	ldr	r2, [r7, #4]
 800aa3c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800aa3e:	e006      	b.n	800aa4e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	3301      	adds	r3, #1
 800aa44:	60fb      	str	r3, [r7, #12]
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	2b07      	cmp	r3, #7
 800aa4a:	d9e7      	bls.n	800aa1c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800aa4c:	bf00      	nop
 800aa4e:	bf00      	nop
 800aa50:	3714      	adds	r7, #20
 800aa52:	46bd      	mov	sp, r7
 800aa54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa58:	4770      	bx	lr
 800aa5a:	bf00      	nop
 800aa5c:	20006d20 	.word	0x20006d20

0800aa60 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800aa60:	b480      	push	{r7}
 800aa62:	b085      	sub	sp, #20
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aa68:	2300      	movs	r3, #0
 800aa6a:	60fb      	str	r3, [r7, #12]
 800aa6c:	e016      	b.n	800aa9c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800aa6e:	4a10      	ldr	r2, [pc, #64]	; (800aab0 <vQueueUnregisterQueue+0x50>)
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	00db      	lsls	r3, r3, #3
 800aa74:	4413      	add	r3, r2
 800aa76:	685b      	ldr	r3, [r3, #4]
 800aa78:	687a      	ldr	r2, [r7, #4]
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	d10b      	bne.n	800aa96 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800aa7e:	4a0c      	ldr	r2, [pc, #48]	; (800aab0 <vQueueUnregisterQueue+0x50>)
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	2100      	movs	r1, #0
 800aa84:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800aa88:	4a09      	ldr	r2, [pc, #36]	; (800aab0 <vQueueUnregisterQueue+0x50>)
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	00db      	lsls	r3, r3, #3
 800aa8e:	4413      	add	r3, r2
 800aa90:	2200      	movs	r2, #0
 800aa92:	605a      	str	r2, [r3, #4]
				break;
 800aa94:	e006      	b.n	800aaa4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	3301      	adds	r3, #1
 800aa9a:	60fb      	str	r3, [r7, #12]
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	2b07      	cmp	r3, #7
 800aaa0:	d9e5      	bls.n	800aa6e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800aaa2:	bf00      	nop
 800aaa4:	bf00      	nop
 800aaa6:	3714      	adds	r7, #20
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaae:	4770      	bx	lr
 800aab0:	20006d20 	.word	0x20006d20

0800aab4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b086      	sub	sp, #24
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	60f8      	str	r0, [r7, #12]
 800aabc:	60b9      	str	r1, [r7, #8]
 800aabe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800aac4:	f001 fbce 	bl	800c264 <vPortEnterCritical>
 800aac8:	697b      	ldr	r3, [r7, #20]
 800aaca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aace:	b25b      	sxtb	r3, r3
 800aad0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aad4:	d103      	bne.n	800aade <vQueueWaitForMessageRestricted+0x2a>
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	2200      	movs	r2, #0
 800aada:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aae4:	b25b      	sxtb	r3, r3
 800aae6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aaea:	d103      	bne.n	800aaf4 <vQueueWaitForMessageRestricted+0x40>
 800aaec:	697b      	ldr	r3, [r7, #20]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aaf4:	f001 fbe6 	bl	800c2c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d106      	bne.n	800ab0e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ab00:	697b      	ldr	r3, [r7, #20]
 800ab02:	3324      	adds	r3, #36	; 0x24
 800ab04:	687a      	ldr	r2, [r7, #4]
 800ab06:	68b9      	ldr	r1, [r7, #8]
 800ab08:	4618      	mov	r0, r3
 800ab0a:	f000 fc61 	bl	800b3d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ab0e:	6978      	ldr	r0, [r7, #20]
 800ab10:	f7ff fefb 	bl	800a90a <prvUnlockQueue>
	}
 800ab14:	bf00      	nop
 800ab16:	3718      	adds	r7, #24
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}

0800ab1c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b08e      	sub	sp, #56	; 0x38
 800ab20:	af04      	add	r7, sp, #16
 800ab22:	60f8      	str	r0, [r7, #12]
 800ab24:	60b9      	str	r1, [r7, #8]
 800ab26:	607a      	str	r2, [r7, #4]
 800ab28:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ab2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d10a      	bne.n	800ab46 <xTaskCreateStatic+0x2a>
	__asm volatile
 800ab30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab34:	f383 8811 	msr	BASEPRI, r3
 800ab38:	f3bf 8f6f 	isb	sy
 800ab3c:	f3bf 8f4f 	dsb	sy
 800ab40:	623b      	str	r3, [r7, #32]
}
 800ab42:	bf00      	nop
 800ab44:	e7fe      	b.n	800ab44 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ab46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d10a      	bne.n	800ab62 <xTaskCreateStatic+0x46>
	__asm volatile
 800ab4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab50:	f383 8811 	msr	BASEPRI, r3
 800ab54:	f3bf 8f6f 	isb	sy
 800ab58:	f3bf 8f4f 	dsb	sy
 800ab5c:	61fb      	str	r3, [r7, #28]
}
 800ab5e:	bf00      	nop
 800ab60:	e7fe      	b.n	800ab60 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ab62:	23bc      	movs	r3, #188	; 0xbc
 800ab64:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ab66:	693b      	ldr	r3, [r7, #16]
 800ab68:	2bbc      	cmp	r3, #188	; 0xbc
 800ab6a:	d00a      	beq.n	800ab82 <xTaskCreateStatic+0x66>
	__asm volatile
 800ab6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab70:	f383 8811 	msr	BASEPRI, r3
 800ab74:	f3bf 8f6f 	isb	sy
 800ab78:	f3bf 8f4f 	dsb	sy
 800ab7c:	61bb      	str	r3, [r7, #24]
}
 800ab7e:	bf00      	nop
 800ab80:	e7fe      	b.n	800ab80 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ab82:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ab84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d01e      	beq.n	800abc8 <xTaskCreateStatic+0xac>
 800ab8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d01b      	beq.n	800abc8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ab90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab92:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ab94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ab98:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ab9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab9c:	2202      	movs	r2, #2
 800ab9e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800aba2:	2300      	movs	r3, #0
 800aba4:	9303      	str	r3, [sp, #12]
 800aba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aba8:	9302      	str	r3, [sp, #8]
 800abaa:	f107 0314 	add.w	r3, r7, #20
 800abae:	9301      	str	r3, [sp, #4]
 800abb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abb2:	9300      	str	r3, [sp, #0]
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	687a      	ldr	r2, [r7, #4]
 800abb8:	68b9      	ldr	r1, [r7, #8]
 800abba:	68f8      	ldr	r0, [r7, #12]
 800abbc:	f000 f850 	bl	800ac60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800abc0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800abc2:	f000 f8f3 	bl	800adac <prvAddNewTaskToReadyList>
 800abc6:	e001      	b.n	800abcc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800abc8:	2300      	movs	r3, #0
 800abca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800abcc:	697b      	ldr	r3, [r7, #20]
	}
 800abce:	4618      	mov	r0, r3
 800abd0:	3728      	adds	r7, #40	; 0x28
 800abd2:	46bd      	mov	sp, r7
 800abd4:	bd80      	pop	{r7, pc}

0800abd6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800abd6:	b580      	push	{r7, lr}
 800abd8:	b08c      	sub	sp, #48	; 0x30
 800abda:	af04      	add	r7, sp, #16
 800abdc:	60f8      	str	r0, [r7, #12]
 800abde:	60b9      	str	r1, [r7, #8]
 800abe0:	603b      	str	r3, [r7, #0]
 800abe2:	4613      	mov	r3, r2
 800abe4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800abe6:	88fb      	ldrh	r3, [r7, #6]
 800abe8:	009b      	lsls	r3, r3, #2
 800abea:	4618      	mov	r0, r3
 800abec:	f001 fc5c 	bl	800c4a8 <pvPortMalloc>
 800abf0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800abf2:	697b      	ldr	r3, [r7, #20]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d00e      	beq.n	800ac16 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800abf8:	20bc      	movs	r0, #188	; 0xbc
 800abfa:	f001 fc55 	bl	800c4a8 <pvPortMalloc>
 800abfe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ac00:	69fb      	ldr	r3, [r7, #28]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d003      	beq.n	800ac0e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ac06:	69fb      	ldr	r3, [r7, #28]
 800ac08:	697a      	ldr	r2, [r7, #20]
 800ac0a:	631a      	str	r2, [r3, #48]	; 0x30
 800ac0c:	e005      	b.n	800ac1a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ac0e:	6978      	ldr	r0, [r7, #20]
 800ac10:	f001 fcee 	bl	800c5f0 <vPortFree>
 800ac14:	e001      	b.n	800ac1a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ac16:	2300      	movs	r3, #0
 800ac18:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ac1a:	69fb      	ldr	r3, [r7, #28]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d017      	beq.n	800ac50 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ac20:	69fb      	ldr	r3, [r7, #28]
 800ac22:	2200      	movs	r2, #0
 800ac24:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ac28:	88fa      	ldrh	r2, [r7, #6]
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	9303      	str	r3, [sp, #12]
 800ac2e:	69fb      	ldr	r3, [r7, #28]
 800ac30:	9302      	str	r3, [sp, #8]
 800ac32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac34:	9301      	str	r3, [sp, #4]
 800ac36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac38:	9300      	str	r3, [sp, #0]
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	68b9      	ldr	r1, [r7, #8]
 800ac3e:	68f8      	ldr	r0, [r7, #12]
 800ac40:	f000 f80e 	bl	800ac60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ac44:	69f8      	ldr	r0, [r7, #28]
 800ac46:	f000 f8b1 	bl	800adac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	61bb      	str	r3, [r7, #24]
 800ac4e:	e002      	b.n	800ac56 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ac50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ac54:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ac56:	69bb      	ldr	r3, [r7, #24]
	}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	3720      	adds	r7, #32
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bd80      	pop	{r7, pc}

0800ac60 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b088      	sub	sp, #32
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	60f8      	str	r0, [r7, #12]
 800ac68:	60b9      	str	r1, [r7, #8]
 800ac6a:	607a      	str	r2, [r7, #4]
 800ac6c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ac6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac70:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	009b      	lsls	r3, r3, #2
 800ac76:	461a      	mov	r2, r3
 800ac78:	21a5      	movs	r1, #165	; 0xa5
 800ac7a:	f002 f835 	bl	800cce8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ac7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ac88:	3b01      	subs	r3, #1
 800ac8a:	009b      	lsls	r3, r3, #2
 800ac8c:	4413      	add	r3, r2
 800ac8e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ac90:	69bb      	ldr	r3, [r7, #24]
 800ac92:	f023 0307 	bic.w	r3, r3, #7
 800ac96:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ac98:	69bb      	ldr	r3, [r7, #24]
 800ac9a:	f003 0307 	and.w	r3, r3, #7
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d00a      	beq.n	800acb8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800aca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aca6:	f383 8811 	msr	BASEPRI, r3
 800acaa:	f3bf 8f6f 	isb	sy
 800acae:	f3bf 8f4f 	dsb	sy
 800acb2:	617b      	str	r3, [r7, #20]
}
 800acb4:	bf00      	nop
 800acb6:	e7fe      	b.n	800acb6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d01f      	beq.n	800acfe <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800acbe:	2300      	movs	r3, #0
 800acc0:	61fb      	str	r3, [r7, #28]
 800acc2:	e012      	b.n	800acea <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800acc4:	68ba      	ldr	r2, [r7, #8]
 800acc6:	69fb      	ldr	r3, [r7, #28]
 800acc8:	4413      	add	r3, r2
 800acca:	7819      	ldrb	r1, [r3, #0]
 800accc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800acce:	69fb      	ldr	r3, [r7, #28]
 800acd0:	4413      	add	r3, r2
 800acd2:	3334      	adds	r3, #52	; 0x34
 800acd4:	460a      	mov	r2, r1
 800acd6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800acd8:	68ba      	ldr	r2, [r7, #8]
 800acda:	69fb      	ldr	r3, [r7, #28]
 800acdc:	4413      	add	r3, r2
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d006      	beq.n	800acf2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ace4:	69fb      	ldr	r3, [r7, #28]
 800ace6:	3301      	adds	r3, #1
 800ace8:	61fb      	str	r3, [r7, #28]
 800acea:	69fb      	ldr	r3, [r7, #28]
 800acec:	2b0f      	cmp	r3, #15
 800acee:	d9e9      	bls.n	800acc4 <prvInitialiseNewTask+0x64>
 800acf0:	e000      	b.n	800acf4 <prvInitialiseNewTask+0x94>
			{
				break;
 800acf2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800acf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acf6:	2200      	movs	r2, #0
 800acf8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800acfc:	e003      	b.n	800ad06 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800acfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad00:	2200      	movs	r2, #0
 800ad02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ad06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad08:	2b37      	cmp	r3, #55	; 0x37
 800ad0a:	d901      	bls.n	800ad10 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ad0c:	2337      	movs	r3, #55	; 0x37
 800ad0e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ad10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad14:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ad16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad1a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ad1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad1e:	2200      	movs	r2, #0
 800ad20:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ad22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad24:	3304      	adds	r3, #4
 800ad26:	4618      	mov	r0, r3
 800ad28:	f7ff f806 	bl	8009d38 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ad2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad2e:	3318      	adds	r3, #24
 800ad30:	4618      	mov	r0, r3
 800ad32:	f7ff f801 	bl	8009d38 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ad36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad3e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ad42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ad46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad4a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ad4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad4e:	2200      	movs	r2, #0
 800ad50:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ad54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad56:	2200      	movs	r2, #0
 800ad58:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ad5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad5e:	3354      	adds	r3, #84	; 0x54
 800ad60:	2260      	movs	r2, #96	; 0x60
 800ad62:	2100      	movs	r1, #0
 800ad64:	4618      	mov	r0, r3
 800ad66:	f001 ffbf 	bl	800cce8 <memset>
 800ad6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad6c:	4a0c      	ldr	r2, [pc, #48]	; (800ada0 <prvInitialiseNewTask+0x140>)
 800ad6e:	659a      	str	r2, [r3, #88]	; 0x58
 800ad70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad72:	4a0c      	ldr	r2, [pc, #48]	; (800ada4 <prvInitialiseNewTask+0x144>)
 800ad74:	65da      	str	r2, [r3, #92]	; 0x5c
 800ad76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad78:	4a0b      	ldr	r2, [pc, #44]	; (800ada8 <prvInitialiseNewTask+0x148>)
 800ad7a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ad7c:	683a      	ldr	r2, [r7, #0]
 800ad7e:	68f9      	ldr	r1, [r7, #12]
 800ad80:	69b8      	ldr	r0, [r7, #24]
 800ad82:	f001 f941 	bl	800c008 <pxPortInitialiseStack>
 800ad86:	4602      	mov	r2, r0
 800ad88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad8a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ad8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d002      	beq.n	800ad98 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ad92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad96:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ad98:	bf00      	nop
 800ad9a:	3720      	adds	r7, #32
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	bd80      	pop	{r7, pc}
 800ada0:	08011bf4 	.word	0x08011bf4
 800ada4:	08011c14 	.word	0x08011c14
 800ada8:	08011bd4 	.word	0x08011bd4

0800adac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b082      	sub	sp, #8
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800adb4:	f001 fa56 	bl	800c264 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800adb8:	4b2d      	ldr	r3, [pc, #180]	; (800ae70 <prvAddNewTaskToReadyList+0xc4>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	3301      	adds	r3, #1
 800adbe:	4a2c      	ldr	r2, [pc, #176]	; (800ae70 <prvAddNewTaskToReadyList+0xc4>)
 800adc0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800adc2:	4b2c      	ldr	r3, [pc, #176]	; (800ae74 <prvAddNewTaskToReadyList+0xc8>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d109      	bne.n	800adde <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800adca:	4a2a      	ldr	r2, [pc, #168]	; (800ae74 <prvAddNewTaskToReadyList+0xc8>)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800add0:	4b27      	ldr	r3, [pc, #156]	; (800ae70 <prvAddNewTaskToReadyList+0xc4>)
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	2b01      	cmp	r3, #1
 800add6:	d110      	bne.n	800adfa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800add8:	f000 fc26 	bl	800b628 <prvInitialiseTaskLists>
 800addc:	e00d      	b.n	800adfa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800adde:	4b26      	ldr	r3, [pc, #152]	; (800ae78 <prvAddNewTaskToReadyList+0xcc>)
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d109      	bne.n	800adfa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ade6:	4b23      	ldr	r3, [pc, #140]	; (800ae74 <prvAddNewTaskToReadyList+0xc8>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adf0:	429a      	cmp	r2, r3
 800adf2:	d802      	bhi.n	800adfa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800adf4:	4a1f      	ldr	r2, [pc, #124]	; (800ae74 <prvAddNewTaskToReadyList+0xc8>)
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800adfa:	4b20      	ldr	r3, [pc, #128]	; (800ae7c <prvAddNewTaskToReadyList+0xd0>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	3301      	adds	r3, #1
 800ae00:	4a1e      	ldr	r2, [pc, #120]	; (800ae7c <prvAddNewTaskToReadyList+0xd0>)
 800ae02:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ae04:	4b1d      	ldr	r3, [pc, #116]	; (800ae7c <prvAddNewTaskToReadyList+0xd0>)
 800ae06:	681a      	ldr	r2, [r3, #0]
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae10:	4b1b      	ldr	r3, [pc, #108]	; (800ae80 <prvAddNewTaskToReadyList+0xd4>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	429a      	cmp	r2, r3
 800ae16:	d903      	bls.n	800ae20 <prvAddNewTaskToReadyList+0x74>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae1c:	4a18      	ldr	r2, [pc, #96]	; (800ae80 <prvAddNewTaskToReadyList+0xd4>)
 800ae1e:	6013      	str	r3, [r2, #0]
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae24:	4613      	mov	r3, r2
 800ae26:	009b      	lsls	r3, r3, #2
 800ae28:	4413      	add	r3, r2
 800ae2a:	009b      	lsls	r3, r3, #2
 800ae2c:	4a15      	ldr	r2, [pc, #84]	; (800ae84 <prvAddNewTaskToReadyList+0xd8>)
 800ae2e:	441a      	add	r2, r3
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	3304      	adds	r3, #4
 800ae34:	4619      	mov	r1, r3
 800ae36:	4610      	mov	r0, r2
 800ae38:	f7fe ff8b 	bl	8009d52 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ae3c:	f001 fa42 	bl	800c2c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ae40:	4b0d      	ldr	r3, [pc, #52]	; (800ae78 <prvAddNewTaskToReadyList+0xcc>)
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d00e      	beq.n	800ae66 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ae48:	4b0a      	ldr	r3, [pc, #40]	; (800ae74 <prvAddNewTaskToReadyList+0xc8>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae52:	429a      	cmp	r2, r3
 800ae54:	d207      	bcs.n	800ae66 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ae56:	4b0c      	ldr	r3, [pc, #48]	; (800ae88 <prvAddNewTaskToReadyList+0xdc>)
 800ae58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae5c:	601a      	str	r2, [r3, #0]
 800ae5e:	f3bf 8f4f 	dsb	sy
 800ae62:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ae66:	bf00      	nop
 800ae68:	3708      	adds	r7, #8
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
 800ae6e:	bf00      	nop
 800ae70:	20007234 	.word	0x20007234
 800ae74:	20006d60 	.word	0x20006d60
 800ae78:	20007240 	.word	0x20007240
 800ae7c:	20007250 	.word	0x20007250
 800ae80:	2000723c 	.word	0x2000723c
 800ae84:	20006d64 	.word	0x20006d64
 800ae88:	e000ed04 	.word	0xe000ed04

0800ae8c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b084      	sub	sp, #16
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ae94:	2300      	movs	r3, #0
 800ae96:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d017      	beq.n	800aece <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ae9e:	4b13      	ldr	r3, [pc, #76]	; (800aeec <vTaskDelay+0x60>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d00a      	beq.n	800aebc <vTaskDelay+0x30>
	__asm volatile
 800aea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeaa:	f383 8811 	msr	BASEPRI, r3
 800aeae:	f3bf 8f6f 	isb	sy
 800aeb2:	f3bf 8f4f 	dsb	sy
 800aeb6:	60bb      	str	r3, [r7, #8]
}
 800aeb8:	bf00      	nop
 800aeba:	e7fe      	b.n	800aeba <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800aebc:	f000 f88a 	bl	800afd4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800aec0:	2100      	movs	r1, #0
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f000 fcfe 	bl	800b8c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800aec8:	f000 f892 	bl	800aff0 <xTaskResumeAll>
 800aecc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d107      	bne.n	800aee4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800aed4:	4b06      	ldr	r3, [pc, #24]	; (800aef0 <vTaskDelay+0x64>)
 800aed6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aeda:	601a      	str	r2, [r3, #0]
 800aedc:	f3bf 8f4f 	dsb	sy
 800aee0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800aee4:	bf00      	nop
 800aee6:	3710      	adds	r7, #16
 800aee8:	46bd      	mov	sp, r7
 800aeea:	bd80      	pop	{r7, pc}
 800aeec:	2000725c 	.word	0x2000725c
 800aef0:	e000ed04 	.word	0xe000ed04

0800aef4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b08a      	sub	sp, #40	; 0x28
 800aef8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800aefa:	2300      	movs	r3, #0
 800aefc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800aefe:	2300      	movs	r3, #0
 800af00:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800af02:	463a      	mov	r2, r7
 800af04:	1d39      	adds	r1, r7, #4
 800af06:	f107 0308 	add.w	r3, r7, #8
 800af0a:	4618      	mov	r0, r3
 800af0c:	f7fe fec0 	bl	8009c90 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800af10:	6839      	ldr	r1, [r7, #0]
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	68ba      	ldr	r2, [r7, #8]
 800af16:	9202      	str	r2, [sp, #8]
 800af18:	9301      	str	r3, [sp, #4]
 800af1a:	2300      	movs	r3, #0
 800af1c:	9300      	str	r3, [sp, #0]
 800af1e:	2300      	movs	r3, #0
 800af20:	460a      	mov	r2, r1
 800af22:	4924      	ldr	r1, [pc, #144]	; (800afb4 <vTaskStartScheduler+0xc0>)
 800af24:	4824      	ldr	r0, [pc, #144]	; (800afb8 <vTaskStartScheduler+0xc4>)
 800af26:	f7ff fdf9 	bl	800ab1c <xTaskCreateStatic>
 800af2a:	4603      	mov	r3, r0
 800af2c:	4a23      	ldr	r2, [pc, #140]	; (800afbc <vTaskStartScheduler+0xc8>)
 800af2e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800af30:	4b22      	ldr	r3, [pc, #136]	; (800afbc <vTaskStartScheduler+0xc8>)
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d002      	beq.n	800af3e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800af38:	2301      	movs	r3, #1
 800af3a:	617b      	str	r3, [r7, #20]
 800af3c:	e001      	b.n	800af42 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800af3e:	2300      	movs	r3, #0
 800af40:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800af42:	697b      	ldr	r3, [r7, #20]
 800af44:	2b01      	cmp	r3, #1
 800af46:	d102      	bne.n	800af4e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800af48:	f000 fd10 	bl	800b96c <xTimerCreateTimerTask>
 800af4c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	2b01      	cmp	r3, #1
 800af52:	d11b      	bne.n	800af8c <vTaskStartScheduler+0x98>
	__asm volatile
 800af54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af58:	f383 8811 	msr	BASEPRI, r3
 800af5c:	f3bf 8f6f 	isb	sy
 800af60:	f3bf 8f4f 	dsb	sy
 800af64:	613b      	str	r3, [r7, #16]
}
 800af66:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800af68:	4b15      	ldr	r3, [pc, #84]	; (800afc0 <vTaskStartScheduler+0xcc>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	3354      	adds	r3, #84	; 0x54
 800af6e:	4a15      	ldr	r2, [pc, #84]	; (800afc4 <vTaskStartScheduler+0xd0>)
 800af70:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800af72:	4b15      	ldr	r3, [pc, #84]	; (800afc8 <vTaskStartScheduler+0xd4>)
 800af74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800af78:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800af7a:	4b14      	ldr	r3, [pc, #80]	; (800afcc <vTaskStartScheduler+0xd8>)
 800af7c:	2201      	movs	r2, #1
 800af7e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800af80:	4b13      	ldr	r3, [pc, #76]	; (800afd0 <vTaskStartScheduler+0xdc>)
 800af82:	2200      	movs	r2, #0
 800af84:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800af86:	f001 f8cb 	bl	800c120 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800af8a:	e00e      	b.n	800afaa <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800af8c:	697b      	ldr	r3, [r7, #20]
 800af8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800af92:	d10a      	bne.n	800afaa <vTaskStartScheduler+0xb6>
	__asm volatile
 800af94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af98:	f383 8811 	msr	BASEPRI, r3
 800af9c:	f3bf 8f6f 	isb	sy
 800afa0:	f3bf 8f4f 	dsb	sy
 800afa4:	60fb      	str	r3, [r7, #12]
}
 800afa6:	bf00      	nop
 800afa8:	e7fe      	b.n	800afa8 <vTaskStartScheduler+0xb4>
}
 800afaa:	bf00      	nop
 800afac:	3718      	adds	r7, #24
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}
 800afb2:	bf00      	nop
 800afb4:	0800fa54 	.word	0x0800fa54
 800afb8:	0800b5f9 	.word	0x0800b5f9
 800afbc:	20007258 	.word	0x20007258
 800afc0:	20006d60 	.word	0x20006d60
 800afc4:	200000c0 	.word	0x200000c0
 800afc8:	20007254 	.word	0x20007254
 800afcc:	20007240 	.word	0x20007240
 800afd0:	20007238 	.word	0x20007238

0800afd4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800afd4:	b480      	push	{r7}
 800afd6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800afd8:	4b04      	ldr	r3, [pc, #16]	; (800afec <vTaskSuspendAll+0x18>)
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	3301      	adds	r3, #1
 800afde:	4a03      	ldr	r2, [pc, #12]	; (800afec <vTaskSuspendAll+0x18>)
 800afe0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800afe2:	bf00      	nop
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr
 800afec:	2000725c 	.word	0x2000725c

0800aff0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b084      	sub	sp, #16
 800aff4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800aff6:	2300      	movs	r3, #0
 800aff8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800affa:	2300      	movs	r3, #0
 800affc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800affe:	4b42      	ldr	r3, [pc, #264]	; (800b108 <xTaskResumeAll+0x118>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d10a      	bne.n	800b01c <xTaskResumeAll+0x2c>
	__asm volatile
 800b006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b00a:	f383 8811 	msr	BASEPRI, r3
 800b00e:	f3bf 8f6f 	isb	sy
 800b012:	f3bf 8f4f 	dsb	sy
 800b016:	603b      	str	r3, [r7, #0]
}
 800b018:	bf00      	nop
 800b01a:	e7fe      	b.n	800b01a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b01c:	f001 f922 	bl	800c264 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b020:	4b39      	ldr	r3, [pc, #228]	; (800b108 <xTaskResumeAll+0x118>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	3b01      	subs	r3, #1
 800b026:	4a38      	ldr	r2, [pc, #224]	; (800b108 <xTaskResumeAll+0x118>)
 800b028:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b02a:	4b37      	ldr	r3, [pc, #220]	; (800b108 <xTaskResumeAll+0x118>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d162      	bne.n	800b0f8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b032:	4b36      	ldr	r3, [pc, #216]	; (800b10c <xTaskResumeAll+0x11c>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d05e      	beq.n	800b0f8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b03a:	e02f      	b.n	800b09c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b03c:	4b34      	ldr	r3, [pc, #208]	; (800b110 <xTaskResumeAll+0x120>)
 800b03e:	68db      	ldr	r3, [r3, #12]
 800b040:	68db      	ldr	r3, [r3, #12]
 800b042:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	3318      	adds	r3, #24
 800b048:	4618      	mov	r0, r3
 800b04a:	f7fe fedf 	bl	8009e0c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	3304      	adds	r3, #4
 800b052:	4618      	mov	r0, r3
 800b054:	f7fe feda 	bl	8009e0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b05c:	4b2d      	ldr	r3, [pc, #180]	; (800b114 <xTaskResumeAll+0x124>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	429a      	cmp	r2, r3
 800b062:	d903      	bls.n	800b06c <xTaskResumeAll+0x7c>
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b068:	4a2a      	ldr	r2, [pc, #168]	; (800b114 <xTaskResumeAll+0x124>)
 800b06a:	6013      	str	r3, [r2, #0]
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b070:	4613      	mov	r3, r2
 800b072:	009b      	lsls	r3, r3, #2
 800b074:	4413      	add	r3, r2
 800b076:	009b      	lsls	r3, r3, #2
 800b078:	4a27      	ldr	r2, [pc, #156]	; (800b118 <xTaskResumeAll+0x128>)
 800b07a:	441a      	add	r2, r3
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	3304      	adds	r3, #4
 800b080:	4619      	mov	r1, r3
 800b082:	4610      	mov	r0, r2
 800b084:	f7fe fe65 	bl	8009d52 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b08c:	4b23      	ldr	r3, [pc, #140]	; (800b11c <xTaskResumeAll+0x12c>)
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b092:	429a      	cmp	r2, r3
 800b094:	d302      	bcc.n	800b09c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b096:	4b22      	ldr	r3, [pc, #136]	; (800b120 <xTaskResumeAll+0x130>)
 800b098:	2201      	movs	r2, #1
 800b09a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b09c:	4b1c      	ldr	r3, [pc, #112]	; (800b110 <xTaskResumeAll+0x120>)
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d1cb      	bne.n	800b03c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d001      	beq.n	800b0ae <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b0aa:	f000 fb5f 	bl	800b76c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b0ae:	4b1d      	ldr	r3, [pc, #116]	; (800b124 <xTaskResumeAll+0x134>)
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d010      	beq.n	800b0dc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b0ba:	f000 f847 	bl	800b14c <xTaskIncrementTick>
 800b0be:	4603      	mov	r3, r0
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d002      	beq.n	800b0ca <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b0c4:	4b16      	ldr	r3, [pc, #88]	; (800b120 <xTaskResumeAll+0x130>)
 800b0c6:	2201      	movs	r2, #1
 800b0c8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	3b01      	subs	r3, #1
 800b0ce:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d1f1      	bne.n	800b0ba <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b0d6:	4b13      	ldr	r3, [pc, #76]	; (800b124 <xTaskResumeAll+0x134>)
 800b0d8:	2200      	movs	r2, #0
 800b0da:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b0dc:	4b10      	ldr	r3, [pc, #64]	; (800b120 <xTaskResumeAll+0x130>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d009      	beq.n	800b0f8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b0e4:	2301      	movs	r3, #1
 800b0e6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b0e8:	4b0f      	ldr	r3, [pc, #60]	; (800b128 <xTaskResumeAll+0x138>)
 800b0ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0ee:	601a      	str	r2, [r3, #0]
 800b0f0:	f3bf 8f4f 	dsb	sy
 800b0f4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b0f8:	f001 f8e4 	bl	800c2c4 <vPortExitCritical>

	return xAlreadyYielded;
 800b0fc:	68bb      	ldr	r3, [r7, #8]
}
 800b0fe:	4618      	mov	r0, r3
 800b100:	3710      	adds	r7, #16
 800b102:	46bd      	mov	sp, r7
 800b104:	bd80      	pop	{r7, pc}
 800b106:	bf00      	nop
 800b108:	2000725c 	.word	0x2000725c
 800b10c:	20007234 	.word	0x20007234
 800b110:	200071f4 	.word	0x200071f4
 800b114:	2000723c 	.word	0x2000723c
 800b118:	20006d64 	.word	0x20006d64
 800b11c:	20006d60 	.word	0x20006d60
 800b120:	20007248 	.word	0x20007248
 800b124:	20007244 	.word	0x20007244
 800b128:	e000ed04 	.word	0xe000ed04

0800b12c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b12c:	b480      	push	{r7}
 800b12e:	b083      	sub	sp, #12
 800b130:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b132:	4b05      	ldr	r3, [pc, #20]	; (800b148 <xTaskGetTickCount+0x1c>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b138:	687b      	ldr	r3, [r7, #4]
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	370c      	adds	r7, #12
 800b13e:	46bd      	mov	sp, r7
 800b140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b144:	4770      	bx	lr
 800b146:	bf00      	nop
 800b148:	20007238 	.word	0x20007238

0800b14c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b086      	sub	sp, #24
 800b150:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b152:	2300      	movs	r3, #0
 800b154:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b156:	4b4f      	ldr	r3, [pc, #316]	; (800b294 <xTaskIncrementTick+0x148>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	f040 808f 	bne.w	800b27e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b160:	4b4d      	ldr	r3, [pc, #308]	; (800b298 <xTaskIncrementTick+0x14c>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	3301      	adds	r3, #1
 800b166:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b168:	4a4b      	ldr	r2, [pc, #300]	; (800b298 <xTaskIncrementTick+0x14c>)
 800b16a:	693b      	ldr	r3, [r7, #16]
 800b16c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d120      	bne.n	800b1b6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b174:	4b49      	ldr	r3, [pc, #292]	; (800b29c <xTaskIncrementTick+0x150>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d00a      	beq.n	800b194 <xTaskIncrementTick+0x48>
	__asm volatile
 800b17e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b182:	f383 8811 	msr	BASEPRI, r3
 800b186:	f3bf 8f6f 	isb	sy
 800b18a:	f3bf 8f4f 	dsb	sy
 800b18e:	603b      	str	r3, [r7, #0]
}
 800b190:	bf00      	nop
 800b192:	e7fe      	b.n	800b192 <xTaskIncrementTick+0x46>
 800b194:	4b41      	ldr	r3, [pc, #260]	; (800b29c <xTaskIncrementTick+0x150>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	60fb      	str	r3, [r7, #12]
 800b19a:	4b41      	ldr	r3, [pc, #260]	; (800b2a0 <xTaskIncrementTick+0x154>)
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	4a3f      	ldr	r2, [pc, #252]	; (800b29c <xTaskIncrementTick+0x150>)
 800b1a0:	6013      	str	r3, [r2, #0]
 800b1a2:	4a3f      	ldr	r2, [pc, #252]	; (800b2a0 <xTaskIncrementTick+0x154>)
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	6013      	str	r3, [r2, #0]
 800b1a8:	4b3e      	ldr	r3, [pc, #248]	; (800b2a4 <xTaskIncrementTick+0x158>)
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	3301      	adds	r3, #1
 800b1ae:	4a3d      	ldr	r2, [pc, #244]	; (800b2a4 <xTaskIncrementTick+0x158>)
 800b1b0:	6013      	str	r3, [r2, #0]
 800b1b2:	f000 fadb 	bl	800b76c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b1b6:	4b3c      	ldr	r3, [pc, #240]	; (800b2a8 <xTaskIncrementTick+0x15c>)
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	693a      	ldr	r2, [r7, #16]
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	d349      	bcc.n	800b254 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b1c0:	4b36      	ldr	r3, [pc, #216]	; (800b29c <xTaskIncrementTick+0x150>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d104      	bne.n	800b1d4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b1ca:	4b37      	ldr	r3, [pc, #220]	; (800b2a8 <xTaskIncrementTick+0x15c>)
 800b1cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b1d0:	601a      	str	r2, [r3, #0]
					break;
 800b1d2:	e03f      	b.n	800b254 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b1d4:	4b31      	ldr	r3, [pc, #196]	; (800b29c <xTaskIncrementTick+0x150>)
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	68db      	ldr	r3, [r3, #12]
 800b1da:	68db      	ldr	r3, [r3, #12]
 800b1dc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	685b      	ldr	r3, [r3, #4]
 800b1e2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b1e4:	693a      	ldr	r2, [r7, #16]
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	429a      	cmp	r2, r3
 800b1ea:	d203      	bcs.n	800b1f4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b1ec:	4a2e      	ldr	r2, [pc, #184]	; (800b2a8 <xTaskIncrementTick+0x15c>)
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b1f2:	e02f      	b.n	800b254 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	3304      	adds	r3, #4
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	f7fe fe07 	bl	8009e0c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b202:	2b00      	cmp	r3, #0
 800b204:	d004      	beq.n	800b210 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b206:	68bb      	ldr	r3, [r7, #8]
 800b208:	3318      	adds	r3, #24
 800b20a:	4618      	mov	r0, r3
 800b20c:	f7fe fdfe 	bl	8009e0c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b214:	4b25      	ldr	r3, [pc, #148]	; (800b2ac <xTaskIncrementTick+0x160>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	429a      	cmp	r2, r3
 800b21a:	d903      	bls.n	800b224 <xTaskIncrementTick+0xd8>
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b220:	4a22      	ldr	r2, [pc, #136]	; (800b2ac <xTaskIncrementTick+0x160>)
 800b222:	6013      	str	r3, [r2, #0]
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b228:	4613      	mov	r3, r2
 800b22a:	009b      	lsls	r3, r3, #2
 800b22c:	4413      	add	r3, r2
 800b22e:	009b      	lsls	r3, r3, #2
 800b230:	4a1f      	ldr	r2, [pc, #124]	; (800b2b0 <xTaskIncrementTick+0x164>)
 800b232:	441a      	add	r2, r3
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	3304      	adds	r3, #4
 800b238:	4619      	mov	r1, r3
 800b23a:	4610      	mov	r0, r2
 800b23c:	f7fe fd89 	bl	8009d52 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b244:	4b1b      	ldr	r3, [pc, #108]	; (800b2b4 <xTaskIncrementTick+0x168>)
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b24a:	429a      	cmp	r2, r3
 800b24c:	d3b8      	bcc.n	800b1c0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b24e:	2301      	movs	r3, #1
 800b250:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b252:	e7b5      	b.n	800b1c0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b254:	4b17      	ldr	r3, [pc, #92]	; (800b2b4 <xTaskIncrementTick+0x168>)
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b25a:	4915      	ldr	r1, [pc, #84]	; (800b2b0 <xTaskIncrementTick+0x164>)
 800b25c:	4613      	mov	r3, r2
 800b25e:	009b      	lsls	r3, r3, #2
 800b260:	4413      	add	r3, r2
 800b262:	009b      	lsls	r3, r3, #2
 800b264:	440b      	add	r3, r1
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	2b01      	cmp	r3, #1
 800b26a:	d901      	bls.n	800b270 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b26c:	2301      	movs	r3, #1
 800b26e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b270:	4b11      	ldr	r3, [pc, #68]	; (800b2b8 <xTaskIncrementTick+0x16c>)
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d007      	beq.n	800b288 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b278:	2301      	movs	r3, #1
 800b27a:	617b      	str	r3, [r7, #20]
 800b27c:	e004      	b.n	800b288 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b27e:	4b0f      	ldr	r3, [pc, #60]	; (800b2bc <xTaskIncrementTick+0x170>)
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	3301      	adds	r3, #1
 800b284:	4a0d      	ldr	r2, [pc, #52]	; (800b2bc <xTaskIncrementTick+0x170>)
 800b286:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b288:	697b      	ldr	r3, [r7, #20]
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3718      	adds	r7, #24
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}
 800b292:	bf00      	nop
 800b294:	2000725c 	.word	0x2000725c
 800b298:	20007238 	.word	0x20007238
 800b29c:	200071ec 	.word	0x200071ec
 800b2a0:	200071f0 	.word	0x200071f0
 800b2a4:	2000724c 	.word	0x2000724c
 800b2a8:	20007254 	.word	0x20007254
 800b2ac:	2000723c 	.word	0x2000723c
 800b2b0:	20006d64 	.word	0x20006d64
 800b2b4:	20006d60 	.word	0x20006d60
 800b2b8:	20007248 	.word	0x20007248
 800b2bc:	20007244 	.word	0x20007244

0800b2c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b2c0:	b480      	push	{r7}
 800b2c2:	b085      	sub	sp, #20
 800b2c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b2c6:	4b2a      	ldr	r3, [pc, #168]	; (800b370 <vTaskSwitchContext+0xb0>)
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d003      	beq.n	800b2d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b2ce:	4b29      	ldr	r3, [pc, #164]	; (800b374 <vTaskSwitchContext+0xb4>)
 800b2d0:	2201      	movs	r2, #1
 800b2d2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b2d4:	e046      	b.n	800b364 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800b2d6:	4b27      	ldr	r3, [pc, #156]	; (800b374 <vTaskSwitchContext+0xb4>)
 800b2d8:	2200      	movs	r2, #0
 800b2da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2dc:	4b26      	ldr	r3, [pc, #152]	; (800b378 <vTaskSwitchContext+0xb8>)
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	60fb      	str	r3, [r7, #12]
 800b2e2:	e010      	b.n	800b306 <vTaskSwitchContext+0x46>
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d10a      	bne.n	800b300 <vTaskSwitchContext+0x40>
	__asm volatile
 800b2ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2ee:	f383 8811 	msr	BASEPRI, r3
 800b2f2:	f3bf 8f6f 	isb	sy
 800b2f6:	f3bf 8f4f 	dsb	sy
 800b2fa:	607b      	str	r3, [r7, #4]
}
 800b2fc:	bf00      	nop
 800b2fe:	e7fe      	b.n	800b2fe <vTaskSwitchContext+0x3e>
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	3b01      	subs	r3, #1
 800b304:	60fb      	str	r3, [r7, #12]
 800b306:	491d      	ldr	r1, [pc, #116]	; (800b37c <vTaskSwitchContext+0xbc>)
 800b308:	68fa      	ldr	r2, [r7, #12]
 800b30a:	4613      	mov	r3, r2
 800b30c:	009b      	lsls	r3, r3, #2
 800b30e:	4413      	add	r3, r2
 800b310:	009b      	lsls	r3, r3, #2
 800b312:	440b      	add	r3, r1
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d0e4      	beq.n	800b2e4 <vTaskSwitchContext+0x24>
 800b31a:	68fa      	ldr	r2, [r7, #12]
 800b31c:	4613      	mov	r3, r2
 800b31e:	009b      	lsls	r3, r3, #2
 800b320:	4413      	add	r3, r2
 800b322:	009b      	lsls	r3, r3, #2
 800b324:	4a15      	ldr	r2, [pc, #84]	; (800b37c <vTaskSwitchContext+0xbc>)
 800b326:	4413      	add	r3, r2
 800b328:	60bb      	str	r3, [r7, #8]
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	685b      	ldr	r3, [r3, #4]
 800b32e:	685a      	ldr	r2, [r3, #4]
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	605a      	str	r2, [r3, #4]
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	685a      	ldr	r2, [r3, #4]
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	3308      	adds	r3, #8
 800b33c:	429a      	cmp	r2, r3
 800b33e:	d104      	bne.n	800b34a <vTaskSwitchContext+0x8a>
 800b340:	68bb      	ldr	r3, [r7, #8]
 800b342:	685b      	ldr	r3, [r3, #4]
 800b344:	685a      	ldr	r2, [r3, #4]
 800b346:	68bb      	ldr	r3, [r7, #8]
 800b348:	605a      	str	r2, [r3, #4]
 800b34a:	68bb      	ldr	r3, [r7, #8]
 800b34c:	685b      	ldr	r3, [r3, #4]
 800b34e:	68db      	ldr	r3, [r3, #12]
 800b350:	4a0b      	ldr	r2, [pc, #44]	; (800b380 <vTaskSwitchContext+0xc0>)
 800b352:	6013      	str	r3, [r2, #0]
 800b354:	4a08      	ldr	r2, [pc, #32]	; (800b378 <vTaskSwitchContext+0xb8>)
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b35a:	4b09      	ldr	r3, [pc, #36]	; (800b380 <vTaskSwitchContext+0xc0>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	3354      	adds	r3, #84	; 0x54
 800b360:	4a08      	ldr	r2, [pc, #32]	; (800b384 <vTaskSwitchContext+0xc4>)
 800b362:	6013      	str	r3, [r2, #0]
}
 800b364:	bf00      	nop
 800b366:	3714      	adds	r7, #20
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr
 800b370:	2000725c 	.word	0x2000725c
 800b374:	20007248 	.word	0x20007248
 800b378:	2000723c 	.word	0x2000723c
 800b37c:	20006d64 	.word	0x20006d64
 800b380:	20006d60 	.word	0x20006d60
 800b384:	200000c0 	.word	0x200000c0

0800b388 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b084      	sub	sp, #16
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
 800b390:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d10a      	bne.n	800b3ae <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b39c:	f383 8811 	msr	BASEPRI, r3
 800b3a0:	f3bf 8f6f 	isb	sy
 800b3a4:	f3bf 8f4f 	dsb	sy
 800b3a8:	60fb      	str	r3, [r7, #12]
}
 800b3aa:	bf00      	nop
 800b3ac:	e7fe      	b.n	800b3ac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b3ae:	4b07      	ldr	r3, [pc, #28]	; (800b3cc <vTaskPlaceOnEventList+0x44>)
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	3318      	adds	r3, #24
 800b3b4:	4619      	mov	r1, r3
 800b3b6:	6878      	ldr	r0, [r7, #4]
 800b3b8:	f7fe fcef 	bl	8009d9a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b3bc:	2101      	movs	r1, #1
 800b3be:	6838      	ldr	r0, [r7, #0]
 800b3c0:	f000 fa80 	bl	800b8c4 <prvAddCurrentTaskToDelayedList>
}
 800b3c4:	bf00      	nop
 800b3c6:	3710      	adds	r7, #16
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bd80      	pop	{r7, pc}
 800b3cc:	20006d60 	.word	0x20006d60

0800b3d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b086      	sub	sp, #24
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	60f8      	str	r0, [r7, #12]
 800b3d8:	60b9      	str	r1, [r7, #8]
 800b3da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d10a      	bne.n	800b3f8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b3e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3e6:	f383 8811 	msr	BASEPRI, r3
 800b3ea:	f3bf 8f6f 	isb	sy
 800b3ee:	f3bf 8f4f 	dsb	sy
 800b3f2:	617b      	str	r3, [r7, #20]
}
 800b3f4:	bf00      	nop
 800b3f6:	e7fe      	b.n	800b3f6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b3f8:	4b0a      	ldr	r3, [pc, #40]	; (800b424 <vTaskPlaceOnEventListRestricted+0x54>)
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	3318      	adds	r3, #24
 800b3fe:	4619      	mov	r1, r3
 800b400:	68f8      	ldr	r0, [r7, #12]
 800b402:	f7fe fca6 	bl	8009d52 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d002      	beq.n	800b412 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b40c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b410:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b412:	6879      	ldr	r1, [r7, #4]
 800b414:	68b8      	ldr	r0, [r7, #8]
 800b416:	f000 fa55 	bl	800b8c4 <prvAddCurrentTaskToDelayedList>
	}
 800b41a:	bf00      	nop
 800b41c:	3718      	adds	r7, #24
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}
 800b422:	bf00      	nop
 800b424:	20006d60 	.word	0x20006d60

0800b428 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b086      	sub	sp, #24
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	68db      	ldr	r3, [r3, #12]
 800b434:	68db      	ldr	r3, [r3, #12]
 800b436:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b438:	693b      	ldr	r3, [r7, #16]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d10a      	bne.n	800b454 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b43e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b442:	f383 8811 	msr	BASEPRI, r3
 800b446:	f3bf 8f6f 	isb	sy
 800b44a:	f3bf 8f4f 	dsb	sy
 800b44e:	60fb      	str	r3, [r7, #12]
}
 800b450:	bf00      	nop
 800b452:	e7fe      	b.n	800b452 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b454:	693b      	ldr	r3, [r7, #16]
 800b456:	3318      	adds	r3, #24
 800b458:	4618      	mov	r0, r3
 800b45a:	f7fe fcd7 	bl	8009e0c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b45e:	4b1e      	ldr	r3, [pc, #120]	; (800b4d8 <xTaskRemoveFromEventList+0xb0>)
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d11d      	bne.n	800b4a2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b466:	693b      	ldr	r3, [r7, #16]
 800b468:	3304      	adds	r3, #4
 800b46a:	4618      	mov	r0, r3
 800b46c:	f7fe fcce 	bl	8009e0c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b470:	693b      	ldr	r3, [r7, #16]
 800b472:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b474:	4b19      	ldr	r3, [pc, #100]	; (800b4dc <xTaskRemoveFromEventList+0xb4>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	429a      	cmp	r2, r3
 800b47a:	d903      	bls.n	800b484 <xTaskRemoveFromEventList+0x5c>
 800b47c:	693b      	ldr	r3, [r7, #16]
 800b47e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b480:	4a16      	ldr	r2, [pc, #88]	; (800b4dc <xTaskRemoveFromEventList+0xb4>)
 800b482:	6013      	str	r3, [r2, #0]
 800b484:	693b      	ldr	r3, [r7, #16]
 800b486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b488:	4613      	mov	r3, r2
 800b48a:	009b      	lsls	r3, r3, #2
 800b48c:	4413      	add	r3, r2
 800b48e:	009b      	lsls	r3, r3, #2
 800b490:	4a13      	ldr	r2, [pc, #76]	; (800b4e0 <xTaskRemoveFromEventList+0xb8>)
 800b492:	441a      	add	r2, r3
 800b494:	693b      	ldr	r3, [r7, #16]
 800b496:	3304      	adds	r3, #4
 800b498:	4619      	mov	r1, r3
 800b49a:	4610      	mov	r0, r2
 800b49c:	f7fe fc59 	bl	8009d52 <vListInsertEnd>
 800b4a0:	e005      	b.n	800b4ae <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b4a2:	693b      	ldr	r3, [r7, #16]
 800b4a4:	3318      	adds	r3, #24
 800b4a6:	4619      	mov	r1, r3
 800b4a8:	480e      	ldr	r0, [pc, #56]	; (800b4e4 <xTaskRemoveFromEventList+0xbc>)
 800b4aa:	f7fe fc52 	bl	8009d52 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b4ae:	693b      	ldr	r3, [r7, #16]
 800b4b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4b2:	4b0d      	ldr	r3, [pc, #52]	; (800b4e8 <xTaskRemoveFromEventList+0xc0>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4b8:	429a      	cmp	r2, r3
 800b4ba:	d905      	bls.n	800b4c8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b4bc:	2301      	movs	r3, #1
 800b4be:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b4c0:	4b0a      	ldr	r3, [pc, #40]	; (800b4ec <xTaskRemoveFromEventList+0xc4>)
 800b4c2:	2201      	movs	r2, #1
 800b4c4:	601a      	str	r2, [r3, #0]
 800b4c6:	e001      	b.n	800b4cc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b4cc:	697b      	ldr	r3, [r7, #20]
}
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	3718      	adds	r7, #24
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bd80      	pop	{r7, pc}
 800b4d6:	bf00      	nop
 800b4d8:	2000725c 	.word	0x2000725c
 800b4dc:	2000723c 	.word	0x2000723c
 800b4e0:	20006d64 	.word	0x20006d64
 800b4e4:	200071f4 	.word	0x200071f4
 800b4e8:	20006d60 	.word	0x20006d60
 800b4ec:	20007248 	.word	0x20007248

0800b4f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b083      	sub	sp, #12
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b4f8:	4b06      	ldr	r3, [pc, #24]	; (800b514 <vTaskInternalSetTimeOutState+0x24>)
 800b4fa:	681a      	ldr	r2, [r3, #0]
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b500:	4b05      	ldr	r3, [pc, #20]	; (800b518 <vTaskInternalSetTimeOutState+0x28>)
 800b502:	681a      	ldr	r2, [r3, #0]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	605a      	str	r2, [r3, #4]
}
 800b508:	bf00      	nop
 800b50a:	370c      	adds	r7, #12
 800b50c:	46bd      	mov	sp, r7
 800b50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b512:	4770      	bx	lr
 800b514:	2000724c 	.word	0x2000724c
 800b518:	20007238 	.word	0x20007238

0800b51c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b088      	sub	sp, #32
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
 800b524:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d10a      	bne.n	800b542 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b52c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b530:	f383 8811 	msr	BASEPRI, r3
 800b534:	f3bf 8f6f 	isb	sy
 800b538:	f3bf 8f4f 	dsb	sy
 800b53c:	613b      	str	r3, [r7, #16]
}
 800b53e:	bf00      	nop
 800b540:	e7fe      	b.n	800b540 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d10a      	bne.n	800b55e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b54c:	f383 8811 	msr	BASEPRI, r3
 800b550:	f3bf 8f6f 	isb	sy
 800b554:	f3bf 8f4f 	dsb	sy
 800b558:	60fb      	str	r3, [r7, #12]
}
 800b55a:	bf00      	nop
 800b55c:	e7fe      	b.n	800b55c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b55e:	f000 fe81 	bl	800c264 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b562:	4b1d      	ldr	r3, [pc, #116]	; (800b5d8 <xTaskCheckForTimeOut+0xbc>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	685b      	ldr	r3, [r3, #4]
 800b56c:	69ba      	ldr	r2, [r7, #24]
 800b56e:	1ad3      	subs	r3, r2, r3
 800b570:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b572:	683b      	ldr	r3, [r7, #0]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b57a:	d102      	bne.n	800b582 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b57c:	2300      	movs	r3, #0
 800b57e:	61fb      	str	r3, [r7, #28]
 800b580:	e023      	b.n	800b5ca <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681a      	ldr	r2, [r3, #0]
 800b586:	4b15      	ldr	r3, [pc, #84]	; (800b5dc <xTaskCheckForTimeOut+0xc0>)
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	429a      	cmp	r2, r3
 800b58c:	d007      	beq.n	800b59e <xTaskCheckForTimeOut+0x82>
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	685b      	ldr	r3, [r3, #4]
 800b592:	69ba      	ldr	r2, [r7, #24]
 800b594:	429a      	cmp	r2, r3
 800b596:	d302      	bcc.n	800b59e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b598:	2301      	movs	r3, #1
 800b59a:	61fb      	str	r3, [r7, #28]
 800b59c:	e015      	b.n	800b5ca <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	697a      	ldr	r2, [r7, #20]
 800b5a4:	429a      	cmp	r2, r3
 800b5a6:	d20b      	bcs.n	800b5c0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	681a      	ldr	r2, [r3, #0]
 800b5ac:	697b      	ldr	r3, [r7, #20]
 800b5ae:	1ad2      	subs	r2, r2, r3
 800b5b0:	683b      	ldr	r3, [r7, #0]
 800b5b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f7ff ff9b 	bl	800b4f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	61fb      	str	r3, [r7, #28]
 800b5be:	e004      	b.n	800b5ca <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b5ca:	f000 fe7b 	bl	800c2c4 <vPortExitCritical>

	return xReturn;
 800b5ce:	69fb      	ldr	r3, [r7, #28]
}
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	3720      	adds	r7, #32
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bd80      	pop	{r7, pc}
 800b5d8:	20007238 	.word	0x20007238
 800b5dc:	2000724c 	.word	0x2000724c

0800b5e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b5e4:	4b03      	ldr	r3, [pc, #12]	; (800b5f4 <vTaskMissedYield+0x14>)
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	601a      	str	r2, [r3, #0]
}
 800b5ea:	bf00      	nop
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f2:	4770      	bx	lr
 800b5f4:	20007248 	.word	0x20007248

0800b5f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	b082      	sub	sp, #8
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b600:	f000 f852 	bl	800b6a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b604:	4b06      	ldr	r3, [pc, #24]	; (800b620 <prvIdleTask+0x28>)
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	2b01      	cmp	r3, #1
 800b60a:	d9f9      	bls.n	800b600 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b60c:	4b05      	ldr	r3, [pc, #20]	; (800b624 <prvIdleTask+0x2c>)
 800b60e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b612:	601a      	str	r2, [r3, #0]
 800b614:	f3bf 8f4f 	dsb	sy
 800b618:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b61c:	e7f0      	b.n	800b600 <prvIdleTask+0x8>
 800b61e:	bf00      	nop
 800b620:	20006d64 	.word	0x20006d64
 800b624:	e000ed04 	.word	0xe000ed04

0800b628 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b082      	sub	sp, #8
 800b62c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b62e:	2300      	movs	r3, #0
 800b630:	607b      	str	r3, [r7, #4]
 800b632:	e00c      	b.n	800b64e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b634:	687a      	ldr	r2, [r7, #4]
 800b636:	4613      	mov	r3, r2
 800b638:	009b      	lsls	r3, r3, #2
 800b63a:	4413      	add	r3, r2
 800b63c:	009b      	lsls	r3, r3, #2
 800b63e:	4a12      	ldr	r2, [pc, #72]	; (800b688 <prvInitialiseTaskLists+0x60>)
 800b640:	4413      	add	r3, r2
 800b642:	4618      	mov	r0, r3
 800b644:	f7fe fb58 	bl	8009cf8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	3301      	adds	r3, #1
 800b64c:	607b      	str	r3, [r7, #4]
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2b37      	cmp	r3, #55	; 0x37
 800b652:	d9ef      	bls.n	800b634 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b654:	480d      	ldr	r0, [pc, #52]	; (800b68c <prvInitialiseTaskLists+0x64>)
 800b656:	f7fe fb4f 	bl	8009cf8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b65a:	480d      	ldr	r0, [pc, #52]	; (800b690 <prvInitialiseTaskLists+0x68>)
 800b65c:	f7fe fb4c 	bl	8009cf8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b660:	480c      	ldr	r0, [pc, #48]	; (800b694 <prvInitialiseTaskLists+0x6c>)
 800b662:	f7fe fb49 	bl	8009cf8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b666:	480c      	ldr	r0, [pc, #48]	; (800b698 <prvInitialiseTaskLists+0x70>)
 800b668:	f7fe fb46 	bl	8009cf8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b66c:	480b      	ldr	r0, [pc, #44]	; (800b69c <prvInitialiseTaskLists+0x74>)
 800b66e:	f7fe fb43 	bl	8009cf8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b672:	4b0b      	ldr	r3, [pc, #44]	; (800b6a0 <prvInitialiseTaskLists+0x78>)
 800b674:	4a05      	ldr	r2, [pc, #20]	; (800b68c <prvInitialiseTaskLists+0x64>)
 800b676:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b678:	4b0a      	ldr	r3, [pc, #40]	; (800b6a4 <prvInitialiseTaskLists+0x7c>)
 800b67a:	4a05      	ldr	r2, [pc, #20]	; (800b690 <prvInitialiseTaskLists+0x68>)
 800b67c:	601a      	str	r2, [r3, #0]
}
 800b67e:	bf00      	nop
 800b680:	3708      	adds	r7, #8
 800b682:	46bd      	mov	sp, r7
 800b684:	bd80      	pop	{r7, pc}
 800b686:	bf00      	nop
 800b688:	20006d64 	.word	0x20006d64
 800b68c:	200071c4 	.word	0x200071c4
 800b690:	200071d8 	.word	0x200071d8
 800b694:	200071f4 	.word	0x200071f4
 800b698:	20007208 	.word	0x20007208
 800b69c:	20007220 	.word	0x20007220
 800b6a0:	200071ec 	.word	0x200071ec
 800b6a4:	200071f0 	.word	0x200071f0

0800b6a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b082      	sub	sp, #8
 800b6ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b6ae:	e019      	b.n	800b6e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b6b0:	f000 fdd8 	bl	800c264 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6b4:	4b10      	ldr	r3, [pc, #64]	; (800b6f8 <prvCheckTasksWaitingTermination+0x50>)
 800b6b6:	68db      	ldr	r3, [r3, #12]
 800b6b8:	68db      	ldr	r3, [r3, #12]
 800b6ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	3304      	adds	r3, #4
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	f7fe fba3 	bl	8009e0c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b6c6:	4b0d      	ldr	r3, [pc, #52]	; (800b6fc <prvCheckTasksWaitingTermination+0x54>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	3b01      	subs	r3, #1
 800b6cc:	4a0b      	ldr	r2, [pc, #44]	; (800b6fc <prvCheckTasksWaitingTermination+0x54>)
 800b6ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b6d0:	4b0b      	ldr	r3, [pc, #44]	; (800b700 <prvCheckTasksWaitingTermination+0x58>)
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	3b01      	subs	r3, #1
 800b6d6:	4a0a      	ldr	r2, [pc, #40]	; (800b700 <prvCheckTasksWaitingTermination+0x58>)
 800b6d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b6da:	f000 fdf3 	bl	800c2c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b6de:	6878      	ldr	r0, [r7, #4]
 800b6e0:	f000 f810 	bl	800b704 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b6e4:	4b06      	ldr	r3, [pc, #24]	; (800b700 <prvCheckTasksWaitingTermination+0x58>)
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d1e1      	bne.n	800b6b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b6ec:	bf00      	nop
 800b6ee:	bf00      	nop
 800b6f0:	3708      	adds	r7, #8
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}
 800b6f6:	bf00      	nop
 800b6f8:	20007208 	.word	0x20007208
 800b6fc:	20007234 	.word	0x20007234
 800b700:	2000721c 	.word	0x2000721c

0800b704 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b704:	b580      	push	{r7, lr}
 800b706:	b084      	sub	sp, #16
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	3354      	adds	r3, #84	; 0x54
 800b710:	4618      	mov	r0, r3
 800b712:	f001 fee5 	bl	800d4e0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d108      	bne.n	800b732 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b724:	4618      	mov	r0, r3
 800b726:	f000 ff63 	bl	800c5f0 <vPortFree>
				vPortFree( pxTCB );
 800b72a:	6878      	ldr	r0, [r7, #4]
 800b72c:	f000 ff60 	bl	800c5f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b730:	e018      	b.n	800b764 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b738:	2b01      	cmp	r3, #1
 800b73a:	d103      	bne.n	800b744 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f000 ff57 	bl	800c5f0 <vPortFree>
	}
 800b742:	e00f      	b.n	800b764 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b74a:	2b02      	cmp	r3, #2
 800b74c:	d00a      	beq.n	800b764 <prvDeleteTCB+0x60>
	__asm volatile
 800b74e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b752:	f383 8811 	msr	BASEPRI, r3
 800b756:	f3bf 8f6f 	isb	sy
 800b75a:	f3bf 8f4f 	dsb	sy
 800b75e:	60fb      	str	r3, [r7, #12]
}
 800b760:	bf00      	nop
 800b762:	e7fe      	b.n	800b762 <prvDeleteTCB+0x5e>
	}
 800b764:	bf00      	nop
 800b766:	3710      	adds	r7, #16
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}

0800b76c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b76c:	b480      	push	{r7}
 800b76e:	b083      	sub	sp, #12
 800b770:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b772:	4b0c      	ldr	r3, [pc, #48]	; (800b7a4 <prvResetNextTaskUnblockTime+0x38>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d104      	bne.n	800b786 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b77c:	4b0a      	ldr	r3, [pc, #40]	; (800b7a8 <prvResetNextTaskUnblockTime+0x3c>)
 800b77e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b782:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b784:	e008      	b.n	800b798 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b786:	4b07      	ldr	r3, [pc, #28]	; (800b7a4 <prvResetNextTaskUnblockTime+0x38>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	68db      	ldr	r3, [r3, #12]
 800b78c:	68db      	ldr	r3, [r3, #12]
 800b78e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	685b      	ldr	r3, [r3, #4]
 800b794:	4a04      	ldr	r2, [pc, #16]	; (800b7a8 <prvResetNextTaskUnblockTime+0x3c>)
 800b796:	6013      	str	r3, [r2, #0]
}
 800b798:	bf00      	nop
 800b79a:	370c      	adds	r7, #12
 800b79c:	46bd      	mov	sp, r7
 800b79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a2:	4770      	bx	lr
 800b7a4:	200071ec 	.word	0x200071ec
 800b7a8:	20007254 	.word	0x20007254

0800b7ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b7ac:	b480      	push	{r7}
 800b7ae:	b083      	sub	sp, #12
 800b7b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b7b2:	4b0b      	ldr	r3, [pc, #44]	; (800b7e0 <xTaskGetSchedulerState+0x34>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d102      	bne.n	800b7c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	607b      	str	r3, [r7, #4]
 800b7be:	e008      	b.n	800b7d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b7c0:	4b08      	ldr	r3, [pc, #32]	; (800b7e4 <xTaskGetSchedulerState+0x38>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d102      	bne.n	800b7ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b7c8:	2302      	movs	r3, #2
 800b7ca:	607b      	str	r3, [r7, #4]
 800b7cc:	e001      	b.n	800b7d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b7d2:	687b      	ldr	r3, [r7, #4]
	}
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	370c      	adds	r7, #12
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7de:	4770      	bx	lr
 800b7e0:	20007240 	.word	0x20007240
 800b7e4:	2000725c 	.word	0x2000725c

0800b7e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b086      	sub	sp, #24
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d056      	beq.n	800b8ac <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b7fe:	4b2e      	ldr	r3, [pc, #184]	; (800b8b8 <xTaskPriorityDisinherit+0xd0>)
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	693a      	ldr	r2, [r7, #16]
 800b804:	429a      	cmp	r2, r3
 800b806:	d00a      	beq.n	800b81e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b80c:	f383 8811 	msr	BASEPRI, r3
 800b810:	f3bf 8f6f 	isb	sy
 800b814:	f3bf 8f4f 	dsb	sy
 800b818:	60fb      	str	r3, [r7, #12]
}
 800b81a:	bf00      	nop
 800b81c:	e7fe      	b.n	800b81c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b81e:	693b      	ldr	r3, [r7, #16]
 800b820:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b822:	2b00      	cmp	r3, #0
 800b824:	d10a      	bne.n	800b83c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b82a:	f383 8811 	msr	BASEPRI, r3
 800b82e:	f3bf 8f6f 	isb	sy
 800b832:	f3bf 8f4f 	dsb	sy
 800b836:	60bb      	str	r3, [r7, #8]
}
 800b838:	bf00      	nop
 800b83a:	e7fe      	b.n	800b83a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b83c:	693b      	ldr	r3, [r7, #16]
 800b83e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b840:	1e5a      	subs	r2, r3, #1
 800b842:	693b      	ldr	r3, [r7, #16]
 800b844:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b84e:	429a      	cmp	r2, r3
 800b850:	d02c      	beq.n	800b8ac <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b852:	693b      	ldr	r3, [r7, #16]
 800b854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b856:	2b00      	cmp	r3, #0
 800b858:	d128      	bne.n	800b8ac <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b85a:	693b      	ldr	r3, [r7, #16]
 800b85c:	3304      	adds	r3, #4
 800b85e:	4618      	mov	r0, r3
 800b860:	f7fe fad4 	bl	8009e0c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b864:	693b      	ldr	r3, [r7, #16]
 800b866:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b86c:	693b      	ldr	r3, [r7, #16]
 800b86e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b870:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b874:	693b      	ldr	r3, [r7, #16]
 800b876:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b878:	693b      	ldr	r3, [r7, #16]
 800b87a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b87c:	4b0f      	ldr	r3, [pc, #60]	; (800b8bc <xTaskPriorityDisinherit+0xd4>)
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	429a      	cmp	r2, r3
 800b882:	d903      	bls.n	800b88c <xTaskPriorityDisinherit+0xa4>
 800b884:	693b      	ldr	r3, [r7, #16]
 800b886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b888:	4a0c      	ldr	r2, [pc, #48]	; (800b8bc <xTaskPriorityDisinherit+0xd4>)
 800b88a:	6013      	str	r3, [r2, #0]
 800b88c:	693b      	ldr	r3, [r7, #16]
 800b88e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b890:	4613      	mov	r3, r2
 800b892:	009b      	lsls	r3, r3, #2
 800b894:	4413      	add	r3, r2
 800b896:	009b      	lsls	r3, r3, #2
 800b898:	4a09      	ldr	r2, [pc, #36]	; (800b8c0 <xTaskPriorityDisinherit+0xd8>)
 800b89a:	441a      	add	r2, r3
 800b89c:	693b      	ldr	r3, [r7, #16]
 800b89e:	3304      	adds	r3, #4
 800b8a0:	4619      	mov	r1, r3
 800b8a2:	4610      	mov	r0, r2
 800b8a4:	f7fe fa55 	bl	8009d52 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b8ac:	697b      	ldr	r3, [r7, #20]
	}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	3718      	adds	r7, #24
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	bd80      	pop	{r7, pc}
 800b8b6:	bf00      	nop
 800b8b8:	20006d60 	.word	0x20006d60
 800b8bc:	2000723c 	.word	0x2000723c
 800b8c0:	20006d64 	.word	0x20006d64

0800b8c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b084      	sub	sp, #16
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
 800b8cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b8ce:	4b21      	ldr	r3, [pc, #132]	; (800b954 <prvAddCurrentTaskToDelayedList+0x90>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b8d4:	4b20      	ldr	r3, [pc, #128]	; (800b958 <prvAddCurrentTaskToDelayedList+0x94>)
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	3304      	adds	r3, #4
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f7fe fa96 	bl	8009e0c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b8e6:	d10a      	bne.n	800b8fe <prvAddCurrentTaskToDelayedList+0x3a>
 800b8e8:	683b      	ldr	r3, [r7, #0]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d007      	beq.n	800b8fe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b8ee:	4b1a      	ldr	r3, [pc, #104]	; (800b958 <prvAddCurrentTaskToDelayedList+0x94>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	3304      	adds	r3, #4
 800b8f4:	4619      	mov	r1, r3
 800b8f6:	4819      	ldr	r0, [pc, #100]	; (800b95c <prvAddCurrentTaskToDelayedList+0x98>)
 800b8f8:	f7fe fa2b 	bl	8009d52 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b8fc:	e026      	b.n	800b94c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b8fe:	68fa      	ldr	r2, [r7, #12]
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	4413      	add	r3, r2
 800b904:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b906:	4b14      	ldr	r3, [pc, #80]	; (800b958 <prvAddCurrentTaskToDelayedList+0x94>)
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	68ba      	ldr	r2, [r7, #8]
 800b90c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b90e:	68ba      	ldr	r2, [r7, #8]
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	429a      	cmp	r2, r3
 800b914:	d209      	bcs.n	800b92a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b916:	4b12      	ldr	r3, [pc, #72]	; (800b960 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b918:	681a      	ldr	r2, [r3, #0]
 800b91a:	4b0f      	ldr	r3, [pc, #60]	; (800b958 <prvAddCurrentTaskToDelayedList+0x94>)
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	3304      	adds	r3, #4
 800b920:	4619      	mov	r1, r3
 800b922:	4610      	mov	r0, r2
 800b924:	f7fe fa39 	bl	8009d9a <vListInsert>
}
 800b928:	e010      	b.n	800b94c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b92a:	4b0e      	ldr	r3, [pc, #56]	; (800b964 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b92c:	681a      	ldr	r2, [r3, #0]
 800b92e:	4b0a      	ldr	r3, [pc, #40]	; (800b958 <prvAddCurrentTaskToDelayedList+0x94>)
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	3304      	adds	r3, #4
 800b934:	4619      	mov	r1, r3
 800b936:	4610      	mov	r0, r2
 800b938:	f7fe fa2f 	bl	8009d9a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b93c:	4b0a      	ldr	r3, [pc, #40]	; (800b968 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	68ba      	ldr	r2, [r7, #8]
 800b942:	429a      	cmp	r2, r3
 800b944:	d202      	bcs.n	800b94c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b946:	4a08      	ldr	r2, [pc, #32]	; (800b968 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	6013      	str	r3, [r2, #0]
}
 800b94c:	bf00      	nop
 800b94e:	3710      	adds	r7, #16
 800b950:	46bd      	mov	sp, r7
 800b952:	bd80      	pop	{r7, pc}
 800b954:	20007238 	.word	0x20007238
 800b958:	20006d60 	.word	0x20006d60
 800b95c:	20007220 	.word	0x20007220
 800b960:	200071f0 	.word	0x200071f0
 800b964:	200071ec 	.word	0x200071ec
 800b968:	20007254 	.word	0x20007254

0800b96c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b08a      	sub	sp, #40	; 0x28
 800b970:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b972:	2300      	movs	r3, #0
 800b974:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b976:	f000 fb07 	bl	800bf88 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b97a:	4b1c      	ldr	r3, [pc, #112]	; (800b9ec <xTimerCreateTimerTask+0x80>)
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d021      	beq.n	800b9c6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b982:	2300      	movs	r3, #0
 800b984:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b986:	2300      	movs	r3, #0
 800b988:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b98a:	1d3a      	adds	r2, r7, #4
 800b98c:	f107 0108 	add.w	r1, r7, #8
 800b990:	f107 030c 	add.w	r3, r7, #12
 800b994:	4618      	mov	r0, r3
 800b996:	f7fe f995 	bl	8009cc4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b99a:	6879      	ldr	r1, [r7, #4]
 800b99c:	68bb      	ldr	r3, [r7, #8]
 800b99e:	68fa      	ldr	r2, [r7, #12]
 800b9a0:	9202      	str	r2, [sp, #8]
 800b9a2:	9301      	str	r3, [sp, #4]
 800b9a4:	2302      	movs	r3, #2
 800b9a6:	9300      	str	r3, [sp, #0]
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	460a      	mov	r2, r1
 800b9ac:	4910      	ldr	r1, [pc, #64]	; (800b9f0 <xTimerCreateTimerTask+0x84>)
 800b9ae:	4811      	ldr	r0, [pc, #68]	; (800b9f4 <xTimerCreateTimerTask+0x88>)
 800b9b0:	f7ff f8b4 	bl	800ab1c <xTaskCreateStatic>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	4a10      	ldr	r2, [pc, #64]	; (800b9f8 <xTimerCreateTimerTask+0x8c>)
 800b9b8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b9ba:	4b0f      	ldr	r3, [pc, #60]	; (800b9f8 <xTimerCreateTimerTask+0x8c>)
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d001      	beq.n	800b9c6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b9c6:	697b      	ldr	r3, [r7, #20]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d10a      	bne.n	800b9e2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b9cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9d0:	f383 8811 	msr	BASEPRI, r3
 800b9d4:	f3bf 8f6f 	isb	sy
 800b9d8:	f3bf 8f4f 	dsb	sy
 800b9dc:	613b      	str	r3, [r7, #16]
}
 800b9de:	bf00      	nop
 800b9e0:	e7fe      	b.n	800b9e0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b9e2:	697b      	ldr	r3, [r7, #20]
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	3718      	adds	r7, #24
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bd80      	pop	{r7, pc}
 800b9ec:	20007290 	.word	0x20007290
 800b9f0:	0800fa5c 	.word	0x0800fa5c
 800b9f4:	0800bb31 	.word	0x0800bb31
 800b9f8:	20007294 	.word	0x20007294

0800b9fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b08a      	sub	sp, #40	; 0x28
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	60f8      	str	r0, [r7, #12]
 800ba04:	60b9      	str	r1, [r7, #8]
 800ba06:	607a      	str	r2, [r7, #4]
 800ba08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d10a      	bne.n	800ba2a <xTimerGenericCommand+0x2e>
	__asm volatile
 800ba14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba18:	f383 8811 	msr	BASEPRI, r3
 800ba1c:	f3bf 8f6f 	isb	sy
 800ba20:	f3bf 8f4f 	dsb	sy
 800ba24:	623b      	str	r3, [r7, #32]
}
 800ba26:	bf00      	nop
 800ba28:	e7fe      	b.n	800ba28 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ba2a:	4b1a      	ldr	r3, [pc, #104]	; (800ba94 <xTimerGenericCommand+0x98>)
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d02a      	beq.n	800ba88 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	2b05      	cmp	r3, #5
 800ba42:	dc18      	bgt.n	800ba76 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ba44:	f7ff feb2 	bl	800b7ac <xTaskGetSchedulerState>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	2b02      	cmp	r3, #2
 800ba4c:	d109      	bne.n	800ba62 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ba4e:	4b11      	ldr	r3, [pc, #68]	; (800ba94 <xTimerGenericCommand+0x98>)
 800ba50:	6818      	ldr	r0, [r3, #0]
 800ba52:	f107 0110 	add.w	r1, r7, #16
 800ba56:	2300      	movs	r3, #0
 800ba58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba5a:	f7fe fba9 	bl	800a1b0 <xQueueGenericSend>
 800ba5e:	6278      	str	r0, [r7, #36]	; 0x24
 800ba60:	e012      	b.n	800ba88 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ba62:	4b0c      	ldr	r3, [pc, #48]	; (800ba94 <xTimerGenericCommand+0x98>)
 800ba64:	6818      	ldr	r0, [r3, #0]
 800ba66:	f107 0110 	add.w	r1, r7, #16
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	f7fe fb9f 	bl	800a1b0 <xQueueGenericSend>
 800ba72:	6278      	str	r0, [r7, #36]	; 0x24
 800ba74:	e008      	b.n	800ba88 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ba76:	4b07      	ldr	r3, [pc, #28]	; (800ba94 <xTimerGenericCommand+0x98>)
 800ba78:	6818      	ldr	r0, [r3, #0]
 800ba7a:	f107 0110 	add.w	r1, r7, #16
 800ba7e:	2300      	movs	r3, #0
 800ba80:	683a      	ldr	r2, [r7, #0]
 800ba82:	f7fe fc93 	bl	800a3ac <xQueueGenericSendFromISR>
 800ba86:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ba88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	3728      	adds	r7, #40	; 0x28
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}
 800ba92:	bf00      	nop
 800ba94:	20007290 	.word	0x20007290

0800ba98 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b088      	sub	sp, #32
 800ba9c:	af02      	add	r7, sp, #8
 800ba9e:	6078      	str	r0, [r7, #4]
 800baa0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800baa2:	4b22      	ldr	r3, [pc, #136]	; (800bb2c <prvProcessExpiredTimer+0x94>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	68db      	ldr	r3, [r3, #12]
 800baa8:	68db      	ldr	r3, [r3, #12]
 800baaa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800baac:	697b      	ldr	r3, [r7, #20]
 800baae:	3304      	adds	r3, #4
 800bab0:	4618      	mov	r0, r3
 800bab2:	f7fe f9ab 	bl	8009e0c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bab6:	697b      	ldr	r3, [r7, #20]
 800bab8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800babc:	f003 0304 	and.w	r3, r3, #4
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d022      	beq.n	800bb0a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bac4:	697b      	ldr	r3, [r7, #20]
 800bac6:	699a      	ldr	r2, [r3, #24]
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	18d1      	adds	r1, r2, r3
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	683a      	ldr	r2, [r7, #0]
 800bad0:	6978      	ldr	r0, [r7, #20]
 800bad2:	f000 f8d1 	bl	800bc78 <prvInsertTimerInActiveList>
 800bad6:	4603      	mov	r3, r0
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d01f      	beq.n	800bb1c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800badc:	2300      	movs	r3, #0
 800bade:	9300      	str	r3, [sp, #0]
 800bae0:	2300      	movs	r3, #0
 800bae2:	687a      	ldr	r2, [r7, #4]
 800bae4:	2100      	movs	r1, #0
 800bae6:	6978      	ldr	r0, [r7, #20]
 800bae8:	f7ff ff88 	bl	800b9fc <xTimerGenericCommand>
 800baec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800baee:	693b      	ldr	r3, [r7, #16]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d113      	bne.n	800bb1c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800baf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baf8:	f383 8811 	msr	BASEPRI, r3
 800bafc:	f3bf 8f6f 	isb	sy
 800bb00:	f3bf 8f4f 	dsb	sy
 800bb04:	60fb      	str	r3, [r7, #12]
}
 800bb06:	bf00      	nop
 800bb08:	e7fe      	b.n	800bb08 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb10:	f023 0301 	bic.w	r3, r3, #1
 800bb14:	b2da      	uxtb	r2, r3
 800bb16:	697b      	ldr	r3, [r7, #20]
 800bb18:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bb1c:	697b      	ldr	r3, [r7, #20]
 800bb1e:	6a1b      	ldr	r3, [r3, #32]
 800bb20:	6978      	ldr	r0, [r7, #20]
 800bb22:	4798      	blx	r3
}
 800bb24:	bf00      	nop
 800bb26:	3718      	adds	r7, #24
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	bd80      	pop	{r7, pc}
 800bb2c:	20007288 	.word	0x20007288

0800bb30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b084      	sub	sp, #16
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bb38:	f107 0308 	add.w	r3, r7, #8
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	f000 f857 	bl	800bbf0 <prvGetNextExpireTime>
 800bb42:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	4619      	mov	r1, r3
 800bb48:	68f8      	ldr	r0, [r7, #12]
 800bb4a:	f000 f803 	bl	800bb54 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bb4e:	f000 f8d5 	bl	800bcfc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bb52:	e7f1      	b.n	800bb38 <prvTimerTask+0x8>

0800bb54 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b084      	sub	sp, #16
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
 800bb5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bb5e:	f7ff fa39 	bl	800afd4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bb62:	f107 0308 	add.w	r3, r7, #8
 800bb66:	4618      	mov	r0, r3
 800bb68:	f000 f866 	bl	800bc38 <prvSampleTimeNow>
 800bb6c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d130      	bne.n	800bbd6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d10a      	bne.n	800bb90 <prvProcessTimerOrBlockTask+0x3c>
 800bb7a:	687a      	ldr	r2, [r7, #4]
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	429a      	cmp	r2, r3
 800bb80:	d806      	bhi.n	800bb90 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bb82:	f7ff fa35 	bl	800aff0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bb86:	68f9      	ldr	r1, [r7, #12]
 800bb88:	6878      	ldr	r0, [r7, #4]
 800bb8a:	f7ff ff85 	bl	800ba98 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bb8e:	e024      	b.n	800bbda <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bb90:	683b      	ldr	r3, [r7, #0]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d008      	beq.n	800bba8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bb96:	4b13      	ldr	r3, [pc, #76]	; (800bbe4 <prvProcessTimerOrBlockTask+0x90>)
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d101      	bne.n	800bba4 <prvProcessTimerOrBlockTask+0x50>
 800bba0:	2301      	movs	r3, #1
 800bba2:	e000      	b.n	800bba6 <prvProcessTimerOrBlockTask+0x52>
 800bba4:	2300      	movs	r3, #0
 800bba6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bba8:	4b0f      	ldr	r3, [pc, #60]	; (800bbe8 <prvProcessTimerOrBlockTask+0x94>)
 800bbaa:	6818      	ldr	r0, [r3, #0]
 800bbac:	687a      	ldr	r2, [r7, #4]
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	1ad3      	subs	r3, r2, r3
 800bbb2:	683a      	ldr	r2, [r7, #0]
 800bbb4:	4619      	mov	r1, r3
 800bbb6:	f7fe ff7d 	bl	800aab4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bbba:	f7ff fa19 	bl	800aff0 <xTaskResumeAll>
 800bbbe:	4603      	mov	r3, r0
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d10a      	bne.n	800bbda <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bbc4:	4b09      	ldr	r3, [pc, #36]	; (800bbec <prvProcessTimerOrBlockTask+0x98>)
 800bbc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbca:	601a      	str	r2, [r3, #0]
 800bbcc:	f3bf 8f4f 	dsb	sy
 800bbd0:	f3bf 8f6f 	isb	sy
}
 800bbd4:	e001      	b.n	800bbda <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bbd6:	f7ff fa0b 	bl	800aff0 <xTaskResumeAll>
}
 800bbda:	bf00      	nop
 800bbdc:	3710      	adds	r7, #16
 800bbde:	46bd      	mov	sp, r7
 800bbe0:	bd80      	pop	{r7, pc}
 800bbe2:	bf00      	nop
 800bbe4:	2000728c 	.word	0x2000728c
 800bbe8:	20007290 	.word	0x20007290
 800bbec:	e000ed04 	.word	0xe000ed04

0800bbf0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	b085      	sub	sp, #20
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bbf8:	4b0e      	ldr	r3, [pc, #56]	; (800bc34 <prvGetNextExpireTime+0x44>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d101      	bne.n	800bc06 <prvGetNextExpireTime+0x16>
 800bc02:	2201      	movs	r2, #1
 800bc04:	e000      	b.n	800bc08 <prvGetNextExpireTime+0x18>
 800bc06:	2200      	movs	r2, #0
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d105      	bne.n	800bc20 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bc14:	4b07      	ldr	r3, [pc, #28]	; (800bc34 <prvGetNextExpireTime+0x44>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	68db      	ldr	r3, [r3, #12]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	60fb      	str	r3, [r7, #12]
 800bc1e:	e001      	b.n	800bc24 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bc20:	2300      	movs	r3, #0
 800bc22:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bc24:	68fb      	ldr	r3, [r7, #12]
}
 800bc26:	4618      	mov	r0, r3
 800bc28:	3714      	adds	r7, #20
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc30:	4770      	bx	lr
 800bc32:	bf00      	nop
 800bc34:	20007288 	.word	0x20007288

0800bc38 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b084      	sub	sp, #16
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bc40:	f7ff fa74 	bl	800b12c <xTaskGetTickCount>
 800bc44:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bc46:	4b0b      	ldr	r3, [pc, #44]	; (800bc74 <prvSampleTimeNow+0x3c>)
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	68fa      	ldr	r2, [r7, #12]
 800bc4c:	429a      	cmp	r2, r3
 800bc4e:	d205      	bcs.n	800bc5c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bc50:	f000 f936 	bl	800bec0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	2201      	movs	r2, #1
 800bc58:	601a      	str	r2, [r3, #0]
 800bc5a:	e002      	b.n	800bc62 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	2200      	movs	r2, #0
 800bc60:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bc62:	4a04      	ldr	r2, [pc, #16]	; (800bc74 <prvSampleTimeNow+0x3c>)
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bc68:	68fb      	ldr	r3, [r7, #12]
}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	3710      	adds	r7, #16
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	bd80      	pop	{r7, pc}
 800bc72:	bf00      	nop
 800bc74:	20007298 	.word	0x20007298

0800bc78 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bc78:	b580      	push	{r7, lr}
 800bc7a:	b086      	sub	sp, #24
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	60f8      	str	r0, [r7, #12]
 800bc80:	60b9      	str	r1, [r7, #8]
 800bc82:	607a      	str	r2, [r7, #4]
 800bc84:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bc86:	2300      	movs	r3, #0
 800bc88:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	68ba      	ldr	r2, [r7, #8]
 800bc8e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	68fa      	ldr	r2, [r7, #12]
 800bc94:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bc96:	68ba      	ldr	r2, [r7, #8]
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	429a      	cmp	r2, r3
 800bc9c:	d812      	bhi.n	800bcc4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc9e:	687a      	ldr	r2, [r7, #4]
 800bca0:	683b      	ldr	r3, [r7, #0]
 800bca2:	1ad2      	subs	r2, r2, r3
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	699b      	ldr	r3, [r3, #24]
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d302      	bcc.n	800bcb2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bcac:	2301      	movs	r3, #1
 800bcae:	617b      	str	r3, [r7, #20]
 800bcb0:	e01b      	b.n	800bcea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bcb2:	4b10      	ldr	r3, [pc, #64]	; (800bcf4 <prvInsertTimerInActiveList+0x7c>)
 800bcb4:	681a      	ldr	r2, [r3, #0]
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	3304      	adds	r3, #4
 800bcba:	4619      	mov	r1, r3
 800bcbc:	4610      	mov	r0, r2
 800bcbe:	f7fe f86c 	bl	8009d9a <vListInsert>
 800bcc2:	e012      	b.n	800bcea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bcc4:	687a      	ldr	r2, [r7, #4]
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	429a      	cmp	r2, r3
 800bcca:	d206      	bcs.n	800bcda <prvInsertTimerInActiveList+0x62>
 800bccc:	68ba      	ldr	r2, [r7, #8]
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	429a      	cmp	r2, r3
 800bcd2:	d302      	bcc.n	800bcda <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	617b      	str	r3, [r7, #20]
 800bcd8:	e007      	b.n	800bcea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bcda:	4b07      	ldr	r3, [pc, #28]	; (800bcf8 <prvInsertTimerInActiveList+0x80>)
 800bcdc:	681a      	ldr	r2, [r3, #0]
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	3304      	adds	r3, #4
 800bce2:	4619      	mov	r1, r3
 800bce4:	4610      	mov	r0, r2
 800bce6:	f7fe f858 	bl	8009d9a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bcea:	697b      	ldr	r3, [r7, #20]
}
 800bcec:	4618      	mov	r0, r3
 800bcee:	3718      	adds	r7, #24
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	bd80      	pop	{r7, pc}
 800bcf4:	2000728c 	.word	0x2000728c
 800bcf8:	20007288 	.word	0x20007288

0800bcfc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b08e      	sub	sp, #56	; 0x38
 800bd00:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bd02:	e0ca      	b.n	800be9a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	da18      	bge.n	800bd3c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bd0a:	1d3b      	adds	r3, r7, #4
 800bd0c:	3304      	adds	r3, #4
 800bd0e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bd10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d10a      	bne.n	800bd2c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800bd16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd1a:	f383 8811 	msr	BASEPRI, r3
 800bd1e:	f3bf 8f6f 	isb	sy
 800bd22:	f3bf 8f4f 	dsb	sy
 800bd26:	61fb      	str	r3, [r7, #28]
}
 800bd28:	bf00      	nop
 800bd2a:	e7fe      	b.n	800bd2a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bd2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bd32:	6850      	ldr	r0, [r2, #4]
 800bd34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bd36:	6892      	ldr	r2, [r2, #8]
 800bd38:	4611      	mov	r1, r2
 800bd3a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	f2c0 80aa 	blt.w	800be98 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bd48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd4a:	695b      	ldr	r3, [r3, #20]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d004      	beq.n	800bd5a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bd50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd52:	3304      	adds	r3, #4
 800bd54:	4618      	mov	r0, r3
 800bd56:	f7fe f859 	bl	8009e0c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bd5a:	463b      	mov	r3, r7
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	f7ff ff6b 	bl	800bc38 <prvSampleTimeNow>
 800bd62:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2b09      	cmp	r3, #9
 800bd68:	f200 8097 	bhi.w	800be9a <prvProcessReceivedCommands+0x19e>
 800bd6c:	a201      	add	r2, pc, #4	; (adr r2, 800bd74 <prvProcessReceivedCommands+0x78>)
 800bd6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd72:	bf00      	nop
 800bd74:	0800bd9d 	.word	0x0800bd9d
 800bd78:	0800bd9d 	.word	0x0800bd9d
 800bd7c:	0800bd9d 	.word	0x0800bd9d
 800bd80:	0800be11 	.word	0x0800be11
 800bd84:	0800be25 	.word	0x0800be25
 800bd88:	0800be6f 	.word	0x0800be6f
 800bd8c:	0800bd9d 	.word	0x0800bd9d
 800bd90:	0800bd9d 	.word	0x0800bd9d
 800bd94:	0800be11 	.word	0x0800be11
 800bd98:	0800be25 	.word	0x0800be25
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bd9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd9e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bda2:	f043 0301 	orr.w	r3, r3, #1
 800bda6:	b2da      	uxtb	r2, r3
 800bda8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdaa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bdae:	68ba      	ldr	r2, [r7, #8]
 800bdb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdb2:	699b      	ldr	r3, [r3, #24]
 800bdb4:	18d1      	adds	r1, r2, r3
 800bdb6:	68bb      	ldr	r3, [r7, #8]
 800bdb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bdba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdbc:	f7ff ff5c 	bl	800bc78 <prvInsertTimerInActiveList>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d069      	beq.n	800be9a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bdc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdc8:	6a1b      	ldr	r3, [r3, #32]
 800bdca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdcc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bdce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bdd4:	f003 0304 	and.w	r3, r3, #4
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d05e      	beq.n	800be9a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bddc:	68ba      	ldr	r2, [r7, #8]
 800bdde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bde0:	699b      	ldr	r3, [r3, #24]
 800bde2:	441a      	add	r2, r3
 800bde4:	2300      	movs	r3, #0
 800bde6:	9300      	str	r3, [sp, #0]
 800bde8:	2300      	movs	r3, #0
 800bdea:	2100      	movs	r1, #0
 800bdec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdee:	f7ff fe05 	bl	800b9fc <xTimerGenericCommand>
 800bdf2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bdf4:	6a3b      	ldr	r3, [r7, #32]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d14f      	bne.n	800be9a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800bdfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdfe:	f383 8811 	msr	BASEPRI, r3
 800be02:	f3bf 8f6f 	isb	sy
 800be06:	f3bf 8f4f 	dsb	sy
 800be0a:	61bb      	str	r3, [r7, #24]
}
 800be0c:	bf00      	nop
 800be0e:	e7fe      	b.n	800be0e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800be10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be12:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be16:	f023 0301 	bic.w	r3, r3, #1
 800be1a:	b2da      	uxtb	r2, r3
 800be1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be1e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800be22:	e03a      	b.n	800be9a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800be24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be2a:	f043 0301 	orr.w	r3, r3, #1
 800be2e:	b2da      	uxtb	r2, r3
 800be30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800be36:	68ba      	ldr	r2, [r7, #8]
 800be38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be3a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800be3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be3e:	699b      	ldr	r3, [r3, #24]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d10a      	bne.n	800be5a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800be44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be48:	f383 8811 	msr	BASEPRI, r3
 800be4c:	f3bf 8f6f 	isb	sy
 800be50:	f3bf 8f4f 	dsb	sy
 800be54:	617b      	str	r3, [r7, #20]
}
 800be56:	bf00      	nop
 800be58:	e7fe      	b.n	800be58 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800be5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be5c:	699a      	ldr	r2, [r3, #24]
 800be5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be60:	18d1      	adds	r1, r2, r3
 800be62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800be66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be68:	f7ff ff06 	bl	800bc78 <prvInsertTimerInActiveList>
					break;
 800be6c:	e015      	b.n	800be9a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800be6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be74:	f003 0302 	and.w	r3, r3, #2
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d103      	bne.n	800be84 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800be7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be7e:	f000 fbb7 	bl	800c5f0 <vPortFree>
 800be82:	e00a      	b.n	800be9a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800be84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be8a:	f023 0301 	bic.w	r3, r3, #1
 800be8e:	b2da      	uxtb	r2, r3
 800be90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800be96:	e000      	b.n	800be9a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800be98:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800be9a:	4b08      	ldr	r3, [pc, #32]	; (800bebc <prvProcessReceivedCommands+0x1c0>)
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	1d39      	adds	r1, r7, #4
 800bea0:	2200      	movs	r2, #0
 800bea2:	4618      	mov	r0, r3
 800bea4:	f7fe fb1e 	bl	800a4e4 <xQueueReceive>
 800bea8:	4603      	mov	r3, r0
 800beaa:	2b00      	cmp	r3, #0
 800beac:	f47f af2a 	bne.w	800bd04 <prvProcessReceivedCommands+0x8>
	}
}
 800beb0:	bf00      	nop
 800beb2:	bf00      	nop
 800beb4:	3730      	adds	r7, #48	; 0x30
 800beb6:	46bd      	mov	sp, r7
 800beb8:	bd80      	pop	{r7, pc}
 800beba:	bf00      	nop
 800bebc:	20007290 	.word	0x20007290

0800bec0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	b088      	sub	sp, #32
 800bec4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bec6:	e048      	b.n	800bf5a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bec8:	4b2d      	ldr	r3, [pc, #180]	; (800bf80 <prvSwitchTimerLists+0xc0>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	68db      	ldr	r3, [r3, #12]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bed2:	4b2b      	ldr	r3, [pc, #172]	; (800bf80 <prvSwitchTimerLists+0xc0>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	68db      	ldr	r3, [r3, #12]
 800bed8:	68db      	ldr	r3, [r3, #12]
 800beda:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	3304      	adds	r3, #4
 800bee0:	4618      	mov	r0, r3
 800bee2:	f7fd ff93 	bl	8009e0c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	6a1b      	ldr	r3, [r3, #32]
 800beea:	68f8      	ldr	r0, [r7, #12]
 800beec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bef4:	f003 0304 	and.w	r3, r3, #4
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d02e      	beq.n	800bf5a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	699b      	ldr	r3, [r3, #24]
 800bf00:	693a      	ldr	r2, [r7, #16]
 800bf02:	4413      	add	r3, r2
 800bf04:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bf06:	68ba      	ldr	r2, [r7, #8]
 800bf08:	693b      	ldr	r3, [r7, #16]
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	d90e      	bls.n	800bf2c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	68ba      	ldr	r2, [r7, #8]
 800bf12:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	68fa      	ldr	r2, [r7, #12]
 800bf18:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bf1a:	4b19      	ldr	r3, [pc, #100]	; (800bf80 <prvSwitchTimerLists+0xc0>)
 800bf1c:	681a      	ldr	r2, [r3, #0]
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	3304      	adds	r3, #4
 800bf22:	4619      	mov	r1, r3
 800bf24:	4610      	mov	r0, r2
 800bf26:	f7fd ff38 	bl	8009d9a <vListInsert>
 800bf2a:	e016      	b.n	800bf5a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	9300      	str	r3, [sp, #0]
 800bf30:	2300      	movs	r3, #0
 800bf32:	693a      	ldr	r2, [r7, #16]
 800bf34:	2100      	movs	r1, #0
 800bf36:	68f8      	ldr	r0, [r7, #12]
 800bf38:	f7ff fd60 	bl	800b9fc <xTimerGenericCommand>
 800bf3c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d10a      	bne.n	800bf5a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800bf44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf48:	f383 8811 	msr	BASEPRI, r3
 800bf4c:	f3bf 8f6f 	isb	sy
 800bf50:	f3bf 8f4f 	dsb	sy
 800bf54:	603b      	str	r3, [r7, #0]
}
 800bf56:	bf00      	nop
 800bf58:	e7fe      	b.n	800bf58 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bf5a:	4b09      	ldr	r3, [pc, #36]	; (800bf80 <prvSwitchTimerLists+0xc0>)
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d1b1      	bne.n	800bec8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bf64:	4b06      	ldr	r3, [pc, #24]	; (800bf80 <prvSwitchTimerLists+0xc0>)
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bf6a:	4b06      	ldr	r3, [pc, #24]	; (800bf84 <prvSwitchTimerLists+0xc4>)
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	4a04      	ldr	r2, [pc, #16]	; (800bf80 <prvSwitchTimerLists+0xc0>)
 800bf70:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bf72:	4a04      	ldr	r2, [pc, #16]	; (800bf84 <prvSwitchTimerLists+0xc4>)
 800bf74:	697b      	ldr	r3, [r7, #20]
 800bf76:	6013      	str	r3, [r2, #0]
}
 800bf78:	bf00      	nop
 800bf7a:	3718      	adds	r7, #24
 800bf7c:	46bd      	mov	sp, r7
 800bf7e:	bd80      	pop	{r7, pc}
 800bf80:	20007288 	.word	0x20007288
 800bf84:	2000728c 	.word	0x2000728c

0800bf88 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b082      	sub	sp, #8
 800bf8c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bf8e:	f000 f969 	bl	800c264 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bf92:	4b15      	ldr	r3, [pc, #84]	; (800bfe8 <prvCheckForValidListAndQueue+0x60>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d120      	bne.n	800bfdc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bf9a:	4814      	ldr	r0, [pc, #80]	; (800bfec <prvCheckForValidListAndQueue+0x64>)
 800bf9c:	f7fd feac 	bl	8009cf8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bfa0:	4813      	ldr	r0, [pc, #76]	; (800bff0 <prvCheckForValidListAndQueue+0x68>)
 800bfa2:	f7fd fea9 	bl	8009cf8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bfa6:	4b13      	ldr	r3, [pc, #76]	; (800bff4 <prvCheckForValidListAndQueue+0x6c>)
 800bfa8:	4a10      	ldr	r2, [pc, #64]	; (800bfec <prvCheckForValidListAndQueue+0x64>)
 800bfaa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bfac:	4b12      	ldr	r3, [pc, #72]	; (800bff8 <prvCheckForValidListAndQueue+0x70>)
 800bfae:	4a10      	ldr	r2, [pc, #64]	; (800bff0 <prvCheckForValidListAndQueue+0x68>)
 800bfb0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	9300      	str	r3, [sp, #0]
 800bfb6:	4b11      	ldr	r3, [pc, #68]	; (800bffc <prvCheckForValidListAndQueue+0x74>)
 800bfb8:	4a11      	ldr	r2, [pc, #68]	; (800c000 <prvCheckForValidListAndQueue+0x78>)
 800bfba:	2110      	movs	r1, #16
 800bfbc:	200a      	movs	r0, #10
 800bfbe:	f7fd ffb7 	bl	8009f30 <xQueueGenericCreateStatic>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	4a08      	ldr	r2, [pc, #32]	; (800bfe8 <prvCheckForValidListAndQueue+0x60>)
 800bfc6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bfc8:	4b07      	ldr	r3, [pc, #28]	; (800bfe8 <prvCheckForValidListAndQueue+0x60>)
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d005      	beq.n	800bfdc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bfd0:	4b05      	ldr	r3, [pc, #20]	; (800bfe8 <prvCheckForValidListAndQueue+0x60>)
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	490b      	ldr	r1, [pc, #44]	; (800c004 <prvCheckForValidListAndQueue+0x7c>)
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f7fe fd18 	bl	800aa0c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bfdc:	f000 f972 	bl	800c2c4 <vPortExitCritical>
}
 800bfe0:	bf00      	nop
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	bd80      	pop	{r7, pc}
 800bfe6:	bf00      	nop
 800bfe8:	20007290 	.word	0x20007290
 800bfec:	20007260 	.word	0x20007260
 800bff0:	20007274 	.word	0x20007274
 800bff4:	20007288 	.word	0x20007288
 800bff8:	2000728c 	.word	0x2000728c
 800bffc:	2000733c 	.word	0x2000733c
 800c000:	2000729c 	.word	0x2000729c
 800c004:	0800fa64 	.word	0x0800fa64

0800c008 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c008:	b480      	push	{r7}
 800c00a:	b085      	sub	sp, #20
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	60f8      	str	r0, [r7, #12]
 800c010:	60b9      	str	r1, [r7, #8]
 800c012:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	3b04      	subs	r3, #4
 800c018:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c020:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	3b04      	subs	r3, #4
 800c026:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c028:	68bb      	ldr	r3, [r7, #8]
 800c02a:	f023 0201 	bic.w	r2, r3, #1
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	3b04      	subs	r3, #4
 800c036:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c038:	4a0c      	ldr	r2, [pc, #48]	; (800c06c <pxPortInitialiseStack+0x64>)
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	3b14      	subs	r3, #20
 800c042:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c044:	687a      	ldr	r2, [r7, #4]
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	3b04      	subs	r3, #4
 800c04e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	f06f 0202 	mvn.w	r2, #2
 800c056:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	3b20      	subs	r3, #32
 800c05c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c05e:	68fb      	ldr	r3, [r7, #12]
}
 800c060:	4618      	mov	r0, r3
 800c062:	3714      	adds	r7, #20
 800c064:	46bd      	mov	sp, r7
 800c066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06a:	4770      	bx	lr
 800c06c:	0800c071 	.word	0x0800c071

0800c070 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c070:	b480      	push	{r7}
 800c072:	b085      	sub	sp, #20
 800c074:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c076:	2300      	movs	r3, #0
 800c078:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c07a:	4b12      	ldr	r3, [pc, #72]	; (800c0c4 <prvTaskExitError+0x54>)
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c082:	d00a      	beq.n	800c09a <prvTaskExitError+0x2a>
	__asm volatile
 800c084:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c088:	f383 8811 	msr	BASEPRI, r3
 800c08c:	f3bf 8f6f 	isb	sy
 800c090:	f3bf 8f4f 	dsb	sy
 800c094:	60fb      	str	r3, [r7, #12]
}
 800c096:	bf00      	nop
 800c098:	e7fe      	b.n	800c098 <prvTaskExitError+0x28>
	__asm volatile
 800c09a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c09e:	f383 8811 	msr	BASEPRI, r3
 800c0a2:	f3bf 8f6f 	isb	sy
 800c0a6:	f3bf 8f4f 	dsb	sy
 800c0aa:	60bb      	str	r3, [r7, #8]
}
 800c0ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c0ae:	bf00      	nop
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d0fc      	beq.n	800c0b0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c0b6:	bf00      	nop
 800c0b8:	bf00      	nop
 800c0ba:	3714      	adds	r7, #20
 800c0bc:	46bd      	mov	sp, r7
 800c0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c2:	4770      	bx	lr
 800c0c4:	200000bc 	.word	0x200000bc
	...

0800c0d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c0d0:	4b07      	ldr	r3, [pc, #28]	; (800c0f0 <pxCurrentTCBConst2>)
 800c0d2:	6819      	ldr	r1, [r3, #0]
 800c0d4:	6808      	ldr	r0, [r1, #0]
 800c0d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0da:	f380 8809 	msr	PSP, r0
 800c0de:	f3bf 8f6f 	isb	sy
 800c0e2:	f04f 0000 	mov.w	r0, #0
 800c0e6:	f380 8811 	msr	BASEPRI, r0
 800c0ea:	4770      	bx	lr
 800c0ec:	f3af 8000 	nop.w

0800c0f0 <pxCurrentTCBConst2>:
 800c0f0:	20006d60 	.word	0x20006d60
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c0f4:	bf00      	nop
 800c0f6:	bf00      	nop

0800c0f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c0f8:	4808      	ldr	r0, [pc, #32]	; (800c11c <prvPortStartFirstTask+0x24>)
 800c0fa:	6800      	ldr	r0, [r0, #0]
 800c0fc:	6800      	ldr	r0, [r0, #0]
 800c0fe:	f380 8808 	msr	MSP, r0
 800c102:	f04f 0000 	mov.w	r0, #0
 800c106:	f380 8814 	msr	CONTROL, r0
 800c10a:	b662      	cpsie	i
 800c10c:	b661      	cpsie	f
 800c10e:	f3bf 8f4f 	dsb	sy
 800c112:	f3bf 8f6f 	isb	sy
 800c116:	df00      	svc	0
 800c118:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c11a:	bf00      	nop
 800c11c:	e000ed08 	.word	0xe000ed08

0800c120 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b086      	sub	sp, #24
 800c124:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c126:	4b46      	ldr	r3, [pc, #280]	; (800c240 <xPortStartScheduler+0x120>)
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	4a46      	ldr	r2, [pc, #280]	; (800c244 <xPortStartScheduler+0x124>)
 800c12c:	4293      	cmp	r3, r2
 800c12e:	d10a      	bne.n	800c146 <xPortStartScheduler+0x26>
	__asm volatile
 800c130:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c134:	f383 8811 	msr	BASEPRI, r3
 800c138:	f3bf 8f6f 	isb	sy
 800c13c:	f3bf 8f4f 	dsb	sy
 800c140:	613b      	str	r3, [r7, #16]
}
 800c142:	bf00      	nop
 800c144:	e7fe      	b.n	800c144 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c146:	4b3e      	ldr	r3, [pc, #248]	; (800c240 <xPortStartScheduler+0x120>)
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	4a3f      	ldr	r2, [pc, #252]	; (800c248 <xPortStartScheduler+0x128>)
 800c14c:	4293      	cmp	r3, r2
 800c14e:	d10a      	bne.n	800c166 <xPortStartScheduler+0x46>
	__asm volatile
 800c150:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c154:	f383 8811 	msr	BASEPRI, r3
 800c158:	f3bf 8f6f 	isb	sy
 800c15c:	f3bf 8f4f 	dsb	sy
 800c160:	60fb      	str	r3, [r7, #12]
}
 800c162:	bf00      	nop
 800c164:	e7fe      	b.n	800c164 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c166:	4b39      	ldr	r3, [pc, #228]	; (800c24c <xPortStartScheduler+0x12c>)
 800c168:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c16a:	697b      	ldr	r3, [r7, #20]
 800c16c:	781b      	ldrb	r3, [r3, #0]
 800c16e:	b2db      	uxtb	r3, r3
 800c170:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c172:	697b      	ldr	r3, [r7, #20]
 800c174:	22ff      	movs	r2, #255	; 0xff
 800c176:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c178:	697b      	ldr	r3, [r7, #20]
 800c17a:	781b      	ldrb	r3, [r3, #0]
 800c17c:	b2db      	uxtb	r3, r3
 800c17e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c180:	78fb      	ldrb	r3, [r7, #3]
 800c182:	b2db      	uxtb	r3, r3
 800c184:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c188:	b2da      	uxtb	r2, r3
 800c18a:	4b31      	ldr	r3, [pc, #196]	; (800c250 <xPortStartScheduler+0x130>)
 800c18c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c18e:	4b31      	ldr	r3, [pc, #196]	; (800c254 <xPortStartScheduler+0x134>)
 800c190:	2207      	movs	r2, #7
 800c192:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c194:	e009      	b.n	800c1aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c196:	4b2f      	ldr	r3, [pc, #188]	; (800c254 <xPortStartScheduler+0x134>)
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	3b01      	subs	r3, #1
 800c19c:	4a2d      	ldr	r2, [pc, #180]	; (800c254 <xPortStartScheduler+0x134>)
 800c19e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c1a0:	78fb      	ldrb	r3, [r7, #3]
 800c1a2:	b2db      	uxtb	r3, r3
 800c1a4:	005b      	lsls	r3, r3, #1
 800c1a6:	b2db      	uxtb	r3, r3
 800c1a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c1aa:	78fb      	ldrb	r3, [r7, #3]
 800c1ac:	b2db      	uxtb	r3, r3
 800c1ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c1b2:	2b80      	cmp	r3, #128	; 0x80
 800c1b4:	d0ef      	beq.n	800c196 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c1b6:	4b27      	ldr	r3, [pc, #156]	; (800c254 <xPortStartScheduler+0x134>)
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	f1c3 0307 	rsb	r3, r3, #7
 800c1be:	2b04      	cmp	r3, #4
 800c1c0:	d00a      	beq.n	800c1d8 <xPortStartScheduler+0xb8>
	__asm volatile
 800c1c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1c6:	f383 8811 	msr	BASEPRI, r3
 800c1ca:	f3bf 8f6f 	isb	sy
 800c1ce:	f3bf 8f4f 	dsb	sy
 800c1d2:	60bb      	str	r3, [r7, #8]
}
 800c1d4:	bf00      	nop
 800c1d6:	e7fe      	b.n	800c1d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c1d8:	4b1e      	ldr	r3, [pc, #120]	; (800c254 <xPortStartScheduler+0x134>)
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	021b      	lsls	r3, r3, #8
 800c1de:	4a1d      	ldr	r2, [pc, #116]	; (800c254 <xPortStartScheduler+0x134>)
 800c1e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c1e2:	4b1c      	ldr	r3, [pc, #112]	; (800c254 <xPortStartScheduler+0x134>)
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c1ea:	4a1a      	ldr	r2, [pc, #104]	; (800c254 <xPortStartScheduler+0x134>)
 800c1ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	b2da      	uxtb	r2, r3
 800c1f2:	697b      	ldr	r3, [r7, #20]
 800c1f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c1f6:	4b18      	ldr	r3, [pc, #96]	; (800c258 <xPortStartScheduler+0x138>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	4a17      	ldr	r2, [pc, #92]	; (800c258 <xPortStartScheduler+0x138>)
 800c1fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c200:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c202:	4b15      	ldr	r3, [pc, #84]	; (800c258 <xPortStartScheduler+0x138>)
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	4a14      	ldr	r2, [pc, #80]	; (800c258 <xPortStartScheduler+0x138>)
 800c208:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c20c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c20e:	f000 f8dd 	bl	800c3cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c212:	4b12      	ldr	r3, [pc, #72]	; (800c25c <xPortStartScheduler+0x13c>)
 800c214:	2200      	movs	r2, #0
 800c216:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c218:	f000 f8fc 	bl	800c414 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c21c:	4b10      	ldr	r3, [pc, #64]	; (800c260 <xPortStartScheduler+0x140>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	4a0f      	ldr	r2, [pc, #60]	; (800c260 <xPortStartScheduler+0x140>)
 800c222:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c226:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c228:	f7ff ff66 	bl	800c0f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c22c:	f7ff f848 	bl	800b2c0 <vTaskSwitchContext>
	prvTaskExitError();
 800c230:	f7ff ff1e 	bl	800c070 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c234:	2300      	movs	r3, #0
}
 800c236:	4618      	mov	r0, r3
 800c238:	3718      	adds	r7, #24
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}
 800c23e:	bf00      	nop
 800c240:	e000ed00 	.word	0xe000ed00
 800c244:	410fc271 	.word	0x410fc271
 800c248:	410fc270 	.word	0x410fc270
 800c24c:	e000e400 	.word	0xe000e400
 800c250:	2000738c 	.word	0x2000738c
 800c254:	20007390 	.word	0x20007390
 800c258:	e000ed20 	.word	0xe000ed20
 800c25c:	200000bc 	.word	0x200000bc
 800c260:	e000ef34 	.word	0xe000ef34

0800c264 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c264:	b480      	push	{r7}
 800c266:	b083      	sub	sp, #12
 800c268:	af00      	add	r7, sp, #0
	__asm volatile
 800c26a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c26e:	f383 8811 	msr	BASEPRI, r3
 800c272:	f3bf 8f6f 	isb	sy
 800c276:	f3bf 8f4f 	dsb	sy
 800c27a:	607b      	str	r3, [r7, #4]
}
 800c27c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c27e:	4b0f      	ldr	r3, [pc, #60]	; (800c2bc <vPortEnterCritical+0x58>)
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	3301      	adds	r3, #1
 800c284:	4a0d      	ldr	r2, [pc, #52]	; (800c2bc <vPortEnterCritical+0x58>)
 800c286:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c288:	4b0c      	ldr	r3, [pc, #48]	; (800c2bc <vPortEnterCritical+0x58>)
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	2b01      	cmp	r3, #1
 800c28e:	d10f      	bne.n	800c2b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c290:	4b0b      	ldr	r3, [pc, #44]	; (800c2c0 <vPortEnterCritical+0x5c>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	b2db      	uxtb	r3, r3
 800c296:	2b00      	cmp	r3, #0
 800c298:	d00a      	beq.n	800c2b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800c29a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c29e:	f383 8811 	msr	BASEPRI, r3
 800c2a2:	f3bf 8f6f 	isb	sy
 800c2a6:	f3bf 8f4f 	dsb	sy
 800c2aa:	603b      	str	r3, [r7, #0]
}
 800c2ac:	bf00      	nop
 800c2ae:	e7fe      	b.n	800c2ae <vPortEnterCritical+0x4a>
	}
}
 800c2b0:	bf00      	nop
 800c2b2:	370c      	adds	r7, #12
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ba:	4770      	bx	lr
 800c2bc:	200000bc 	.word	0x200000bc
 800c2c0:	e000ed04 	.word	0xe000ed04

0800c2c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c2c4:	b480      	push	{r7}
 800c2c6:	b083      	sub	sp, #12
 800c2c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c2ca:	4b12      	ldr	r3, [pc, #72]	; (800c314 <vPortExitCritical+0x50>)
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d10a      	bne.n	800c2e8 <vPortExitCritical+0x24>
	__asm volatile
 800c2d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2d6:	f383 8811 	msr	BASEPRI, r3
 800c2da:	f3bf 8f6f 	isb	sy
 800c2de:	f3bf 8f4f 	dsb	sy
 800c2e2:	607b      	str	r3, [r7, #4]
}
 800c2e4:	bf00      	nop
 800c2e6:	e7fe      	b.n	800c2e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c2e8:	4b0a      	ldr	r3, [pc, #40]	; (800c314 <vPortExitCritical+0x50>)
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	3b01      	subs	r3, #1
 800c2ee:	4a09      	ldr	r2, [pc, #36]	; (800c314 <vPortExitCritical+0x50>)
 800c2f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c2f2:	4b08      	ldr	r3, [pc, #32]	; (800c314 <vPortExitCritical+0x50>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d105      	bne.n	800c306 <vPortExitCritical+0x42>
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	f383 8811 	msr	BASEPRI, r3
}
 800c304:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c306:	bf00      	nop
 800c308:	370c      	adds	r7, #12
 800c30a:	46bd      	mov	sp, r7
 800c30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c310:	4770      	bx	lr
 800c312:	bf00      	nop
 800c314:	200000bc 	.word	0x200000bc
	...

0800c320 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c320:	f3ef 8009 	mrs	r0, PSP
 800c324:	f3bf 8f6f 	isb	sy
 800c328:	4b15      	ldr	r3, [pc, #84]	; (800c380 <pxCurrentTCBConst>)
 800c32a:	681a      	ldr	r2, [r3, #0]
 800c32c:	f01e 0f10 	tst.w	lr, #16
 800c330:	bf08      	it	eq
 800c332:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c336:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c33a:	6010      	str	r0, [r2, #0]
 800c33c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c340:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c344:	f380 8811 	msr	BASEPRI, r0
 800c348:	f3bf 8f4f 	dsb	sy
 800c34c:	f3bf 8f6f 	isb	sy
 800c350:	f7fe ffb6 	bl	800b2c0 <vTaskSwitchContext>
 800c354:	f04f 0000 	mov.w	r0, #0
 800c358:	f380 8811 	msr	BASEPRI, r0
 800c35c:	bc09      	pop	{r0, r3}
 800c35e:	6819      	ldr	r1, [r3, #0]
 800c360:	6808      	ldr	r0, [r1, #0]
 800c362:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c366:	f01e 0f10 	tst.w	lr, #16
 800c36a:	bf08      	it	eq
 800c36c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c370:	f380 8809 	msr	PSP, r0
 800c374:	f3bf 8f6f 	isb	sy
 800c378:	4770      	bx	lr
 800c37a:	bf00      	nop
 800c37c:	f3af 8000 	nop.w

0800c380 <pxCurrentTCBConst>:
 800c380:	20006d60 	.word	0x20006d60
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c384:	bf00      	nop
 800c386:	bf00      	nop

0800c388 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c388:	b580      	push	{r7, lr}
 800c38a:	b082      	sub	sp, #8
 800c38c:	af00      	add	r7, sp, #0
	__asm volatile
 800c38e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c392:	f383 8811 	msr	BASEPRI, r3
 800c396:	f3bf 8f6f 	isb	sy
 800c39a:	f3bf 8f4f 	dsb	sy
 800c39e:	607b      	str	r3, [r7, #4]
}
 800c3a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c3a2:	f7fe fed3 	bl	800b14c <xTaskIncrementTick>
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d003      	beq.n	800c3b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c3ac:	4b06      	ldr	r3, [pc, #24]	; (800c3c8 <xPortSysTickHandler+0x40>)
 800c3ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c3b2:	601a      	str	r2, [r3, #0]
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c3b8:	683b      	ldr	r3, [r7, #0]
 800c3ba:	f383 8811 	msr	BASEPRI, r3
}
 800c3be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c3c0:	bf00      	nop
 800c3c2:	3708      	adds	r7, #8
 800c3c4:	46bd      	mov	sp, r7
 800c3c6:	bd80      	pop	{r7, pc}
 800c3c8:	e000ed04 	.word	0xe000ed04

0800c3cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c3cc:	b480      	push	{r7}
 800c3ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c3d0:	4b0b      	ldr	r3, [pc, #44]	; (800c400 <vPortSetupTimerInterrupt+0x34>)
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c3d6:	4b0b      	ldr	r3, [pc, #44]	; (800c404 <vPortSetupTimerInterrupt+0x38>)
 800c3d8:	2200      	movs	r2, #0
 800c3da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c3dc:	4b0a      	ldr	r3, [pc, #40]	; (800c408 <vPortSetupTimerInterrupt+0x3c>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	4a0a      	ldr	r2, [pc, #40]	; (800c40c <vPortSetupTimerInterrupt+0x40>)
 800c3e2:	fba2 2303 	umull	r2, r3, r2, r3
 800c3e6:	099b      	lsrs	r3, r3, #6
 800c3e8:	4a09      	ldr	r2, [pc, #36]	; (800c410 <vPortSetupTimerInterrupt+0x44>)
 800c3ea:	3b01      	subs	r3, #1
 800c3ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c3ee:	4b04      	ldr	r3, [pc, #16]	; (800c400 <vPortSetupTimerInterrupt+0x34>)
 800c3f0:	2207      	movs	r2, #7
 800c3f2:	601a      	str	r2, [r3, #0]
}
 800c3f4:	bf00      	nop
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fc:	4770      	bx	lr
 800c3fe:	bf00      	nop
 800c400:	e000e010 	.word	0xe000e010
 800c404:	e000e018 	.word	0xe000e018
 800c408:	200000a0 	.word	0x200000a0
 800c40c:	10624dd3 	.word	0x10624dd3
 800c410:	e000e014 	.word	0xe000e014

0800c414 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c414:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c424 <vPortEnableVFP+0x10>
 800c418:	6801      	ldr	r1, [r0, #0]
 800c41a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c41e:	6001      	str	r1, [r0, #0]
 800c420:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c422:	bf00      	nop
 800c424:	e000ed88 	.word	0xe000ed88

0800c428 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c428:	b480      	push	{r7}
 800c42a:	b085      	sub	sp, #20
 800c42c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c42e:	f3ef 8305 	mrs	r3, IPSR
 800c432:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	2b0f      	cmp	r3, #15
 800c438:	d914      	bls.n	800c464 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c43a:	4a17      	ldr	r2, [pc, #92]	; (800c498 <vPortValidateInterruptPriority+0x70>)
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	4413      	add	r3, r2
 800c440:	781b      	ldrb	r3, [r3, #0]
 800c442:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c444:	4b15      	ldr	r3, [pc, #84]	; (800c49c <vPortValidateInterruptPriority+0x74>)
 800c446:	781b      	ldrb	r3, [r3, #0]
 800c448:	7afa      	ldrb	r2, [r7, #11]
 800c44a:	429a      	cmp	r2, r3
 800c44c:	d20a      	bcs.n	800c464 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c44e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c452:	f383 8811 	msr	BASEPRI, r3
 800c456:	f3bf 8f6f 	isb	sy
 800c45a:	f3bf 8f4f 	dsb	sy
 800c45e:	607b      	str	r3, [r7, #4]
}
 800c460:	bf00      	nop
 800c462:	e7fe      	b.n	800c462 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c464:	4b0e      	ldr	r3, [pc, #56]	; (800c4a0 <vPortValidateInterruptPriority+0x78>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c46c:	4b0d      	ldr	r3, [pc, #52]	; (800c4a4 <vPortValidateInterruptPriority+0x7c>)
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	429a      	cmp	r2, r3
 800c472:	d90a      	bls.n	800c48a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c474:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c478:	f383 8811 	msr	BASEPRI, r3
 800c47c:	f3bf 8f6f 	isb	sy
 800c480:	f3bf 8f4f 	dsb	sy
 800c484:	603b      	str	r3, [r7, #0]
}
 800c486:	bf00      	nop
 800c488:	e7fe      	b.n	800c488 <vPortValidateInterruptPriority+0x60>
	}
 800c48a:	bf00      	nop
 800c48c:	3714      	adds	r7, #20
 800c48e:	46bd      	mov	sp, r7
 800c490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c494:	4770      	bx	lr
 800c496:	bf00      	nop
 800c498:	e000e3f0 	.word	0xe000e3f0
 800c49c:	2000738c 	.word	0x2000738c
 800c4a0:	e000ed0c 	.word	0xe000ed0c
 800c4a4:	20007390 	.word	0x20007390

0800c4a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b088      	sub	sp, #32
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 800c4b4:	4b48      	ldr	r3, [pc, #288]	; (800c5d8 <pvPortMalloc+0x130>)
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d10a      	bne.n	800c4d2 <pvPortMalloc+0x2a>
	__asm volatile
 800c4bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4c0:	f383 8811 	msr	BASEPRI, r3
 800c4c4:	f3bf 8f6f 	isb	sy
 800c4c8:	f3bf 8f4f 	dsb	sy
 800c4cc:	60fb      	str	r3, [r7, #12]
}
 800c4ce:	bf00      	nop
 800c4d0:	e7fe      	b.n	800c4d0 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 800c4d2:	f7fe fd7f 	bl	800afd4 <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c4d6:	4b41      	ldr	r3, [pc, #260]	; (800c5dc <pvPortMalloc+0x134>)
 800c4d8:	681a      	ldr	r2, [r3, #0]
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	4013      	ands	r3, r2
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d172      	bne.n	800c5c8 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d00d      	beq.n	800c504 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 800c4e8:	2208      	movs	r2, #8
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	4413      	add	r3, r2
 800c4ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	f003 0307 	and.w	r3, r3, #7
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d004      	beq.n	800c504 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	f023 0307 	bic.w	r3, r3, #7
 800c500:	3308      	adds	r3, #8
 800c502:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d05e      	beq.n	800c5c8 <pvPortMalloc+0x120>
 800c50a:	4b35      	ldr	r3, [pc, #212]	; (800c5e0 <pvPortMalloc+0x138>)
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	687a      	ldr	r2, [r7, #4]
 800c510:	429a      	cmp	r2, r3
 800c512:	d859      	bhi.n	800c5c8 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c514:	4b33      	ldr	r3, [pc, #204]	; (800c5e4 <pvPortMalloc+0x13c>)
 800c516:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 800c518:	4b32      	ldr	r3, [pc, #200]	; (800c5e4 <pvPortMalloc+0x13c>)
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c51e:	e004      	b.n	800c52a <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 800c520:	69fb      	ldr	r3, [r7, #28]
 800c522:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c524:	69fb      	ldr	r3, [r7, #28]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c52a:	69fb      	ldr	r3, [r7, #28]
 800c52c:	685b      	ldr	r3, [r3, #4]
 800c52e:	687a      	ldr	r2, [r7, #4]
 800c530:	429a      	cmp	r2, r3
 800c532:	d903      	bls.n	800c53c <pvPortMalloc+0x94>
 800c534:	69fb      	ldr	r3, [r7, #28]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d1f1      	bne.n	800c520 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c53c:	4b26      	ldr	r3, [pc, #152]	; (800c5d8 <pvPortMalloc+0x130>)
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	69fa      	ldr	r2, [r7, #28]
 800c542:	429a      	cmp	r2, r3
 800c544:	d040      	beq.n	800c5c8 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c546:	69bb      	ldr	r3, [r7, #24]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	2208      	movs	r2, #8
 800c54c:	4413      	add	r3, r2
 800c54e:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c550:	69fb      	ldr	r3, [r7, #28]
 800c552:	681a      	ldr	r2, [r3, #0]
 800c554:	69bb      	ldr	r3, [r7, #24]
 800c556:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c558:	69fb      	ldr	r3, [r7, #28]
 800c55a:	685a      	ldr	r2, [r3, #4]
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	1ad2      	subs	r2, r2, r3
 800c560:	2308      	movs	r3, #8
 800c562:	005b      	lsls	r3, r3, #1
 800c564:	429a      	cmp	r2, r3
 800c566:	d90f      	bls.n	800c588 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c568:	69fa      	ldr	r2, [r7, #28]
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	4413      	add	r3, r2
 800c56e:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c570:	69fb      	ldr	r3, [r7, #28]
 800c572:	685a      	ldr	r2, [r3, #4]
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	1ad2      	subs	r2, r2, r3
 800c578:	693b      	ldr	r3, [r7, #16]
 800c57a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c57c:	69fb      	ldr	r3, [r7, #28]
 800c57e:	687a      	ldr	r2, [r7, #4]
 800c580:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800c582:	6938      	ldr	r0, [r7, #16]
 800c584:	f000 f8a2 	bl	800c6cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c588:	4b15      	ldr	r3, [pc, #84]	; (800c5e0 <pvPortMalloc+0x138>)
 800c58a:	681a      	ldr	r2, [r3, #0]
 800c58c:	69fb      	ldr	r3, [r7, #28]
 800c58e:	685b      	ldr	r3, [r3, #4]
 800c590:	1ad3      	subs	r3, r2, r3
 800c592:	4a13      	ldr	r2, [pc, #76]	; (800c5e0 <pvPortMalloc+0x138>)
 800c594:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c596:	4b12      	ldr	r3, [pc, #72]	; (800c5e0 <pvPortMalloc+0x138>)
 800c598:	681a      	ldr	r2, [r3, #0]
 800c59a:	4b13      	ldr	r3, [pc, #76]	; (800c5e8 <pvPortMalloc+0x140>)
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	429a      	cmp	r2, r3
 800c5a0:	d203      	bcs.n	800c5aa <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c5a2:	4b0f      	ldr	r3, [pc, #60]	; (800c5e0 <pvPortMalloc+0x138>)
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	4a10      	ldr	r2, [pc, #64]	; (800c5e8 <pvPortMalloc+0x140>)
 800c5a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c5aa:	69fb      	ldr	r3, [r7, #28]
 800c5ac:	685a      	ldr	r2, [r3, #4]
 800c5ae:	4b0b      	ldr	r3, [pc, #44]	; (800c5dc <pvPortMalloc+0x134>)
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	431a      	orrs	r2, r3
 800c5b4:	69fb      	ldr	r3, [r7, #28]
 800c5b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c5b8:	69fb      	ldr	r3, [r7, #28]
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c5be:	4b0b      	ldr	r3, [pc, #44]	; (800c5ec <pvPortMalloc+0x144>)
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	3301      	adds	r3, #1
 800c5c4:	4a09      	ldr	r2, [pc, #36]	; (800c5ec <pvPortMalloc+0x144>)
 800c5c6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c5c8:	f7fe fd12 	bl	800aff0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 800c5cc:	697b      	ldr	r3, [r7, #20]
}
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	3720      	adds	r7, #32
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}
 800c5d6:	bf00      	nop
 800c5d8:	2000739c 	.word	0x2000739c
 800c5dc:	200073b0 	.word	0x200073b0
 800c5e0:	200073a0 	.word	0x200073a0
 800c5e4:	20007394 	.word	0x20007394
 800c5e8:	200073a4 	.word	0x200073a4
 800c5ec:	200073a8 	.word	0x200073a8

0800c5f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b086      	sub	sp, #24
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d04d      	beq.n	800c69e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c602:	2308      	movs	r3, #8
 800c604:	425b      	negs	r3, r3
 800c606:	697a      	ldr	r2, [r7, #20]
 800c608:	4413      	add	r3, r2
 800c60a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c60c:	697b      	ldr	r3, [r7, #20]
 800c60e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c610:	693b      	ldr	r3, [r7, #16]
 800c612:	685a      	ldr	r2, [r3, #4]
 800c614:	4b24      	ldr	r3, [pc, #144]	; (800c6a8 <vPortFree+0xb8>)
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	4013      	ands	r3, r2
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d10a      	bne.n	800c634 <vPortFree+0x44>
	__asm volatile
 800c61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c622:	f383 8811 	msr	BASEPRI, r3
 800c626:	f3bf 8f6f 	isb	sy
 800c62a:	f3bf 8f4f 	dsb	sy
 800c62e:	60fb      	str	r3, [r7, #12]
}
 800c630:	bf00      	nop
 800c632:	e7fe      	b.n	800c632 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c634:	693b      	ldr	r3, [r7, #16]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d00a      	beq.n	800c652 <vPortFree+0x62>
	__asm volatile
 800c63c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c640:	f383 8811 	msr	BASEPRI, r3
 800c644:	f3bf 8f6f 	isb	sy
 800c648:	f3bf 8f4f 	dsb	sy
 800c64c:	60bb      	str	r3, [r7, #8]
}
 800c64e:	bf00      	nop
 800c650:	e7fe      	b.n	800c650 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c652:	693b      	ldr	r3, [r7, #16]
 800c654:	685a      	ldr	r2, [r3, #4]
 800c656:	4b14      	ldr	r3, [pc, #80]	; (800c6a8 <vPortFree+0xb8>)
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	4013      	ands	r3, r2
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d01e      	beq.n	800c69e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c660:	693b      	ldr	r3, [r7, #16]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d11a      	bne.n	800c69e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c668:	693b      	ldr	r3, [r7, #16]
 800c66a:	685a      	ldr	r2, [r3, #4]
 800c66c:	4b0e      	ldr	r3, [pc, #56]	; (800c6a8 <vPortFree+0xb8>)
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	43db      	mvns	r3, r3
 800c672:	401a      	ands	r2, r3
 800c674:	693b      	ldr	r3, [r7, #16]
 800c676:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c678:	f7fe fcac 	bl	800afd4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c67c:	693b      	ldr	r3, [r7, #16]
 800c67e:	685a      	ldr	r2, [r3, #4]
 800c680:	4b0a      	ldr	r3, [pc, #40]	; (800c6ac <vPortFree+0xbc>)
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	4413      	add	r3, r2
 800c686:	4a09      	ldr	r2, [pc, #36]	; (800c6ac <vPortFree+0xbc>)
 800c688:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c68a:	6938      	ldr	r0, [r7, #16]
 800c68c:	f000 f81e 	bl	800c6cc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c690:	4b07      	ldr	r3, [pc, #28]	; (800c6b0 <vPortFree+0xc0>)
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	3301      	adds	r3, #1
 800c696:	4a06      	ldr	r2, [pc, #24]	; (800c6b0 <vPortFree+0xc0>)
 800c698:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c69a:	f7fe fca9 	bl	800aff0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c69e:	bf00      	nop
 800c6a0:	3718      	adds	r7, #24
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd80      	pop	{r7, pc}
 800c6a6:	bf00      	nop
 800c6a8:	200073b0 	.word	0x200073b0
 800c6ac:	200073a0 	.word	0x200073a0
 800c6b0:	200073ac 	.word	0x200073ac

0800c6b4 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800c6b4:	b480      	push	{r7}
 800c6b6:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800c6b8:	4b03      	ldr	r3, [pc, #12]	; (800c6c8 <xPortGetFreeHeapSize+0x14>)
 800c6ba:	681b      	ldr	r3, [r3, #0]
}
 800c6bc:	4618      	mov	r0, r3
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c4:	4770      	bx	lr
 800c6c6:	bf00      	nop
 800c6c8:	200073a0 	.word	0x200073a0

0800c6cc <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c6cc:	b480      	push	{r7}
 800c6ce:	b085      	sub	sp, #20
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c6d4:	4b28      	ldr	r3, [pc, #160]	; (800c778 <prvInsertBlockIntoFreeList+0xac>)
 800c6d6:	60fb      	str	r3, [r7, #12]
 800c6d8:	e002      	b.n	800c6e0 <prvInsertBlockIntoFreeList+0x14>
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	60fb      	str	r3, [r7, #12]
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	687a      	ldr	r2, [r7, #4]
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d8f7      	bhi.n	800c6da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	685b      	ldr	r3, [r3, #4]
 800c6f2:	68ba      	ldr	r2, [r7, #8]
 800c6f4:	4413      	add	r3, r2
 800c6f6:	687a      	ldr	r2, [r7, #4]
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d108      	bne.n	800c70e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	685a      	ldr	r2, [r3, #4]
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	685b      	ldr	r3, [r3, #4]
 800c704:	441a      	add	r2, r3
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	685b      	ldr	r3, [r3, #4]
 800c716:	68ba      	ldr	r2, [r7, #8]
 800c718:	441a      	add	r2, r3
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	429a      	cmp	r2, r3
 800c720:	d118      	bne.n	800c754 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	681a      	ldr	r2, [r3, #0]
 800c726:	4b15      	ldr	r3, [pc, #84]	; (800c77c <prvInsertBlockIntoFreeList+0xb0>)
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	429a      	cmp	r2, r3
 800c72c:	d00d      	beq.n	800c74a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	685a      	ldr	r2, [r3, #4]
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	685b      	ldr	r3, [r3, #4]
 800c738:	441a      	add	r2, r3
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	681a      	ldr	r2, [r3, #0]
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	601a      	str	r2, [r3, #0]
 800c748:	e008      	b.n	800c75c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c74a:	4b0c      	ldr	r3, [pc, #48]	; (800c77c <prvInsertBlockIntoFreeList+0xb0>)
 800c74c:	681a      	ldr	r2, [r3, #0]
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	601a      	str	r2, [r3, #0]
 800c752:	e003      	b.n	800c75c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	681a      	ldr	r2, [r3, #0]
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c75c:	68fa      	ldr	r2, [r7, #12]
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	429a      	cmp	r2, r3
 800c762:	d002      	beq.n	800c76a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	687a      	ldr	r2, [r7, #4]
 800c768:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c76a:	bf00      	nop
 800c76c:	3714      	adds	r7, #20
 800c76e:	46bd      	mov	sp, r7
 800c770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c774:	4770      	bx	lr
 800c776:	bf00      	nop
 800c778:	20007394 	.word	0x20007394
 800c77c:	2000739c 	.word	0x2000739c

0800c780 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 800c780:	b480      	push	{r7}
 800c782:	b08f      	sub	sp, #60	; 0x3c
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 800c788:	2300      	movs	r3, #0
 800c78a:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 800c78c:	2300      	movs	r3, #0
 800c78e:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 800c790:	2300      	movs	r3, #0
 800c792:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 800c794:	4b5a      	ldr	r3, [pc, #360]	; (800c900 <vPortDefineHeapRegions+0x180>)
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d00a      	beq.n	800c7b2 <vPortDefineHeapRegions+0x32>
	__asm volatile
 800c79c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7a0:	f383 8811 	msr	BASEPRI, r3
 800c7a4:	f3bf 8f6f 	isb	sy
 800c7a8:	f3bf 8f4f 	dsb	sy
 800c7ac:	617b      	str	r3, [r7, #20]
}
 800c7ae:	bf00      	nop
 800c7b0:	e7fe      	b.n	800c7b0 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800c7b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7b4:	00db      	lsls	r3, r3, #3
 800c7b6:	687a      	ldr	r2, [r7, #4]
 800c7b8:	4413      	add	r3, r2
 800c7ba:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 800c7bc:	e07d      	b.n	800c8ba <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 800c7be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7c0:	685b      	ldr	r3, [r3, #4]
 800c7c2:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 800c7c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c7ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7cc:	f003 0307 	and.w	r3, r3, #7
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d00e      	beq.n	800c7f2 <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 800c7d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7d6:	3307      	adds	r3, #7
 800c7d8:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800c7da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7dc:	f023 0307 	bic.w	r3, r3, #7
 800c7e0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 800c7e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	461a      	mov	r2, r3
 800c7e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7ea:	1ad3      	subs	r3, r2, r3
 800c7ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c7ee:	4413      	add	r3, r2
 800c7f0:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 800c7f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7f4:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 800c7f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d106      	bne.n	800c80a <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 800c7fc:	69fb      	ldr	r3, [r7, #28]
 800c7fe:	4a41      	ldr	r2, [pc, #260]	; (800c904 <vPortDefineHeapRegions+0x184>)
 800c800:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 800c802:	4b40      	ldr	r3, [pc, #256]	; (800c904 <vPortDefineHeapRegions+0x184>)
 800c804:	2200      	movs	r2, #0
 800c806:	605a      	str	r2, [r3, #4]
 800c808:	e01f      	b.n	800c84a <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 800c80a:	4b3d      	ldr	r3, [pc, #244]	; (800c900 <vPortDefineHeapRegions+0x180>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d10a      	bne.n	800c828 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 800c812:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c816:	f383 8811 	msr	BASEPRI, r3
 800c81a:	f3bf 8f6f 	isb	sy
 800c81e:	f3bf 8f4f 	dsb	sy
 800c822:	613b      	str	r3, [r7, #16]
}
 800c824:	bf00      	nop
 800c826:	e7fe      	b.n	800c826 <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 800c828:	4b35      	ldr	r3, [pc, #212]	; (800c900 <vPortDefineHeapRegions+0x180>)
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	461a      	mov	r2, r3
 800c82e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c830:	4293      	cmp	r3, r2
 800c832:	d80a      	bhi.n	800c84a <vPortDefineHeapRegions+0xca>
	__asm volatile
 800c834:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c838:	f383 8811 	msr	BASEPRI, r3
 800c83c:	f3bf 8f6f 	isb	sy
 800c840:	f3bf 8f4f 	dsb	sy
 800c844:	60fb      	str	r3, [r7, #12]
}
 800c846:	bf00      	nop
 800c848:	e7fe      	b.n	800c848 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 800c84a:	4b2d      	ldr	r3, [pc, #180]	; (800c900 <vPortDefineHeapRegions+0x180>)
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 800c850:	69fa      	ldr	r2, [r7, #28]
 800c852:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c854:	4413      	add	r3, r2
 800c856:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 800c858:	2208      	movs	r2, #8
 800c85a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c85c:	1a9b      	subs	r3, r3, r2
 800c85e:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800c860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c862:	f023 0307 	bic.w	r3, r3, #7
 800c866:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 800c868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c86a:	4a25      	ldr	r2, [pc, #148]	; (800c900 <vPortDefineHeapRegions+0x180>)
 800c86c:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 800c86e:	4b24      	ldr	r3, [pc, #144]	; (800c900 <vPortDefineHeapRegions+0x180>)
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	2200      	movs	r2, #0
 800c874:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 800c876:	4b22      	ldr	r3, [pc, #136]	; (800c900 <vPortDefineHeapRegions+0x180>)
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	2200      	movs	r2, #0
 800c87c:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 800c87e:	69fb      	ldr	r3, [r7, #28]
 800c880:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 800c882:	6a3b      	ldr	r3, [r7, #32]
 800c884:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c886:	1ad2      	subs	r2, r2, r3
 800c888:	6a3b      	ldr	r3, [r7, #32]
 800c88a:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 800c88c:	4b1c      	ldr	r3, [pc, #112]	; (800c900 <vPortDefineHeapRegions+0x180>)
 800c88e:	681a      	ldr	r2, [r3, #0]
 800c890:	6a3b      	ldr	r3, [r7, #32]
 800c892:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 800c894:	69bb      	ldr	r3, [r7, #24]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d002      	beq.n	800c8a0 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 800c89a:	69bb      	ldr	r3, [r7, #24]
 800c89c:	6a3a      	ldr	r2, [r7, #32]
 800c89e:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 800c8a0:	6a3b      	ldr	r3, [r7, #32]
 800c8a2:	685b      	ldr	r3, [r3, #4]
 800c8a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c8a6:	4413      	add	r3, r2
 800c8a8:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 800c8aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8ac:	3301      	adds	r3, #1
 800c8ae:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800c8b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8b2:	00db      	lsls	r3, r3, #3
 800c8b4:	687a      	ldr	r2, [r7, #4]
 800c8b6:	4413      	add	r3, r2
 800c8b8:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 800c8ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8bc:	685b      	ldr	r3, [r3, #4]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	f47f af7d 	bne.w	800c7be <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 800c8c4:	4a10      	ldr	r2, [pc, #64]	; (800c908 <vPortDefineHeapRegions+0x188>)
 800c8c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8c8:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 800c8ca:	4a10      	ldr	r2, [pc, #64]	; (800c90c <vPortDefineHeapRegions+0x18c>)
 800c8cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8ce:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 800c8d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d10a      	bne.n	800c8ec <vPortDefineHeapRegions+0x16c>
	__asm volatile
 800c8d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8da:	f383 8811 	msr	BASEPRI, r3
 800c8de:	f3bf 8f6f 	isb	sy
 800c8e2:	f3bf 8f4f 	dsb	sy
 800c8e6:	60bb      	str	r3, [r7, #8]
}
 800c8e8:	bf00      	nop
 800c8ea:	e7fe      	b.n	800c8ea <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c8ec:	4b08      	ldr	r3, [pc, #32]	; (800c910 <vPortDefineHeapRegions+0x190>)
 800c8ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c8f2:	601a      	str	r2, [r3, #0]
}
 800c8f4:	bf00      	nop
 800c8f6:	373c      	adds	r7, #60	; 0x3c
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fe:	4770      	bx	lr
 800c900:	2000739c 	.word	0x2000739c
 800c904:	20007394 	.word	0x20007394
 800c908:	200073a4 	.word	0x200073a4
 800c90c:	200073a0 	.word	0x200073a0
 800c910:	200073b0 	.word	0x200073b0

0800c914 <atol>:
 800c914:	220a      	movs	r2, #10
 800c916:	2100      	movs	r1, #0
 800c918:	f000 bf80 	b.w	800d81c <strtol>

0800c91c <__errno>:
 800c91c:	4b01      	ldr	r3, [pc, #4]	; (800c924 <__errno+0x8>)
 800c91e:	6818      	ldr	r0, [r3, #0]
 800c920:	4770      	bx	lr
 800c922:	bf00      	nop
 800c924:	200000c0 	.word	0x200000c0

0800c928 <std>:
 800c928:	2300      	movs	r3, #0
 800c92a:	b510      	push	{r4, lr}
 800c92c:	4604      	mov	r4, r0
 800c92e:	e9c0 3300 	strd	r3, r3, [r0]
 800c932:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c936:	6083      	str	r3, [r0, #8]
 800c938:	8181      	strh	r1, [r0, #12]
 800c93a:	6643      	str	r3, [r0, #100]	; 0x64
 800c93c:	81c2      	strh	r2, [r0, #14]
 800c93e:	6183      	str	r3, [r0, #24]
 800c940:	4619      	mov	r1, r3
 800c942:	2208      	movs	r2, #8
 800c944:	305c      	adds	r0, #92	; 0x5c
 800c946:	f000 f9cf 	bl	800cce8 <memset>
 800c94a:	4b05      	ldr	r3, [pc, #20]	; (800c960 <std+0x38>)
 800c94c:	6263      	str	r3, [r4, #36]	; 0x24
 800c94e:	4b05      	ldr	r3, [pc, #20]	; (800c964 <std+0x3c>)
 800c950:	62a3      	str	r3, [r4, #40]	; 0x28
 800c952:	4b05      	ldr	r3, [pc, #20]	; (800c968 <std+0x40>)
 800c954:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c956:	4b05      	ldr	r3, [pc, #20]	; (800c96c <std+0x44>)
 800c958:	6224      	str	r4, [r4, #32]
 800c95a:	6323      	str	r3, [r4, #48]	; 0x30
 800c95c:	bd10      	pop	{r4, pc}
 800c95e:	bf00      	nop
 800c960:	0800d5f9 	.word	0x0800d5f9
 800c964:	0800d61b 	.word	0x0800d61b
 800c968:	0800d653 	.word	0x0800d653
 800c96c:	0800d677 	.word	0x0800d677

0800c970 <_cleanup_r>:
 800c970:	4901      	ldr	r1, [pc, #4]	; (800c978 <_cleanup_r+0x8>)
 800c972:	f000 b8af 	b.w	800cad4 <_fwalk_reent>
 800c976:	bf00      	nop
 800c978:	0800db75 	.word	0x0800db75

0800c97c <__sfmoreglue>:
 800c97c:	b570      	push	{r4, r5, r6, lr}
 800c97e:	2268      	movs	r2, #104	; 0x68
 800c980:	1e4d      	subs	r5, r1, #1
 800c982:	4355      	muls	r5, r2
 800c984:	460e      	mov	r6, r1
 800c986:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c98a:	f000 fa21 	bl	800cdd0 <_malloc_r>
 800c98e:	4604      	mov	r4, r0
 800c990:	b140      	cbz	r0, 800c9a4 <__sfmoreglue+0x28>
 800c992:	2100      	movs	r1, #0
 800c994:	e9c0 1600 	strd	r1, r6, [r0]
 800c998:	300c      	adds	r0, #12
 800c99a:	60a0      	str	r0, [r4, #8]
 800c99c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c9a0:	f000 f9a2 	bl	800cce8 <memset>
 800c9a4:	4620      	mov	r0, r4
 800c9a6:	bd70      	pop	{r4, r5, r6, pc}

0800c9a8 <__sfp_lock_acquire>:
 800c9a8:	4801      	ldr	r0, [pc, #4]	; (800c9b0 <__sfp_lock_acquire+0x8>)
 800c9aa:	f000 b984 	b.w	800ccb6 <__retarget_lock_acquire_recursive>
 800c9ae:	bf00      	nop
 800c9b0:	200073b5 	.word	0x200073b5

0800c9b4 <__sfp_lock_release>:
 800c9b4:	4801      	ldr	r0, [pc, #4]	; (800c9bc <__sfp_lock_release+0x8>)
 800c9b6:	f000 b97f 	b.w	800ccb8 <__retarget_lock_release_recursive>
 800c9ba:	bf00      	nop
 800c9bc:	200073b5 	.word	0x200073b5

0800c9c0 <__sinit_lock_acquire>:
 800c9c0:	4801      	ldr	r0, [pc, #4]	; (800c9c8 <__sinit_lock_acquire+0x8>)
 800c9c2:	f000 b978 	b.w	800ccb6 <__retarget_lock_acquire_recursive>
 800c9c6:	bf00      	nop
 800c9c8:	200073b6 	.word	0x200073b6

0800c9cc <__sinit_lock_release>:
 800c9cc:	4801      	ldr	r0, [pc, #4]	; (800c9d4 <__sinit_lock_release+0x8>)
 800c9ce:	f000 b973 	b.w	800ccb8 <__retarget_lock_release_recursive>
 800c9d2:	bf00      	nop
 800c9d4:	200073b6 	.word	0x200073b6

0800c9d8 <__sinit>:
 800c9d8:	b510      	push	{r4, lr}
 800c9da:	4604      	mov	r4, r0
 800c9dc:	f7ff fff0 	bl	800c9c0 <__sinit_lock_acquire>
 800c9e0:	69a3      	ldr	r3, [r4, #24]
 800c9e2:	b11b      	cbz	r3, 800c9ec <__sinit+0x14>
 800c9e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9e8:	f7ff bff0 	b.w	800c9cc <__sinit_lock_release>
 800c9ec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c9f0:	6523      	str	r3, [r4, #80]	; 0x50
 800c9f2:	4b13      	ldr	r3, [pc, #76]	; (800ca40 <__sinit+0x68>)
 800c9f4:	4a13      	ldr	r2, [pc, #76]	; (800ca44 <__sinit+0x6c>)
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	62a2      	str	r2, [r4, #40]	; 0x28
 800c9fa:	42a3      	cmp	r3, r4
 800c9fc:	bf04      	itt	eq
 800c9fe:	2301      	moveq	r3, #1
 800ca00:	61a3      	streq	r3, [r4, #24]
 800ca02:	4620      	mov	r0, r4
 800ca04:	f000 f820 	bl	800ca48 <__sfp>
 800ca08:	6060      	str	r0, [r4, #4]
 800ca0a:	4620      	mov	r0, r4
 800ca0c:	f000 f81c 	bl	800ca48 <__sfp>
 800ca10:	60a0      	str	r0, [r4, #8]
 800ca12:	4620      	mov	r0, r4
 800ca14:	f000 f818 	bl	800ca48 <__sfp>
 800ca18:	2200      	movs	r2, #0
 800ca1a:	60e0      	str	r0, [r4, #12]
 800ca1c:	2104      	movs	r1, #4
 800ca1e:	6860      	ldr	r0, [r4, #4]
 800ca20:	f7ff ff82 	bl	800c928 <std>
 800ca24:	68a0      	ldr	r0, [r4, #8]
 800ca26:	2201      	movs	r2, #1
 800ca28:	2109      	movs	r1, #9
 800ca2a:	f7ff ff7d 	bl	800c928 <std>
 800ca2e:	68e0      	ldr	r0, [r4, #12]
 800ca30:	2202      	movs	r2, #2
 800ca32:	2112      	movs	r1, #18
 800ca34:	f7ff ff78 	bl	800c928 <std>
 800ca38:	2301      	movs	r3, #1
 800ca3a:	61a3      	str	r3, [r4, #24]
 800ca3c:	e7d2      	b.n	800c9e4 <__sinit+0xc>
 800ca3e:	bf00      	nop
 800ca40:	08011c34 	.word	0x08011c34
 800ca44:	0800c971 	.word	0x0800c971

0800ca48 <__sfp>:
 800ca48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca4a:	4607      	mov	r7, r0
 800ca4c:	f7ff ffac 	bl	800c9a8 <__sfp_lock_acquire>
 800ca50:	4b1e      	ldr	r3, [pc, #120]	; (800cacc <__sfp+0x84>)
 800ca52:	681e      	ldr	r6, [r3, #0]
 800ca54:	69b3      	ldr	r3, [r6, #24]
 800ca56:	b913      	cbnz	r3, 800ca5e <__sfp+0x16>
 800ca58:	4630      	mov	r0, r6
 800ca5a:	f7ff ffbd 	bl	800c9d8 <__sinit>
 800ca5e:	3648      	adds	r6, #72	; 0x48
 800ca60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ca64:	3b01      	subs	r3, #1
 800ca66:	d503      	bpl.n	800ca70 <__sfp+0x28>
 800ca68:	6833      	ldr	r3, [r6, #0]
 800ca6a:	b30b      	cbz	r3, 800cab0 <__sfp+0x68>
 800ca6c:	6836      	ldr	r6, [r6, #0]
 800ca6e:	e7f7      	b.n	800ca60 <__sfp+0x18>
 800ca70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ca74:	b9d5      	cbnz	r5, 800caac <__sfp+0x64>
 800ca76:	4b16      	ldr	r3, [pc, #88]	; (800cad0 <__sfp+0x88>)
 800ca78:	60e3      	str	r3, [r4, #12]
 800ca7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ca7e:	6665      	str	r5, [r4, #100]	; 0x64
 800ca80:	f000 f918 	bl	800ccb4 <__retarget_lock_init_recursive>
 800ca84:	f7ff ff96 	bl	800c9b4 <__sfp_lock_release>
 800ca88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ca8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ca90:	6025      	str	r5, [r4, #0]
 800ca92:	61a5      	str	r5, [r4, #24]
 800ca94:	2208      	movs	r2, #8
 800ca96:	4629      	mov	r1, r5
 800ca98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ca9c:	f000 f924 	bl	800cce8 <memset>
 800caa0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800caa4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800caa8:	4620      	mov	r0, r4
 800caaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800caac:	3468      	adds	r4, #104	; 0x68
 800caae:	e7d9      	b.n	800ca64 <__sfp+0x1c>
 800cab0:	2104      	movs	r1, #4
 800cab2:	4638      	mov	r0, r7
 800cab4:	f7ff ff62 	bl	800c97c <__sfmoreglue>
 800cab8:	4604      	mov	r4, r0
 800caba:	6030      	str	r0, [r6, #0]
 800cabc:	2800      	cmp	r0, #0
 800cabe:	d1d5      	bne.n	800ca6c <__sfp+0x24>
 800cac0:	f7ff ff78 	bl	800c9b4 <__sfp_lock_release>
 800cac4:	230c      	movs	r3, #12
 800cac6:	603b      	str	r3, [r7, #0]
 800cac8:	e7ee      	b.n	800caa8 <__sfp+0x60>
 800caca:	bf00      	nop
 800cacc:	08011c34 	.word	0x08011c34
 800cad0:	ffff0001 	.word	0xffff0001

0800cad4 <_fwalk_reent>:
 800cad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cad8:	4606      	mov	r6, r0
 800cada:	4688      	mov	r8, r1
 800cadc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cae0:	2700      	movs	r7, #0
 800cae2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cae6:	f1b9 0901 	subs.w	r9, r9, #1
 800caea:	d505      	bpl.n	800caf8 <_fwalk_reent+0x24>
 800caec:	6824      	ldr	r4, [r4, #0]
 800caee:	2c00      	cmp	r4, #0
 800caf0:	d1f7      	bne.n	800cae2 <_fwalk_reent+0xe>
 800caf2:	4638      	mov	r0, r7
 800caf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800caf8:	89ab      	ldrh	r3, [r5, #12]
 800cafa:	2b01      	cmp	r3, #1
 800cafc:	d907      	bls.n	800cb0e <_fwalk_reent+0x3a>
 800cafe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cb02:	3301      	adds	r3, #1
 800cb04:	d003      	beq.n	800cb0e <_fwalk_reent+0x3a>
 800cb06:	4629      	mov	r1, r5
 800cb08:	4630      	mov	r0, r6
 800cb0a:	47c0      	blx	r8
 800cb0c:	4307      	orrs	r7, r0
 800cb0e:	3568      	adds	r5, #104	; 0x68
 800cb10:	e7e9      	b.n	800cae6 <_fwalk_reent+0x12>
	...

0800cb14 <gmtime_r>:
 800cb14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb18:	e9d0 6700 	ldrd	r6, r7, [r0]
 800cb1c:	460c      	mov	r4, r1
 800cb1e:	4a4f      	ldr	r2, [pc, #316]	; (800cc5c <gmtime_r+0x148>)
 800cb20:	2300      	movs	r3, #0
 800cb22:	4630      	mov	r0, r6
 800cb24:	4639      	mov	r1, r7
 800cb26:	f7f3 feb1 	bl	800088c <__aeabi_ldivmod>
 800cb2a:	4639      	mov	r1, r7
 800cb2c:	4605      	mov	r5, r0
 800cb2e:	4a4b      	ldr	r2, [pc, #300]	; (800cc5c <gmtime_r+0x148>)
 800cb30:	4630      	mov	r0, r6
 800cb32:	2300      	movs	r3, #0
 800cb34:	f7f3 feaa 	bl	800088c <__aeabi_ldivmod>
 800cb38:	2a00      	cmp	r2, #0
 800cb3a:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800cb3e:	bfb7      	itett	lt
 800cb40:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 800cb44:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 800cb48:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 800cb4c:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 800cb50:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 800cb54:	fbb2 f1f0 	udiv	r1, r2, r0
 800cb58:	fb00 2211 	mls	r2, r0, r1, r2
 800cb5c:	203c      	movs	r0, #60	; 0x3c
 800cb5e:	60a1      	str	r1, [r4, #8]
 800cb60:	fbb2 f1f0 	udiv	r1, r2, r0
 800cb64:	fb00 2211 	mls	r2, r0, r1, r2
 800cb68:	6061      	str	r1, [r4, #4]
 800cb6a:	6022      	str	r2, [r4, #0]
 800cb6c:	2107      	movs	r1, #7
 800cb6e:	1cda      	adds	r2, r3, #3
 800cb70:	fb92 f1f1 	sdiv	r1, r2, r1
 800cb74:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800cb78:	1a52      	subs	r2, r2, r1
 800cb7a:	bf48      	it	mi
 800cb7c:	3207      	addmi	r2, #7
 800cb7e:	4d38      	ldr	r5, [pc, #224]	; (800cc60 <gmtime_r+0x14c>)
 800cb80:	4838      	ldr	r0, [pc, #224]	; (800cc64 <gmtime_r+0x150>)
 800cb82:	61a2      	str	r2, [r4, #24]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	bfb7      	itett	lt
 800cb88:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 800cb8c:	fb93 f5f5 	sdivge	r5, r3, r5
 800cb90:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 800cb94:	fb92 f5f5 	sdivlt	r5, r2, r5
 800cb98:	fb00 3005 	mla	r0, r0, r5, r3
 800cb9c:	f648 62ac 	movw	r2, #36524	; 0x8eac
 800cba0:	fbb0 f2f2 	udiv	r2, r0, r2
 800cba4:	4402      	add	r2, r0
 800cba6:	f240 53b4 	movw	r3, #1460	; 0x5b4
 800cbaa:	fbb0 f1f3 	udiv	r1, r0, r3
 800cbae:	1a52      	subs	r2, r2, r1
 800cbb0:	f240 1c6d 	movw	ip, #365	; 0x16d
 800cbb4:	492c      	ldr	r1, [pc, #176]	; (800cc68 <gmtime_r+0x154>)
 800cbb6:	fbb0 f1f1 	udiv	r1, r0, r1
 800cbba:	2764      	movs	r7, #100	; 0x64
 800cbbc:	1a52      	subs	r2, r2, r1
 800cbbe:	fbb2 f1fc 	udiv	r1, r2, ip
 800cbc2:	fbb2 f3f3 	udiv	r3, r2, r3
 800cbc6:	fbb1 f6f7 	udiv	r6, r1, r7
 800cbca:	1af3      	subs	r3, r6, r3
 800cbcc:	4403      	add	r3, r0
 800cbce:	fb0c 3311 	mls	r3, ip, r1, r3
 800cbd2:	2299      	movs	r2, #153	; 0x99
 800cbd4:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 800cbd8:	f10e 0e02 	add.w	lr, lr, #2
 800cbdc:	f103 0c01 	add.w	ip, r3, #1
 800cbe0:	fbbe f0f2 	udiv	r0, lr, r2
 800cbe4:	4342      	muls	r2, r0
 800cbe6:	3202      	adds	r2, #2
 800cbe8:	f04f 0805 	mov.w	r8, #5
 800cbec:	fbb2 f2f8 	udiv	r2, r2, r8
 800cbf0:	ebac 0c02 	sub.w	ip, ip, r2
 800cbf4:	f240 52f9 	movw	r2, #1529	; 0x5f9
 800cbf8:	4596      	cmp	lr, r2
 800cbfa:	bf94      	ite	ls
 800cbfc:	2202      	movls	r2, #2
 800cbfe:	f06f 0209 	mvnhi.w	r2, #9
 800cc02:	4410      	add	r0, r2
 800cc04:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800cc08:	fb02 1505 	mla	r5, r2, r5, r1
 800cc0c:	2801      	cmp	r0, #1
 800cc0e:	bf98      	it	ls
 800cc10:	3501      	addls	r5, #1
 800cc12:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800cc16:	d30d      	bcc.n	800cc34 <gmtime_r+0x120>
 800cc18:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800cc1c:	61e3      	str	r3, [r4, #28]
 800cc1e:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 800cc22:	2300      	movs	r3, #0
 800cc24:	e9c4 0504 	strd	r0, r5, [r4, #16]
 800cc28:	f8c4 c00c 	str.w	ip, [r4, #12]
 800cc2c:	6223      	str	r3, [r4, #32]
 800cc2e:	4620      	mov	r0, r4
 800cc30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc34:	078a      	lsls	r2, r1, #30
 800cc36:	d102      	bne.n	800cc3e <gmtime_r+0x12a>
 800cc38:	fb07 1616 	mls	r6, r7, r6, r1
 800cc3c:	b95e      	cbnz	r6, 800cc56 <gmtime_r+0x142>
 800cc3e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800cc42:	fbb1 f6f2 	udiv	r6, r1, r2
 800cc46:	fb02 1216 	mls	r2, r2, r6, r1
 800cc4a:	fab2 f282 	clz	r2, r2
 800cc4e:	0952      	lsrs	r2, r2, #5
 800cc50:	333b      	adds	r3, #59	; 0x3b
 800cc52:	4413      	add	r3, r2
 800cc54:	e7e2      	b.n	800cc1c <gmtime_r+0x108>
 800cc56:	2201      	movs	r2, #1
 800cc58:	e7fa      	b.n	800cc50 <gmtime_r+0x13c>
 800cc5a:	bf00      	nop
 800cc5c:	00015180 	.word	0x00015180
 800cc60:	00023ab1 	.word	0x00023ab1
 800cc64:	fffdc54f 	.word	0xfffdc54f
 800cc68:	00023ab0 	.word	0x00023ab0

0800cc6c <__libc_init_array>:
 800cc6c:	b570      	push	{r4, r5, r6, lr}
 800cc6e:	4d0d      	ldr	r5, [pc, #52]	; (800cca4 <__libc_init_array+0x38>)
 800cc70:	4c0d      	ldr	r4, [pc, #52]	; (800cca8 <__libc_init_array+0x3c>)
 800cc72:	1b64      	subs	r4, r4, r5
 800cc74:	10a4      	asrs	r4, r4, #2
 800cc76:	2600      	movs	r6, #0
 800cc78:	42a6      	cmp	r6, r4
 800cc7a:	d109      	bne.n	800cc90 <__libc_init_array+0x24>
 800cc7c:	4d0b      	ldr	r5, [pc, #44]	; (800ccac <__libc_init_array+0x40>)
 800cc7e:	4c0c      	ldr	r4, [pc, #48]	; (800ccb0 <__libc_init_array+0x44>)
 800cc80:	f001 fa18 	bl	800e0b4 <_init>
 800cc84:	1b64      	subs	r4, r4, r5
 800cc86:	10a4      	asrs	r4, r4, #2
 800cc88:	2600      	movs	r6, #0
 800cc8a:	42a6      	cmp	r6, r4
 800cc8c:	d105      	bne.n	800cc9a <__libc_init_array+0x2e>
 800cc8e:	bd70      	pop	{r4, r5, r6, pc}
 800cc90:	f855 3b04 	ldr.w	r3, [r5], #4
 800cc94:	4798      	blx	r3
 800cc96:	3601      	adds	r6, #1
 800cc98:	e7ee      	b.n	800cc78 <__libc_init_array+0xc>
 800cc9a:	f855 3b04 	ldr.w	r3, [r5], #4
 800cc9e:	4798      	blx	r3
 800cca0:	3601      	adds	r6, #1
 800cca2:	e7f2      	b.n	800cc8a <__libc_init_array+0x1e>
 800cca4:	08011d74 	.word	0x08011d74
 800cca8:	08011d74 	.word	0x08011d74
 800ccac:	08011d74 	.word	0x08011d74
 800ccb0:	08011d78 	.word	0x08011d78

0800ccb4 <__retarget_lock_init_recursive>:
 800ccb4:	4770      	bx	lr

0800ccb6 <__retarget_lock_acquire_recursive>:
 800ccb6:	4770      	bx	lr

0800ccb8 <__retarget_lock_release_recursive>:
 800ccb8:	4770      	bx	lr
	...

0800ccbc <free>:
 800ccbc:	4b02      	ldr	r3, [pc, #8]	; (800ccc8 <free+0xc>)
 800ccbe:	4601      	mov	r1, r0
 800ccc0:	6818      	ldr	r0, [r3, #0]
 800ccc2:	f000 b819 	b.w	800ccf8 <_free_r>
 800ccc6:	bf00      	nop
 800ccc8:	200000c0 	.word	0x200000c0

0800cccc <memcpy>:
 800cccc:	440a      	add	r2, r1
 800ccce:	4291      	cmp	r1, r2
 800ccd0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800ccd4:	d100      	bne.n	800ccd8 <memcpy+0xc>
 800ccd6:	4770      	bx	lr
 800ccd8:	b510      	push	{r4, lr}
 800ccda:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ccde:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cce2:	4291      	cmp	r1, r2
 800cce4:	d1f9      	bne.n	800ccda <memcpy+0xe>
 800cce6:	bd10      	pop	{r4, pc}

0800cce8 <memset>:
 800cce8:	4402      	add	r2, r0
 800ccea:	4603      	mov	r3, r0
 800ccec:	4293      	cmp	r3, r2
 800ccee:	d100      	bne.n	800ccf2 <memset+0xa>
 800ccf0:	4770      	bx	lr
 800ccf2:	f803 1b01 	strb.w	r1, [r3], #1
 800ccf6:	e7f9      	b.n	800ccec <memset+0x4>

0800ccf8 <_free_r>:
 800ccf8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ccfa:	2900      	cmp	r1, #0
 800ccfc:	d044      	beq.n	800cd88 <_free_r+0x90>
 800ccfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd02:	9001      	str	r0, [sp, #4]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	f1a1 0404 	sub.w	r4, r1, #4
 800cd0a:	bfb8      	it	lt
 800cd0c:	18e4      	addlt	r4, r4, r3
 800cd0e:	f000 ffff 	bl	800dd10 <__malloc_lock>
 800cd12:	4a1e      	ldr	r2, [pc, #120]	; (800cd8c <_free_r+0x94>)
 800cd14:	9801      	ldr	r0, [sp, #4]
 800cd16:	6813      	ldr	r3, [r2, #0]
 800cd18:	b933      	cbnz	r3, 800cd28 <_free_r+0x30>
 800cd1a:	6063      	str	r3, [r4, #4]
 800cd1c:	6014      	str	r4, [r2, #0]
 800cd1e:	b003      	add	sp, #12
 800cd20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cd24:	f000 bffa 	b.w	800dd1c <__malloc_unlock>
 800cd28:	42a3      	cmp	r3, r4
 800cd2a:	d908      	bls.n	800cd3e <_free_r+0x46>
 800cd2c:	6825      	ldr	r5, [r4, #0]
 800cd2e:	1961      	adds	r1, r4, r5
 800cd30:	428b      	cmp	r3, r1
 800cd32:	bf01      	itttt	eq
 800cd34:	6819      	ldreq	r1, [r3, #0]
 800cd36:	685b      	ldreq	r3, [r3, #4]
 800cd38:	1949      	addeq	r1, r1, r5
 800cd3a:	6021      	streq	r1, [r4, #0]
 800cd3c:	e7ed      	b.n	800cd1a <_free_r+0x22>
 800cd3e:	461a      	mov	r2, r3
 800cd40:	685b      	ldr	r3, [r3, #4]
 800cd42:	b10b      	cbz	r3, 800cd48 <_free_r+0x50>
 800cd44:	42a3      	cmp	r3, r4
 800cd46:	d9fa      	bls.n	800cd3e <_free_r+0x46>
 800cd48:	6811      	ldr	r1, [r2, #0]
 800cd4a:	1855      	adds	r5, r2, r1
 800cd4c:	42a5      	cmp	r5, r4
 800cd4e:	d10b      	bne.n	800cd68 <_free_r+0x70>
 800cd50:	6824      	ldr	r4, [r4, #0]
 800cd52:	4421      	add	r1, r4
 800cd54:	1854      	adds	r4, r2, r1
 800cd56:	42a3      	cmp	r3, r4
 800cd58:	6011      	str	r1, [r2, #0]
 800cd5a:	d1e0      	bne.n	800cd1e <_free_r+0x26>
 800cd5c:	681c      	ldr	r4, [r3, #0]
 800cd5e:	685b      	ldr	r3, [r3, #4]
 800cd60:	6053      	str	r3, [r2, #4]
 800cd62:	4421      	add	r1, r4
 800cd64:	6011      	str	r1, [r2, #0]
 800cd66:	e7da      	b.n	800cd1e <_free_r+0x26>
 800cd68:	d902      	bls.n	800cd70 <_free_r+0x78>
 800cd6a:	230c      	movs	r3, #12
 800cd6c:	6003      	str	r3, [r0, #0]
 800cd6e:	e7d6      	b.n	800cd1e <_free_r+0x26>
 800cd70:	6825      	ldr	r5, [r4, #0]
 800cd72:	1961      	adds	r1, r4, r5
 800cd74:	428b      	cmp	r3, r1
 800cd76:	bf04      	itt	eq
 800cd78:	6819      	ldreq	r1, [r3, #0]
 800cd7a:	685b      	ldreq	r3, [r3, #4]
 800cd7c:	6063      	str	r3, [r4, #4]
 800cd7e:	bf04      	itt	eq
 800cd80:	1949      	addeq	r1, r1, r5
 800cd82:	6021      	streq	r1, [r4, #0]
 800cd84:	6054      	str	r4, [r2, #4]
 800cd86:	e7ca      	b.n	800cd1e <_free_r+0x26>
 800cd88:	b003      	add	sp, #12
 800cd8a:	bd30      	pop	{r4, r5, pc}
 800cd8c:	200073b8 	.word	0x200073b8

0800cd90 <sbrk_aligned>:
 800cd90:	b570      	push	{r4, r5, r6, lr}
 800cd92:	4e0e      	ldr	r6, [pc, #56]	; (800cdcc <sbrk_aligned+0x3c>)
 800cd94:	460c      	mov	r4, r1
 800cd96:	6831      	ldr	r1, [r6, #0]
 800cd98:	4605      	mov	r5, r0
 800cd9a:	b911      	cbnz	r1, 800cda2 <sbrk_aligned+0x12>
 800cd9c:	f000 fbfc 	bl	800d598 <_sbrk_r>
 800cda0:	6030      	str	r0, [r6, #0]
 800cda2:	4621      	mov	r1, r4
 800cda4:	4628      	mov	r0, r5
 800cda6:	f000 fbf7 	bl	800d598 <_sbrk_r>
 800cdaa:	1c43      	adds	r3, r0, #1
 800cdac:	d00a      	beq.n	800cdc4 <sbrk_aligned+0x34>
 800cdae:	1cc4      	adds	r4, r0, #3
 800cdb0:	f024 0403 	bic.w	r4, r4, #3
 800cdb4:	42a0      	cmp	r0, r4
 800cdb6:	d007      	beq.n	800cdc8 <sbrk_aligned+0x38>
 800cdb8:	1a21      	subs	r1, r4, r0
 800cdba:	4628      	mov	r0, r5
 800cdbc:	f000 fbec 	bl	800d598 <_sbrk_r>
 800cdc0:	3001      	adds	r0, #1
 800cdc2:	d101      	bne.n	800cdc8 <sbrk_aligned+0x38>
 800cdc4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800cdc8:	4620      	mov	r0, r4
 800cdca:	bd70      	pop	{r4, r5, r6, pc}
 800cdcc:	200073bc 	.word	0x200073bc

0800cdd0 <_malloc_r>:
 800cdd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdd4:	1ccd      	adds	r5, r1, #3
 800cdd6:	f025 0503 	bic.w	r5, r5, #3
 800cdda:	3508      	adds	r5, #8
 800cddc:	2d0c      	cmp	r5, #12
 800cdde:	bf38      	it	cc
 800cde0:	250c      	movcc	r5, #12
 800cde2:	2d00      	cmp	r5, #0
 800cde4:	4607      	mov	r7, r0
 800cde6:	db01      	blt.n	800cdec <_malloc_r+0x1c>
 800cde8:	42a9      	cmp	r1, r5
 800cdea:	d905      	bls.n	800cdf8 <_malloc_r+0x28>
 800cdec:	230c      	movs	r3, #12
 800cdee:	603b      	str	r3, [r7, #0]
 800cdf0:	2600      	movs	r6, #0
 800cdf2:	4630      	mov	r0, r6
 800cdf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdf8:	4e2e      	ldr	r6, [pc, #184]	; (800ceb4 <_malloc_r+0xe4>)
 800cdfa:	f000 ff89 	bl	800dd10 <__malloc_lock>
 800cdfe:	6833      	ldr	r3, [r6, #0]
 800ce00:	461c      	mov	r4, r3
 800ce02:	bb34      	cbnz	r4, 800ce52 <_malloc_r+0x82>
 800ce04:	4629      	mov	r1, r5
 800ce06:	4638      	mov	r0, r7
 800ce08:	f7ff ffc2 	bl	800cd90 <sbrk_aligned>
 800ce0c:	1c43      	adds	r3, r0, #1
 800ce0e:	4604      	mov	r4, r0
 800ce10:	d14d      	bne.n	800ceae <_malloc_r+0xde>
 800ce12:	6834      	ldr	r4, [r6, #0]
 800ce14:	4626      	mov	r6, r4
 800ce16:	2e00      	cmp	r6, #0
 800ce18:	d140      	bne.n	800ce9c <_malloc_r+0xcc>
 800ce1a:	6823      	ldr	r3, [r4, #0]
 800ce1c:	4631      	mov	r1, r6
 800ce1e:	4638      	mov	r0, r7
 800ce20:	eb04 0803 	add.w	r8, r4, r3
 800ce24:	f000 fbb8 	bl	800d598 <_sbrk_r>
 800ce28:	4580      	cmp	r8, r0
 800ce2a:	d13a      	bne.n	800cea2 <_malloc_r+0xd2>
 800ce2c:	6821      	ldr	r1, [r4, #0]
 800ce2e:	3503      	adds	r5, #3
 800ce30:	1a6d      	subs	r5, r5, r1
 800ce32:	f025 0503 	bic.w	r5, r5, #3
 800ce36:	3508      	adds	r5, #8
 800ce38:	2d0c      	cmp	r5, #12
 800ce3a:	bf38      	it	cc
 800ce3c:	250c      	movcc	r5, #12
 800ce3e:	4629      	mov	r1, r5
 800ce40:	4638      	mov	r0, r7
 800ce42:	f7ff ffa5 	bl	800cd90 <sbrk_aligned>
 800ce46:	3001      	adds	r0, #1
 800ce48:	d02b      	beq.n	800cea2 <_malloc_r+0xd2>
 800ce4a:	6823      	ldr	r3, [r4, #0]
 800ce4c:	442b      	add	r3, r5
 800ce4e:	6023      	str	r3, [r4, #0]
 800ce50:	e00e      	b.n	800ce70 <_malloc_r+0xa0>
 800ce52:	6822      	ldr	r2, [r4, #0]
 800ce54:	1b52      	subs	r2, r2, r5
 800ce56:	d41e      	bmi.n	800ce96 <_malloc_r+0xc6>
 800ce58:	2a0b      	cmp	r2, #11
 800ce5a:	d916      	bls.n	800ce8a <_malloc_r+0xba>
 800ce5c:	1961      	adds	r1, r4, r5
 800ce5e:	42a3      	cmp	r3, r4
 800ce60:	6025      	str	r5, [r4, #0]
 800ce62:	bf18      	it	ne
 800ce64:	6059      	strne	r1, [r3, #4]
 800ce66:	6863      	ldr	r3, [r4, #4]
 800ce68:	bf08      	it	eq
 800ce6a:	6031      	streq	r1, [r6, #0]
 800ce6c:	5162      	str	r2, [r4, r5]
 800ce6e:	604b      	str	r3, [r1, #4]
 800ce70:	4638      	mov	r0, r7
 800ce72:	f104 060b 	add.w	r6, r4, #11
 800ce76:	f000 ff51 	bl	800dd1c <__malloc_unlock>
 800ce7a:	f026 0607 	bic.w	r6, r6, #7
 800ce7e:	1d23      	adds	r3, r4, #4
 800ce80:	1af2      	subs	r2, r6, r3
 800ce82:	d0b6      	beq.n	800cdf2 <_malloc_r+0x22>
 800ce84:	1b9b      	subs	r3, r3, r6
 800ce86:	50a3      	str	r3, [r4, r2]
 800ce88:	e7b3      	b.n	800cdf2 <_malloc_r+0x22>
 800ce8a:	6862      	ldr	r2, [r4, #4]
 800ce8c:	42a3      	cmp	r3, r4
 800ce8e:	bf0c      	ite	eq
 800ce90:	6032      	streq	r2, [r6, #0]
 800ce92:	605a      	strne	r2, [r3, #4]
 800ce94:	e7ec      	b.n	800ce70 <_malloc_r+0xa0>
 800ce96:	4623      	mov	r3, r4
 800ce98:	6864      	ldr	r4, [r4, #4]
 800ce9a:	e7b2      	b.n	800ce02 <_malloc_r+0x32>
 800ce9c:	4634      	mov	r4, r6
 800ce9e:	6876      	ldr	r6, [r6, #4]
 800cea0:	e7b9      	b.n	800ce16 <_malloc_r+0x46>
 800cea2:	230c      	movs	r3, #12
 800cea4:	603b      	str	r3, [r7, #0]
 800cea6:	4638      	mov	r0, r7
 800cea8:	f000 ff38 	bl	800dd1c <__malloc_unlock>
 800ceac:	e7a1      	b.n	800cdf2 <_malloc_r+0x22>
 800ceae:	6025      	str	r5, [r4, #0]
 800ceb0:	e7de      	b.n	800ce70 <_malloc_r+0xa0>
 800ceb2:	bf00      	nop
 800ceb4:	200073b8 	.word	0x200073b8

0800ceb8 <__sfputc_r>:
 800ceb8:	6893      	ldr	r3, [r2, #8]
 800ceba:	3b01      	subs	r3, #1
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	b410      	push	{r4}
 800cec0:	6093      	str	r3, [r2, #8]
 800cec2:	da08      	bge.n	800ced6 <__sfputc_r+0x1e>
 800cec4:	6994      	ldr	r4, [r2, #24]
 800cec6:	42a3      	cmp	r3, r4
 800cec8:	db01      	blt.n	800cece <__sfputc_r+0x16>
 800ceca:	290a      	cmp	r1, #10
 800cecc:	d103      	bne.n	800ced6 <__sfputc_r+0x1e>
 800cece:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ced2:	f000 bce7 	b.w	800d8a4 <__swbuf_r>
 800ced6:	6813      	ldr	r3, [r2, #0]
 800ced8:	1c58      	adds	r0, r3, #1
 800ceda:	6010      	str	r0, [r2, #0]
 800cedc:	7019      	strb	r1, [r3, #0]
 800cede:	4608      	mov	r0, r1
 800cee0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cee4:	4770      	bx	lr

0800cee6 <__sfputs_r>:
 800cee6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cee8:	4606      	mov	r6, r0
 800ceea:	460f      	mov	r7, r1
 800ceec:	4614      	mov	r4, r2
 800ceee:	18d5      	adds	r5, r2, r3
 800cef0:	42ac      	cmp	r4, r5
 800cef2:	d101      	bne.n	800cef8 <__sfputs_r+0x12>
 800cef4:	2000      	movs	r0, #0
 800cef6:	e007      	b.n	800cf08 <__sfputs_r+0x22>
 800cef8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cefc:	463a      	mov	r2, r7
 800cefe:	4630      	mov	r0, r6
 800cf00:	f7ff ffda 	bl	800ceb8 <__sfputc_r>
 800cf04:	1c43      	adds	r3, r0, #1
 800cf06:	d1f3      	bne.n	800cef0 <__sfputs_r+0xa>
 800cf08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cf0c <_vfiprintf_r>:
 800cf0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf10:	460d      	mov	r5, r1
 800cf12:	b09d      	sub	sp, #116	; 0x74
 800cf14:	4614      	mov	r4, r2
 800cf16:	4698      	mov	r8, r3
 800cf18:	4606      	mov	r6, r0
 800cf1a:	b118      	cbz	r0, 800cf24 <_vfiprintf_r+0x18>
 800cf1c:	6983      	ldr	r3, [r0, #24]
 800cf1e:	b90b      	cbnz	r3, 800cf24 <_vfiprintf_r+0x18>
 800cf20:	f7ff fd5a 	bl	800c9d8 <__sinit>
 800cf24:	4b89      	ldr	r3, [pc, #548]	; (800d14c <_vfiprintf_r+0x240>)
 800cf26:	429d      	cmp	r5, r3
 800cf28:	d11b      	bne.n	800cf62 <_vfiprintf_r+0x56>
 800cf2a:	6875      	ldr	r5, [r6, #4]
 800cf2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf2e:	07d9      	lsls	r1, r3, #31
 800cf30:	d405      	bmi.n	800cf3e <_vfiprintf_r+0x32>
 800cf32:	89ab      	ldrh	r3, [r5, #12]
 800cf34:	059a      	lsls	r2, r3, #22
 800cf36:	d402      	bmi.n	800cf3e <_vfiprintf_r+0x32>
 800cf38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf3a:	f7ff febc 	bl	800ccb6 <__retarget_lock_acquire_recursive>
 800cf3e:	89ab      	ldrh	r3, [r5, #12]
 800cf40:	071b      	lsls	r3, r3, #28
 800cf42:	d501      	bpl.n	800cf48 <_vfiprintf_r+0x3c>
 800cf44:	692b      	ldr	r3, [r5, #16]
 800cf46:	b9eb      	cbnz	r3, 800cf84 <_vfiprintf_r+0x78>
 800cf48:	4629      	mov	r1, r5
 800cf4a:	4630      	mov	r0, r6
 800cf4c:	f000 fd0e 	bl	800d96c <__swsetup_r>
 800cf50:	b1c0      	cbz	r0, 800cf84 <_vfiprintf_r+0x78>
 800cf52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf54:	07dc      	lsls	r4, r3, #31
 800cf56:	d50e      	bpl.n	800cf76 <_vfiprintf_r+0x6a>
 800cf58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cf5c:	b01d      	add	sp, #116	; 0x74
 800cf5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf62:	4b7b      	ldr	r3, [pc, #492]	; (800d150 <_vfiprintf_r+0x244>)
 800cf64:	429d      	cmp	r5, r3
 800cf66:	d101      	bne.n	800cf6c <_vfiprintf_r+0x60>
 800cf68:	68b5      	ldr	r5, [r6, #8]
 800cf6a:	e7df      	b.n	800cf2c <_vfiprintf_r+0x20>
 800cf6c:	4b79      	ldr	r3, [pc, #484]	; (800d154 <_vfiprintf_r+0x248>)
 800cf6e:	429d      	cmp	r5, r3
 800cf70:	bf08      	it	eq
 800cf72:	68f5      	ldreq	r5, [r6, #12]
 800cf74:	e7da      	b.n	800cf2c <_vfiprintf_r+0x20>
 800cf76:	89ab      	ldrh	r3, [r5, #12]
 800cf78:	0598      	lsls	r0, r3, #22
 800cf7a:	d4ed      	bmi.n	800cf58 <_vfiprintf_r+0x4c>
 800cf7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf7e:	f7ff fe9b 	bl	800ccb8 <__retarget_lock_release_recursive>
 800cf82:	e7e9      	b.n	800cf58 <_vfiprintf_r+0x4c>
 800cf84:	2300      	movs	r3, #0
 800cf86:	9309      	str	r3, [sp, #36]	; 0x24
 800cf88:	2320      	movs	r3, #32
 800cf8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cf8e:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf92:	2330      	movs	r3, #48	; 0x30
 800cf94:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d158 <_vfiprintf_r+0x24c>
 800cf98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cf9c:	f04f 0901 	mov.w	r9, #1
 800cfa0:	4623      	mov	r3, r4
 800cfa2:	469a      	mov	sl, r3
 800cfa4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfa8:	b10a      	cbz	r2, 800cfae <_vfiprintf_r+0xa2>
 800cfaa:	2a25      	cmp	r2, #37	; 0x25
 800cfac:	d1f9      	bne.n	800cfa2 <_vfiprintf_r+0x96>
 800cfae:	ebba 0b04 	subs.w	fp, sl, r4
 800cfb2:	d00b      	beq.n	800cfcc <_vfiprintf_r+0xc0>
 800cfb4:	465b      	mov	r3, fp
 800cfb6:	4622      	mov	r2, r4
 800cfb8:	4629      	mov	r1, r5
 800cfba:	4630      	mov	r0, r6
 800cfbc:	f7ff ff93 	bl	800cee6 <__sfputs_r>
 800cfc0:	3001      	adds	r0, #1
 800cfc2:	f000 80aa 	beq.w	800d11a <_vfiprintf_r+0x20e>
 800cfc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cfc8:	445a      	add	r2, fp
 800cfca:	9209      	str	r2, [sp, #36]	; 0x24
 800cfcc:	f89a 3000 	ldrb.w	r3, [sl]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	f000 80a2 	beq.w	800d11a <_vfiprintf_r+0x20e>
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cfdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cfe0:	f10a 0a01 	add.w	sl, sl, #1
 800cfe4:	9304      	str	r3, [sp, #16]
 800cfe6:	9307      	str	r3, [sp, #28]
 800cfe8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cfec:	931a      	str	r3, [sp, #104]	; 0x68
 800cfee:	4654      	mov	r4, sl
 800cff0:	2205      	movs	r2, #5
 800cff2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cff6:	4858      	ldr	r0, [pc, #352]	; (800d158 <_vfiprintf_r+0x24c>)
 800cff8:	f7f3 f8f2 	bl	80001e0 <memchr>
 800cffc:	9a04      	ldr	r2, [sp, #16]
 800cffe:	b9d8      	cbnz	r0, 800d038 <_vfiprintf_r+0x12c>
 800d000:	06d1      	lsls	r1, r2, #27
 800d002:	bf44      	itt	mi
 800d004:	2320      	movmi	r3, #32
 800d006:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d00a:	0713      	lsls	r3, r2, #28
 800d00c:	bf44      	itt	mi
 800d00e:	232b      	movmi	r3, #43	; 0x2b
 800d010:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d014:	f89a 3000 	ldrb.w	r3, [sl]
 800d018:	2b2a      	cmp	r3, #42	; 0x2a
 800d01a:	d015      	beq.n	800d048 <_vfiprintf_r+0x13c>
 800d01c:	9a07      	ldr	r2, [sp, #28]
 800d01e:	4654      	mov	r4, sl
 800d020:	2000      	movs	r0, #0
 800d022:	f04f 0c0a 	mov.w	ip, #10
 800d026:	4621      	mov	r1, r4
 800d028:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d02c:	3b30      	subs	r3, #48	; 0x30
 800d02e:	2b09      	cmp	r3, #9
 800d030:	d94e      	bls.n	800d0d0 <_vfiprintf_r+0x1c4>
 800d032:	b1b0      	cbz	r0, 800d062 <_vfiprintf_r+0x156>
 800d034:	9207      	str	r2, [sp, #28]
 800d036:	e014      	b.n	800d062 <_vfiprintf_r+0x156>
 800d038:	eba0 0308 	sub.w	r3, r0, r8
 800d03c:	fa09 f303 	lsl.w	r3, r9, r3
 800d040:	4313      	orrs	r3, r2
 800d042:	9304      	str	r3, [sp, #16]
 800d044:	46a2      	mov	sl, r4
 800d046:	e7d2      	b.n	800cfee <_vfiprintf_r+0xe2>
 800d048:	9b03      	ldr	r3, [sp, #12]
 800d04a:	1d19      	adds	r1, r3, #4
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	9103      	str	r1, [sp, #12]
 800d050:	2b00      	cmp	r3, #0
 800d052:	bfbb      	ittet	lt
 800d054:	425b      	neglt	r3, r3
 800d056:	f042 0202 	orrlt.w	r2, r2, #2
 800d05a:	9307      	strge	r3, [sp, #28]
 800d05c:	9307      	strlt	r3, [sp, #28]
 800d05e:	bfb8      	it	lt
 800d060:	9204      	strlt	r2, [sp, #16]
 800d062:	7823      	ldrb	r3, [r4, #0]
 800d064:	2b2e      	cmp	r3, #46	; 0x2e
 800d066:	d10c      	bne.n	800d082 <_vfiprintf_r+0x176>
 800d068:	7863      	ldrb	r3, [r4, #1]
 800d06a:	2b2a      	cmp	r3, #42	; 0x2a
 800d06c:	d135      	bne.n	800d0da <_vfiprintf_r+0x1ce>
 800d06e:	9b03      	ldr	r3, [sp, #12]
 800d070:	1d1a      	adds	r2, r3, #4
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	9203      	str	r2, [sp, #12]
 800d076:	2b00      	cmp	r3, #0
 800d078:	bfb8      	it	lt
 800d07a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800d07e:	3402      	adds	r4, #2
 800d080:	9305      	str	r3, [sp, #20]
 800d082:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d168 <_vfiprintf_r+0x25c>
 800d086:	7821      	ldrb	r1, [r4, #0]
 800d088:	2203      	movs	r2, #3
 800d08a:	4650      	mov	r0, sl
 800d08c:	f7f3 f8a8 	bl	80001e0 <memchr>
 800d090:	b140      	cbz	r0, 800d0a4 <_vfiprintf_r+0x198>
 800d092:	2340      	movs	r3, #64	; 0x40
 800d094:	eba0 000a 	sub.w	r0, r0, sl
 800d098:	fa03 f000 	lsl.w	r0, r3, r0
 800d09c:	9b04      	ldr	r3, [sp, #16]
 800d09e:	4303      	orrs	r3, r0
 800d0a0:	3401      	adds	r4, #1
 800d0a2:	9304      	str	r3, [sp, #16]
 800d0a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0a8:	482c      	ldr	r0, [pc, #176]	; (800d15c <_vfiprintf_r+0x250>)
 800d0aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d0ae:	2206      	movs	r2, #6
 800d0b0:	f7f3 f896 	bl	80001e0 <memchr>
 800d0b4:	2800      	cmp	r0, #0
 800d0b6:	d03f      	beq.n	800d138 <_vfiprintf_r+0x22c>
 800d0b8:	4b29      	ldr	r3, [pc, #164]	; (800d160 <_vfiprintf_r+0x254>)
 800d0ba:	bb1b      	cbnz	r3, 800d104 <_vfiprintf_r+0x1f8>
 800d0bc:	9b03      	ldr	r3, [sp, #12]
 800d0be:	3307      	adds	r3, #7
 800d0c0:	f023 0307 	bic.w	r3, r3, #7
 800d0c4:	3308      	adds	r3, #8
 800d0c6:	9303      	str	r3, [sp, #12]
 800d0c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0ca:	443b      	add	r3, r7
 800d0cc:	9309      	str	r3, [sp, #36]	; 0x24
 800d0ce:	e767      	b.n	800cfa0 <_vfiprintf_r+0x94>
 800d0d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0d4:	460c      	mov	r4, r1
 800d0d6:	2001      	movs	r0, #1
 800d0d8:	e7a5      	b.n	800d026 <_vfiprintf_r+0x11a>
 800d0da:	2300      	movs	r3, #0
 800d0dc:	3401      	adds	r4, #1
 800d0de:	9305      	str	r3, [sp, #20]
 800d0e0:	4619      	mov	r1, r3
 800d0e2:	f04f 0c0a 	mov.w	ip, #10
 800d0e6:	4620      	mov	r0, r4
 800d0e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d0ec:	3a30      	subs	r2, #48	; 0x30
 800d0ee:	2a09      	cmp	r2, #9
 800d0f0:	d903      	bls.n	800d0fa <_vfiprintf_r+0x1ee>
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d0c5      	beq.n	800d082 <_vfiprintf_r+0x176>
 800d0f6:	9105      	str	r1, [sp, #20]
 800d0f8:	e7c3      	b.n	800d082 <_vfiprintf_r+0x176>
 800d0fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800d0fe:	4604      	mov	r4, r0
 800d100:	2301      	movs	r3, #1
 800d102:	e7f0      	b.n	800d0e6 <_vfiprintf_r+0x1da>
 800d104:	ab03      	add	r3, sp, #12
 800d106:	9300      	str	r3, [sp, #0]
 800d108:	462a      	mov	r2, r5
 800d10a:	4b16      	ldr	r3, [pc, #88]	; (800d164 <_vfiprintf_r+0x258>)
 800d10c:	a904      	add	r1, sp, #16
 800d10e:	4630      	mov	r0, r6
 800d110:	f3af 8000 	nop.w
 800d114:	4607      	mov	r7, r0
 800d116:	1c78      	adds	r0, r7, #1
 800d118:	d1d6      	bne.n	800d0c8 <_vfiprintf_r+0x1bc>
 800d11a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d11c:	07d9      	lsls	r1, r3, #31
 800d11e:	d405      	bmi.n	800d12c <_vfiprintf_r+0x220>
 800d120:	89ab      	ldrh	r3, [r5, #12]
 800d122:	059a      	lsls	r2, r3, #22
 800d124:	d402      	bmi.n	800d12c <_vfiprintf_r+0x220>
 800d126:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d128:	f7ff fdc6 	bl	800ccb8 <__retarget_lock_release_recursive>
 800d12c:	89ab      	ldrh	r3, [r5, #12]
 800d12e:	065b      	lsls	r3, r3, #25
 800d130:	f53f af12 	bmi.w	800cf58 <_vfiprintf_r+0x4c>
 800d134:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d136:	e711      	b.n	800cf5c <_vfiprintf_r+0x50>
 800d138:	ab03      	add	r3, sp, #12
 800d13a:	9300      	str	r3, [sp, #0]
 800d13c:	462a      	mov	r2, r5
 800d13e:	4b09      	ldr	r3, [pc, #36]	; (800d164 <_vfiprintf_r+0x258>)
 800d140:	a904      	add	r1, sp, #16
 800d142:	4630      	mov	r0, r6
 800d144:	f000 f880 	bl	800d248 <_printf_i>
 800d148:	e7e4      	b.n	800d114 <_vfiprintf_r+0x208>
 800d14a:	bf00      	nop
 800d14c:	08011bf4 	.word	0x08011bf4
 800d150:	08011c14 	.word	0x08011c14
 800d154:	08011bd4 	.word	0x08011bd4
 800d158:	08011c38 	.word	0x08011c38
 800d15c:	08011c42 	.word	0x08011c42
 800d160:	00000000 	.word	0x00000000
 800d164:	0800cee7 	.word	0x0800cee7
 800d168:	08011c3e 	.word	0x08011c3e

0800d16c <_printf_common>:
 800d16c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d170:	4616      	mov	r6, r2
 800d172:	4699      	mov	r9, r3
 800d174:	688a      	ldr	r2, [r1, #8]
 800d176:	690b      	ldr	r3, [r1, #16]
 800d178:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d17c:	4293      	cmp	r3, r2
 800d17e:	bfb8      	it	lt
 800d180:	4613      	movlt	r3, r2
 800d182:	6033      	str	r3, [r6, #0]
 800d184:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d188:	4607      	mov	r7, r0
 800d18a:	460c      	mov	r4, r1
 800d18c:	b10a      	cbz	r2, 800d192 <_printf_common+0x26>
 800d18e:	3301      	adds	r3, #1
 800d190:	6033      	str	r3, [r6, #0]
 800d192:	6823      	ldr	r3, [r4, #0]
 800d194:	0699      	lsls	r1, r3, #26
 800d196:	bf42      	ittt	mi
 800d198:	6833      	ldrmi	r3, [r6, #0]
 800d19a:	3302      	addmi	r3, #2
 800d19c:	6033      	strmi	r3, [r6, #0]
 800d19e:	6825      	ldr	r5, [r4, #0]
 800d1a0:	f015 0506 	ands.w	r5, r5, #6
 800d1a4:	d106      	bne.n	800d1b4 <_printf_common+0x48>
 800d1a6:	f104 0a19 	add.w	sl, r4, #25
 800d1aa:	68e3      	ldr	r3, [r4, #12]
 800d1ac:	6832      	ldr	r2, [r6, #0]
 800d1ae:	1a9b      	subs	r3, r3, r2
 800d1b0:	42ab      	cmp	r3, r5
 800d1b2:	dc26      	bgt.n	800d202 <_printf_common+0x96>
 800d1b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d1b8:	1e13      	subs	r3, r2, #0
 800d1ba:	6822      	ldr	r2, [r4, #0]
 800d1bc:	bf18      	it	ne
 800d1be:	2301      	movne	r3, #1
 800d1c0:	0692      	lsls	r2, r2, #26
 800d1c2:	d42b      	bmi.n	800d21c <_printf_common+0xb0>
 800d1c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d1c8:	4649      	mov	r1, r9
 800d1ca:	4638      	mov	r0, r7
 800d1cc:	47c0      	blx	r8
 800d1ce:	3001      	adds	r0, #1
 800d1d0:	d01e      	beq.n	800d210 <_printf_common+0xa4>
 800d1d2:	6823      	ldr	r3, [r4, #0]
 800d1d4:	68e5      	ldr	r5, [r4, #12]
 800d1d6:	6832      	ldr	r2, [r6, #0]
 800d1d8:	f003 0306 	and.w	r3, r3, #6
 800d1dc:	2b04      	cmp	r3, #4
 800d1de:	bf08      	it	eq
 800d1e0:	1aad      	subeq	r5, r5, r2
 800d1e2:	68a3      	ldr	r3, [r4, #8]
 800d1e4:	6922      	ldr	r2, [r4, #16]
 800d1e6:	bf0c      	ite	eq
 800d1e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d1ec:	2500      	movne	r5, #0
 800d1ee:	4293      	cmp	r3, r2
 800d1f0:	bfc4      	itt	gt
 800d1f2:	1a9b      	subgt	r3, r3, r2
 800d1f4:	18ed      	addgt	r5, r5, r3
 800d1f6:	2600      	movs	r6, #0
 800d1f8:	341a      	adds	r4, #26
 800d1fa:	42b5      	cmp	r5, r6
 800d1fc:	d11a      	bne.n	800d234 <_printf_common+0xc8>
 800d1fe:	2000      	movs	r0, #0
 800d200:	e008      	b.n	800d214 <_printf_common+0xa8>
 800d202:	2301      	movs	r3, #1
 800d204:	4652      	mov	r2, sl
 800d206:	4649      	mov	r1, r9
 800d208:	4638      	mov	r0, r7
 800d20a:	47c0      	blx	r8
 800d20c:	3001      	adds	r0, #1
 800d20e:	d103      	bne.n	800d218 <_printf_common+0xac>
 800d210:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d218:	3501      	adds	r5, #1
 800d21a:	e7c6      	b.n	800d1aa <_printf_common+0x3e>
 800d21c:	18e1      	adds	r1, r4, r3
 800d21e:	1c5a      	adds	r2, r3, #1
 800d220:	2030      	movs	r0, #48	; 0x30
 800d222:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d226:	4422      	add	r2, r4
 800d228:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d22c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d230:	3302      	adds	r3, #2
 800d232:	e7c7      	b.n	800d1c4 <_printf_common+0x58>
 800d234:	2301      	movs	r3, #1
 800d236:	4622      	mov	r2, r4
 800d238:	4649      	mov	r1, r9
 800d23a:	4638      	mov	r0, r7
 800d23c:	47c0      	blx	r8
 800d23e:	3001      	adds	r0, #1
 800d240:	d0e6      	beq.n	800d210 <_printf_common+0xa4>
 800d242:	3601      	adds	r6, #1
 800d244:	e7d9      	b.n	800d1fa <_printf_common+0x8e>
	...

0800d248 <_printf_i>:
 800d248:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d24c:	7e0f      	ldrb	r7, [r1, #24]
 800d24e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d250:	2f78      	cmp	r7, #120	; 0x78
 800d252:	4691      	mov	r9, r2
 800d254:	4680      	mov	r8, r0
 800d256:	460c      	mov	r4, r1
 800d258:	469a      	mov	sl, r3
 800d25a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d25e:	d807      	bhi.n	800d270 <_printf_i+0x28>
 800d260:	2f62      	cmp	r7, #98	; 0x62
 800d262:	d80a      	bhi.n	800d27a <_printf_i+0x32>
 800d264:	2f00      	cmp	r7, #0
 800d266:	f000 80d8 	beq.w	800d41a <_printf_i+0x1d2>
 800d26a:	2f58      	cmp	r7, #88	; 0x58
 800d26c:	f000 80a3 	beq.w	800d3b6 <_printf_i+0x16e>
 800d270:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d274:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d278:	e03a      	b.n	800d2f0 <_printf_i+0xa8>
 800d27a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d27e:	2b15      	cmp	r3, #21
 800d280:	d8f6      	bhi.n	800d270 <_printf_i+0x28>
 800d282:	a101      	add	r1, pc, #4	; (adr r1, 800d288 <_printf_i+0x40>)
 800d284:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d288:	0800d2e1 	.word	0x0800d2e1
 800d28c:	0800d2f5 	.word	0x0800d2f5
 800d290:	0800d271 	.word	0x0800d271
 800d294:	0800d271 	.word	0x0800d271
 800d298:	0800d271 	.word	0x0800d271
 800d29c:	0800d271 	.word	0x0800d271
 800d2a0:	0800d2f5 	.word	0x0800d2f5
 800d2a4:	0800d271 	.word	0x0800d271
 800d2a8:	0800d271 	.word	0x0800d271
 800d2ac:	0800d271 	.word	0x0800d271
 800d2b0:	0800d271 	.word	0x0800d271
 800d2b4:	0800d401 	.word	0x0800d401
 800d2b8:	0800d325 	.word	0x0800d325
 800d2bc:	0800d3e3 	.word	0x0800d3e3
 800d2c0:	0800d271 	.word	0x0800d271
 800d2c4:	0800d271 	.word	0x0800d271
 800d2c8:	0800d423 	.word	0x0800d423
 800d2cc:	0800d271 	.word	0x0800d271
 800d2d0:	0800d325 	.word	0x0800d325
 800d2d4:	0800d271 	.word	0x0800d271
 800d2d8:	0800d271 	.word	0x0800d271
 800d2dc:	0800d3eb 	.word	0x0800d3eb
 800d2e0:	682b      	ldr	r3, [r5, #0]
 800d2e2:	1d1a      	adds	r2, r3, #4
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	602a      	str	r2, [r5, #0]
 800d2e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d2ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d2f0:	2301      	movs	r3, #1
 800d2f2:	e0a3      	b.n	800d43c <_printf_i+0x1f4>
 800d2f4:	6820      	ldr	r0, [r4, #0]
 800d2f6:	6829      	ldr	r1, [r5, #0]
 800d2f8:	0606      	lsls	r6, r0, #24
 800d2fa:	f101 0304 	add.w	r3, r1, #4
 800d2fe:	d50a      	bpl.n	800d316 <_printf_i+0xce>
 800d300:	680e      	ldr	r6, [r1, #0]
 800d302:	602b      	str	r3, [r5, #0]
 800d304:	2e00      	cmp	r6, #0
 800d306:	da03      	bge.n	800d310 <_printf_i+0xc8>
 800d308:	232d      	movs	r3, #45	; 0x2d
 800d30a:	4276      	negs	r6, r6
 800d30c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d310:	485e      	ldr	r0, [pc, #376]	; (800d48c <_printf_i+0x244>)
 800d312:	230a      	movs	r3, #10
 800d314:	e019      	b.n	800d34a <_printf_i+0x102>
 800d316:	680e      	ldr	r6, [r1, #0]
 800d318:	602b      	str	r3, [r5, #0]
 800d31a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d31e:	bf18      	it	ne
 800d320:	b236      	sxthne	r6, r6
 800d322:	e7ef      	b.n	800d304 <_printf_i+0xbc>
 800d324:	682b      	ldr	r3, [r5, #0]
 800d326:	6820      	ldr	r0, [r4, #0]
 800d328:	1d19      	adds	r1, r3, #4
 800d32a:	6029      	str	r1, [r5, #0]
 800d32c:	0601      	lsls	r1, r0, #24
 800d32e:	d501      	bpl.n	800d334 <_printf_i+0xec>
 800d330:	681e      	ldr	r6, [r3, #0]
 800d332:	e002      	b.n	800d33a <_printf_i+0xf2>
 800d334:	0646      	lsls	r6, r0, #25
 800d336:	d5fb      	bpl.n	800d330 <_printf_i+0xe8>
 800d338:	881e      	ldrh	r6, [r3, #0]
 800d33a:	4854      	ldr	r0, [pc, #336]	; (800d48c <_printf_i+0x244>)
 800d33c:	2f6f      	cmp	r7, #111	; 0x6f
 800d33e:	bf0c      	ite	eq
 800d340:	2308      	moveq	r3, #8
 800d342:	230a      	movne	r3, #10
 800d344:	2100      	movs	r1, #0
 800d346:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d34a:	6865      	ldr	r5, [r4, #4]
 800d34c:	60a5      	str	r5, [r4, #8]
 800d34e:	2d00      	cmp	r5, #0
 800d350:	bfa2      	ittt	ge
 800d352:	6821      	ldrge	r1, [r4, #0]
 800d354:	f021 0104 	bicge.w	r1, r1, #4
 800d358:	6021      	strge	r1, [r4, #0]
 800d35a:	b90e      	cbnz	r6, 800d360 <_printf_i+0x118>
 800d35c:	2d00      	cmp	r5, #0
 800d35e:	d04d      	beq.n	800d3fc <_printf_i+0x1b4>
 800d360:	4615      	mov	r5, r2
 800d362:	fbb6 f1f3 	udiv	r1, r6, r3
 800d366:	fb03 6711 	mls	r7, r3, r1, r6
 800d36a:	5dc7      	ldrb	r7, [r0, r7]
 800d36c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d370:	4637      	mov	r7, r6
 800d372:	42bb      	cmp	r3, r7
 800d374:	460e      	mov	r6, r1
 800d376:	d9f4      	bls.n	800d362 <_printf_i+0x11a>
 800d378:	2b08      	cmp	r3, #8
 800d37a:	d10b      	bne.n	800d394 <_printf_i+0x14c>
 800d37c:	6823      	ldr	r3, [r4, #0]
 800d37e:	07de      	lsls	r6, r3, #31
 800d380:	d508      	bpl.n	800d394 <_printf_i+0x14c>
 800d382:	6923      	ldr	r3, [r4, #16]
 800d384:	6861      	ldr	r1, [r4, #4]
 800d386:	4299      	cmp	r1, r3
 800d388:	bfde      	ittt	le
 800d38a:	2330      	movle	r3, #48	; 0x30
 800d38c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d390:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800d394:	1b52      	subs	r2, r2, r5
 800d396:	6122      	str	r2, [r4, #16]
 800d398:	f8cd a000 	str.w	sl, [sp]
 800d39c:	464b      	mov	r3, r9
 800d39e:	aa03      	add	r2, sp, #12
 800d3a0:	4621      	mov	r1, r4
 800d3a2:	4640      	mov	r0, r8
 800d3a4:	f7ff fee2 	bl	800d16c <_printf_common>
 800d3a8:	3001      	adds	r0, #1
 800d3aa:	d14c      	bne.n	800d446 <_printf_i+0x1fe>
 800d3ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d3b0:	b004      	add	sp, #16
 800d3b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3b6:	4835      	ldr	r0, [pc, #212]	; (800d48c <_printf_i+0x244>)
 800d3b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800d3bc:	6829      	ldr	r1, [r5, #0]
 800d3be:	6823      	ldr	r3, [r4, #0]
 800d3c0:	f851 6b04 	ldr.w	r6, [r1], #4
 800d3c4:	6029      	str	r1, [r5, #0]
 800d3c6:	061d      	lsls	r5, r3, #24
 800d3c8:	d514      	bpl.n	800d3f4 <_printf_i+0x1ac>
 800d3ca:	07df      	lsls	r7, r3, #31
 800d3cc:	bf44      	itt	mi
 800d3ce:	f043 0320 	orrmi.w	r3, r3, #32
 800d3d2:	6023      	strmi	r3, [r4, #0]
 800d3d4:	b91e      	cbnz	r6, 800d3de <_printf_i+0x196>
 800d3d6:	6823      	ldr	r3, [r4, #0]
 800d3d8:	f023 0320 	bic.w	r3, r3, #32
 800d3dc:	6023      	str	r3, [r4, #0]
 800d3de:	2310      	movs	r3, #16
 800d3e0:	e7b0      	b.n	800d344 <_printf_i+0xfc>
 800d3e2:	6823      	ldr	r3, [r4, #0]
 800d3e4:	f043 0320 	orr.w	r3, r3, #32
 800d3e8:	6023      	str	r3, [r4, #0]
 800d3ea:	2378      	movs	r3, #120	; 0x78
 800d3ec:	4828      	ldr	r0, [pc, #160]	; (800d490 <_printf_i+0x248>)
 800d3ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d3f2:	e7e3      	b.n	800d3bc <_printf_i+0x174>
 800d3f4:	0659      	lsls	r1, r3, #25
 800d3f6:	bf48      	it	mi
 800d3f8:	b2b6      	uxthmi	r6, r6
 800d3fa:	e7e6      	b.n	800d3ca <_printf_i+0x182>
 800d3fc:	4615      	mov	r5, r2
 800d3fe:	e7bb      	b.n	800d378 <_printf_i+0x130>
 800d400:	682b      	ldr	r3, [r5, #0]
 800d402:	6826      	ldr	r6, [r4, #0]
 800d404:	6961      	ldr	r1, [r4, #20]
 800d406:	1d18      	adds	r0, r3, #4
 800d408:	6028      	str	r0, [r5, #0]
 800d40a:	0635      	lsls	r5, r6, #24
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	d501      	bpl.n	800d414 <_printf_i+0x1cc>
 800d410:	6019      	str	r1, [r3, #0]
 800d412:	e002      	b.n	800d41a <_printf_i+0x1d2>
 800d414:	0670      	lsls	r0, r6, #25
 800d416:	d5fb      	bpl.n	800d410 <_printf_i+0x1c8>
 800d418:	8019      	strh	r1, [r3, #0]
 800d41a:	2300      	movs	r3, #0
 800d41c:	6123      	str	r3, [r4, #16]
 800d41e:	4615      	mov	r5, r2
 800d420:	e7ba      	b.n	800d398 <_printf_i+0x150>
 800d422:	682b      	ldr	r3, [r5, #0]
 800d424:	1d1a      	adds	r2, r3, #4
 800d426:	602a      	str	r2, [r5, #0]
 800d428:	681d      	ldr	r5, [r3, #0]
 800d42a:	6862      	ldr	r2, [r4, #4]
 800d42c:	2100      	movs	r1, #0
 800d42e:	4628      	mov	r0, r5
 800d430:	f7f2 fed6 	bl	80001e0 <memchr>
 800d434:	b108      	cbz	r0, 800d43a <_printf_i+0x1f2>
 800d436:	1b40      	subs	r0, r0, r5
 800d438:	6060      	str	r0, [r4, #4]
 800d43a:	6863      	ldr	r3, [r4, #4]
 800d43c:	6123      	str	r3, [r4, #16]
 800d43e:	2300      	movs	r3, #0
 800d440:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d444:	e7a8      	b.n	800d398 <_printf_i+0x150>
 800d446:	6923      	ldr	r3, [r4, #16]
 800d448:	462a      	mov	r2, r5
 800d44a:	4649      	mov	r1, r9
 800d44c:	4640      	mov	r0, r8
 800d44e:	47d0      	blx	sl
 800d450:	3001      	adds	r0, #1
 800d452:	d0ab      	beq.n	800d3ac <_printf_i+0x164>
 800d454:	6823      	ldr	r3, [r4, #0]
 800d456:	079b      	lsls	r3, r3, #30
 800d458:	d413      	bmi.n	800d482 <_printf_i+0x23a>
 800d45a:	68e0      	ldr	r0, [r4, #12]
 800d45c:	9b03      	ldr	r3, [sp, #12]
 800d45e:	4298      	cmp	r0, r3
 800d460:	bfb8      	it	lt
 800d462:	4618      	movlt	r0, r3
 800d464:	e7a4      	b.n	800d3b0 <_printf_i+0x168>
 800d466:	2301      	movs	r3, #1
 800d468:	4632      	mov	r2, r6
 800d46a:	4649      	mov	r1, r9
 800d46c:	4640      	mov	r0, r8
 800d46e:	47d0      	blx	sl
 800d470:	3001      	adds	r0, #1
 800d472:	d09b      	beq.n	800d3ac <_printf_i+0x164>
 800d474:	3501      	adds	r5, #1
 800d476:	68e3      	ldr	r3, [r4, #12]
 800d478:	9903      	ldr	r1, [sp, #12]
 800d47a:	1a5b      	subs	r3, r3, r1
 800d47c:	42ab      	cmp	r3, r5
 800d47e:	dcf2      	bgt.n	800d466 <_printf_i+0x21e>
 800d480:	e7eb      	b.n	800d45a <_printf_i+0x212>
 800d482:	2500      	movs	r5, #0
 800d484:	f104 0619 	add.w	r6, r4, #25
 800d488:	e7f5      	b.n	800d476 <_printf_i+0x22e>
 800d48a:	bf00      	nop
 800d48c:	08011c49 	.word	0x08011c49
 800d490:	08011c5a 	.word	0x08011c5a

0800d494 <iprintf>:
 800d494:	b40f      	push	{r0, r1, r2, r3}
 800d496:	4b0a      	ldr	r3, [pc, #40]	; (800d4c0 <iprintf+0x2c>)
 800d498:	b513      	push	{r0, r1, r4, lr}
 800d49a:	681c      	ldr	r4, [r3, #0]
 800d49c:	b124      	cbz	r4, 800d4a8 <iprintf+0x14>
 800d49e:	69a3      	ldr	r3, [r4, #24]
 800d4a0:	b913      	cbnz	r3, 800d4a8 <iprintf+0x14>
 800d4a2:	4620      	mov	r0, r4
 800d4a4:	f7ff fa98 	bl	800c9d8 <__sinit>
 800d4a8:	ab05      	add	r3, sp, #20
 800d4aa:	9a04      	ldr	r2, [sp, #16]
 800d4ac:	68a1      	ldr	r1, [r4, #8]
 800d4ae:	9301      	str	r3, [sp, #4]
 800d4b0:	4620      	mov	r0, r4
 800d4b2:	f7ff fd2b 	bl	800cf0c <_vfiprintf_r>
 800d4b6:	b002      	add	sp, #8
 800d4b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4bc:	b004      	add	sp, #16
 800d4be:	4770      	bx	lr
 800d4c0:	200000c0 	.word	0x200000c0

0800d4c4 <cleanup_glue>:
 800d4c4:	b538      	push	{r3, r4, r5, lr}
 800d4c6:	460c      	mov	r4, r1
 800d4c8:	6809      	ldr	r1, [r1, #0]
 800d4ca:	4605      	mov	r5, r0
 800d4cc:	b109      	cbz	r1, 800d4d2 <cleanup_glue+0xe>
 800d4ce:	f7ff fff9 	bl	800d4c4 <cleanup_glue>
 800d4d2:	4621      	mov	r1, r4
 800d4d4:	4628      	mov	r0, r5
 800d4d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4da:	f7ff bc0d 	b.w	800ccf8 <_free_r>
	...

0800d4e0 <_reclaim_reent>:
 800d4e0:	4b2c      	ldr	r3, [pc, #176]	; (800d594 <_reclaim_reent+0xb4>)
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	4283      	cmp	r3, r0
 800d4e6:	b570      	push	{r4, r5, r6, lr}
 800d4e8:	4604      	mov	r4, r0
 800d4ea:	d051      	beq.n	800d590 <_reclaim_reent+0xb0>
 800d4ec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d4ee:	b143      	cbz	r3, 800d502 <_reclaim_reent+0x22>
 800d4f0:	68db      	ldr	r3, [r3, #12]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d14a      	bne.n	800d58c <_reclaim_reent+0xac>
 800d4f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d4f8:	6819      	ldr	r1, [r3, #0]
 800d4fa:	b111      	cbz	r1, 800d502 <_reclaim_reent+0x22>
 800d4fc:	4620      	mov	r0, r4
 800d4fe:	f7ff fbfb 	bl	800ccf8 <_free_r>
 800d502:	6961      	ldr	r1, [r4, #20]
 800d504:	b111      	cbz	r1, 800d50c <_reclaim_reent+0x2c>
 800d506:	4620      	mov	r0, r4
 800d508:	f7ff fbf6 	bl	800ccf8 <_free_r>
 800d50c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d50e:	b111      	cbz	r1, 800d516 <_reclaim_reent+0x36>
 800d510:	4620      	mov	r0, r4
 800d512:	f7ff fbf1 	bl	800ccf8 <_free_r>
 800d516:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d518:	b111      	cbz	r1, 800d520 <_reclaim_reent+0x40>
 800d51a:	4620      	mov	r0, r4
 800d51c:	f7ff fbec 	bl	800ccf8 <_free_r>
 800d520:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d522:	b111      	cbz	r1, 800d52a <_reclaim_reent+0x4a>
 800d524:	4620      	mov	r0, r4
 800d526:	f7ff fbe7 	bl	800ccf8 <_free_r>
 800d52a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d52c:	b111      	cbz	r1, 800d534 <_reclaim_reent+0x54>
 800d52e:	4620      	mov	r0, r4
 800d530:	f7ff fbe2 	bl	800ccf8 <_free_r>
 800d534:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800d536:	b111      	cbz	r1, 800d53e <_reclaim_reent+0x5e>
 800d538:	4620      	mov	r0, r4
 800d53a:	f7ff fbdd 	bl	800ccf8 <_free_r>
 800d53e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800d540:	b111      	cbz	r1, 800d548 <_reclaim_reent+0x68>
 800d542:	4620      	mov	r0, r4
 800d544:	f7ff fbd8 	bl	800ccf8 <_free_r>
 800d548:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d54a:	b111      	cbz	r1, 800d552 <_reclaim_reent+0x72>
 800d54c:	4620      	mov	r0, r4
 800d54e:	f7ff fbd3 	bl	800ccf8 <_free_r>
 800d552:	69a3      	ldr	r3, [r4, #24]
 800d554:	b1e3      	cbz	r3, 800d590 <_reclaim_reent+0xb0>
 800d556:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d558:	4620      	mov	r0, r4
 800d55a:	4798      	blx	r3
 800d55c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d55e:	b1b9      	cbz	r1, 800d590 <_reclaim_reent+0xb0>
 800d560:	4620      	mov	r0, r4
 800d562:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d566:	f7ff bfad 	b.w	800d4c4 <cleanup_glue>
 800d56a:	5949      	ldr	r1, [r1, r5]
 800d56c:	b941      	cbnz	r1, 800d580 <_reclaim_reent+0xa0>
 800d56e:	3504      	adds	r5, #4
 800d570:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d572:	2d80      	cmp	r5, #128	; 0x80
 800d574:	68d9      	ldr	r1, [r3, #12]
 800d576:	d1f8      	bne.n	800d56a <_reclaim_reent+0x8a>
 800d578:	4620      	mov	r0, r4
 800d57a:	f7ff fbbd 	bl	800ccf8 <_free_r>
 800d57e:	e7ba      	b.n	800d4f6 <_reclaim_reent+0x16>
 800d580:	680e      	ldr	r6, [r1, #0]
 800d582:	4620      	mov	r0, r4
 800d584:	f7ff fbb8 	bl	800ccf8 <_free_r>
 800d588:	4631      	mov	r1, r6
 800d58a:	e7ef      	b.n	800d56c <_reclaim_reent+0x8c>
 800d58c:	2500      	movs	r5, #0
 800d58e:	e7ef      	b.n	800d570 <_reclaim_reent+0x90>
 800d590:	bd70      	pop	{r4, r5, r6, pc}
 800d592:	bf00      	nop
 800d594:	200000c0 	.word	0x200000c0

0800d598 <_sbrk_r>:
 800d598:	b538      	push	{r3, r4, r5, lr}
 800d59a:	4d06      	ldr	r5, [pc, #24]	; (800d5b4 <_sbrk_r+0x1c>)
 800d59c:	2300      	movs	r3, #0
 800d59e:	4604      	mov	r4, r0
 800d5a0:	4608      	mov	r0, r1
 800d5a2:	602b      	str	r3, [r5, #0]
 800d5a4:	f7f7 fba8 	bl	8004cf8 <_sbrk>
 800d5a8:	1c43      	adds	r3, r0, #1
 800d5aa:	d102      	bne.n	800d5b2 <_sbrk_r+0x1a>
 800d5ac:	682b      	ldr	r3, [r5, #0]
 800d5ae:	b103      	cbz	r3, 800d5b2 <_sbrk_r+0x1a>
 800d5b0:	6023      	str	r3, [r4, #0]
 800d5b2:	bd38      	pop	{r3, r4, r5, pc}
 800d5b4:	200073c0 	.word	0x200073c0

0800d5b8 <siprintf>:
 800d5b8:	b40e      	push	{r1, r2, r3}
 800d5ba:	b500      	push	{lr}
 800d5bc:	b09c      	sub	sp, #112	; 0x70
 800d5be:	ab1d      	add	r3, sp, #116	; 0x74
 800d5c0:	9002      	str	r0, [sp, #8]
 800d5c2:	9006      	str	r0, [sp, #24]
 800d5c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d5c8:	4809      	ldr	r0, [pc, #36]	; (800d5f0 <siprintf+0x38>)
 800d5ca:	9107      	str	r1, [sp, #28]
 800d5cc:	9104      	str	r1, [sp, #16]
 800d5ce:	4909      	ldr	r1, [pc, #36]	; (800d5f4 <siprintf+0x3c>)
 800d5d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5d4:	9105      	str	r1, [sp, #20]
 800d5d6:	6800      	ldr	r0, [r0, #0]
 800d5d8:	9301      	str	r3, [sp, #4]
 800d5da:	a902      	add	r1, sp, #8
 800d5dc:	f000 fc2e 	bl	800de3c <_svfiprintf_r>
 800d5e0:	9b02      	ldr	r3, [sp, #8]
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	701a      	strb	r2, [r3, #0]
 800d5e6:	b01c      	add	sp, #112	; 0x70
 800d5e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d5ec:	b003      	add	sp, #12
 800d5ee:	4770      	bx	lr
 800d5f0:	200000c0 	.word	0x200000c0
 800d5f4:	ffff0208 	.word	0xffff0208

0800d5f8 <__sread>:
 800d5f8:	b510      	push	{r4, lr}
 800d5fa:	460c      	mov	r4, r1
 800d5fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d600:	f000 fd1c 	bl	800e03c <_read_r>
 800d604:	2800      	cmp	r0, #0
 800d606:	bfab      	itete	ge
 800d608:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d60a:	89a3      	ldrhlt	r3, [r4, #12]
 800d60c:	181b      	addge	r3, r3, r0
 800d60e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d612:	bfac      	ite	ge
 800d614:	6563      	strge	r3, [r4, #84]	; 0x54
 800d616:	81a3      	strhlt	r3, [r4, #12]
 800d618:	bd10      	pop	{r4, pc}

0800d61a <__swrite>:
 800d61a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d61e:	461f      	mov	r7, r3
 800d620:	898b      	ldrh	r3, [r1, #12]
 800d622:	05db      	lsls	r3, r3, #23
 800d624:	4605      	mov	r5, r0
 800d626:	460c      	mov	r4, r1
 800d628:	4616      	mov	r6, r2
 800d62a:	d505      	bpl.n	800d638 <__swrite+0x1e>
 800d62c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d630:	2302      	movs	r3, #2
 800d632:	2200      	movs	r2, #0
 800d634:	f000 fada 	bl	800dbec <_lseek_r>
 800d638:	89a3      	ldrh	r3, [r4, #12]
 800d63a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d63e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d642:	81a3      	strh	r3, [r4, #12]
 800d644:	4632      	mov	r2, r6
 800d646:	463b      	mov	r3, r7
 800d648:	4628      	mov	r0, r5
 800d64a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d64e:	f000 b97b 	b.w	800d948 <_write_r>

0800d652 <__sseek>:
 800d652:	b510      	push	{r4, lr}
 800d654:	460c      	mov	r4, r1
 800d656:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d65a:	f000 fac7 	bl	800dbec <_lseek_r>
 800d65e:	1c43      	adds	r3, r0, #1
 800d660:	89a3      	ldrh	r3, [r4, #12]
 800d662:	bf15      	itete	ne
 800d664:	6560      	strne	r0, [r4, #84]	; 0x54
 800d666:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d66a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d66e:	81a3      	strheq	r3, [r4, #12]
 800d670:	bf18      	it	ne
 800d672:	81a3      	strhne	r3, [r4, #12]
 800d674:	bd10      	pop	{r4, pc}

0800d676 <__sclose>:
 800d676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d67a:	f000 b9e5 	b.w	800da48 <_close_r>

0800d67e <strcat>:
 800d67e:	b510      	push	{r4, lr}
 800d680:	4602      	mov	r2, r0
 800d682:	7814      	ldrb	r4, [r2, #0]
 800d684:	4613      	mov	r3, r2
 800d686:	3201      	adds	r2, #1
 800d688:	2c00      	cmp	r4, #0
 800d68a:	d1fa      	bne.n	800d682 <strcat+0x4>
 800d68c:	3b01      	subs	r3, #1
 800d68e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d692:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d696:	2a00      	cmp	r2, #0
 800d698:	d1f9      	bne.n	800d68e <strcat+0x10>
 800d69a:	bd10      	pop	{r4, pc}

0800d69c <strchr>:
 800d69c:	b2c9      	uxtb	r1, r1
 800d69e:	4603      	mov	r3, r0
 800d6a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d6a4:	b11a      	cbz	r2, 800d6ae <strchr+0x12>
 800d6a6:	428a      	cmp	r2, r1
 800d6a8:	d1f9      	bne.n	800d69e <strchr+0x2>
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	4770      	bx	lr
 800d6ae:	2900      	cmp	r1, #0
 800d6b0:	bf18      	it	ne
 800d6b2:	2300      	movne	r3, #0
 800d6b4:	e7f9      	b.n	800d6aa <strchr+0xe>

0800d6b6 <strcpy>:
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d6bc:	f803 2b01 	strb.w	r2, [r3], #1
 800d6c0:	2a00      	cmp	r2, #0
 800d6c2:	d1f9      	bne.n	800d6b8 <strcpy+0x2>
 800d6c4:	4770      	bx	lr

0800d6c6 <strncpy>:
 800d6c6:	b510      	push	{r4, lr}
 800d6c8:	3901      	subs	r1, #1
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	b132      	cbz	r2, 800d6dc <strncpy+0x16>
 800d6ce:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d6d2:	f803 4b01 	strb.w	r4, [r3], #1
 800d6d6:	3a01      	subs	r2, #1
 800d6d8:	2c00      	cmp	r4, #0
 800d6da:	d1f7      	bne.n	800d6cc <strncpy+0x6>
 800d6dc:	441a      	add	r2, r3
 800d6de:	2100      	movs	r1, #0
 800d6e0:	4293      	cmp	r3, r2
 800d6e2:	d100      	bne.n	800d6e6 <strncpy+0x20>
 800d6e4:	bd10      	pop	{r4, pc}
 800d6e6:	f803 1b01 	strb.w	r1, [r3], #1
 800d6ea:	e7f9      	b.n	800d6e0 <strncpy+0x1a>

0800d6ec <strstr>:
 800d6ec:	780a      	ldrb	r2, [r1, #0]
 800d6ee:	b570      	push	{r4, r5, r6, lr}
 800d6f0:	b96a      	cbnz	r2, 800d70e <strstr+0x22>
 800d6f2:	bd70      	pop	{r4, r5, r6, pc}
 800d6f4:	429a      	cmp	r2, r3
 800d6f6:	d109      	bne.n	800d70c <strstr+0x20>
 800d6f8:	460c      	mov	r4, r1
 800d6fa:	4605      	mov	r5, r0
 800d6fc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800d700:	2b00      	cmp	r3, #0
 800d702:	d0f6      	beq.n	800d6f2 <strstr+0x6>
 800d704:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800d708:	429e      	cmp	r6, r3
 800d70a:	d0f7      	beq.n	800d6fc <strstr+0x10>
 800d70c:	3001      	adds	r0, #1
 800d70e:	7803      	ldrb	r3, [r0, #0]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d1ef      	bne.n	800d6f4 <strstr+0x8>
 800d714:	4618      	mov	r0, r3
 800d716:	e7ec      	b.n	800d6f2 <strstr+0x6>

0800d718 <_strtol_l.constprop.0>:
 800d718:	2b01      	cmp	r3, #1
 800d71a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d71e:	d001      	beq.n	800d724 <_strtol_l.constprop.0+0xc>
 800d720:	2b24      	cmp	r3, #36	; 0x24
 800d722:	d906      	bls.n	800d732 <_strtol_l.constprop.0+0x1a>
 800d724:	f7ff f8fa 	bl	800c91c <__errno>
 800d728:	2316      	movs	r3, #22
 800d72a:	6003      	str	r3, [r0, #0]
 800d72c:	2000      	movs	r0, #0
 800d72e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d732:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d818 <_strtol_l.constprop.0+0x100>
 800d736:	460d      	mov	r5, r1
 800d738:	462e      	mov	r6, r5
 800d73a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d73e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800d742:	f017 0708 	ands.w	r7, r7, #8
 800d746:	d1f7      	bne.n	800d738 <_strtol_l.constprop.0+0x20>
 800d748:	2c2d      	cmp	r4, #45	; 0x2d
 800d74a:	d132      	bne.n	800d7b2 <_strtol_l.constprop.0+0x9a>
 800d74c:	782c      	ldrb	r4, [r5, #0]
 800d74e:	2701      	movs	r7, #1
 800d750:	1cb5      	adds	r5, r6, #2
 800d752:	2b00      	cmp	r3, #0
 800d754:	d05b      	beq.n	800d80e <_strtol_l.constprop.0+0xf6>
 800d756:	2b10      	cmp	r3, #16
 800d758:	d109      	bne.n	800d76e <_strtol_l.constprop.0+0x56>
 800d75a:	2c30      	cmp	r4, #48	; 0x30
 800d75c:	d107      	bne.n	800d76e <_strtol_l.constprop.0+0x56>
 800d75e:	782c      	ldrb	r4, [r5, #0]
 800d760:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d764:	2c58      	cmp	r4, #88	; 0x58
 800d766:	d14d      	bne.n	800d804 <_strtol_l.constprop.0+0xec>
 800d768:	786c      	ldrb	r4, [r5, #1]
 800d76a:	2310      	movs	r3, #16
 800d76c:	3502      	adds	r5, #2
 800d76e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d772:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800d776:	f04f 0c00 	mov.w	ip, #0
 800d77a:	fbb8 f9f3 	udiv	r9, r8, r3
 800d77e:	4666      	mov	r6, ip
 800d780:	fb03 8a19 	mls	sl, r3, r9, r8
 800d784:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d788:	f1be 0f09 	cmp.w	lr, #9
 800d78c:	d816      	bhi.n	800d7bc <_strtol_l.constprop.0+0xa4>
 800d78e:	4674      	mov	r4, lr
 800d790:	42a3      	cmp	r3, r4
 800d792:	dd24      	ble.n	800d7de <_strtol_l.constprop.0+0xc6>
 800d794:	f1bc 0f00 	cmp.w	ip, #0
 800d798:	db1e      	blt.n	800d7d8 <_strtol_l.constprop.0+0xc0>
 800d79a:	45b1      	cmp	r9, r6
 800d79c:	d31c      	bcc.n	800d7d8 <_strtol_l.constprop.0+0xc0>
 800d79e:	d101      	bne.n	800d7a4 <_strtol_l.constprop.0+0x8c>
 800d7a0:	45a2      	cmp	sl, r4
 800d7a2:	db19      	blt.n	800d7d8 <_strtol_l.constprop.0+0xc0>
 800d7a4:	fb06 4603 	mla	r6, r6, r3, r4
 800d7a8:	f04f 0c01 	mov.w	ip, #1
 800d7ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d7b0:	e7e8      	b.n	800d784 <_strtol_l.constprop.0+0x6c>
 800d7b2:	2c2b      	cmp	r4, #43	; 0x2b
 800d7b4:	bf04      	itt	eq
 800d7b6:	782c      	ldrbeq	r4, [r5, #0]
 800d7b8:	1cb5      	addeq	r5, r6, #2
 800d7ba:	e7ca      	b.n	800d752 <_strtol_l.constprop.0+0x3a>
 800d7bc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d7c0:	f1be 0f19 	cmp.w	lr, #25
 800d7c4:	d801      	bhi.n	800d7ca <_strtol_l.constprop.0+0xb2>
 800d7c6:	3c37      	subs	r4, #55	; 0x37
 800d7c8:	e7e2      	b.n	800d790 <_strtol_l.constprop.0+0x78>
 800d7ca:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d7ce:	f1be 0f19 	cmp.w	lr, #25
 800d7d2:	d804      	bhi.n	800d7de <_strtol_l.constprop.0+0xc6>
 800d7d4:	3c57      	subs	r4, #87	; 0x57
 800d7d6:	e7db      	b.n	800d790 <_strtol_l.constprop.0+0x78>
 800d7d8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800d7dc:	e7e6      	b.n	800d7ac <_strtol_l.constprop.0+0x94>
 800d7de:	f1bc 0f00 	cmp.w	ip, #0
 800d7e2:	da05      	bge.n	800d7f0 <_strtol_l.constprop.0+0xd8>
 800d7e4:	2322      	movs	r3, #34	; 0x22
 800d7e6:	6003      	str	r3, [r0, #0]
 800d7e8:	4646      	mov	r6, r8
 800d7ea:	b942      	cbnz	r2, 800d7fe <_strtol_l.constprop.0+0xe6>
 800d7ec:	4630      	mov	r0, r6
 800d7ee:	e79e      	b.n	800d72e <_strtol_l.constprop.0+0x16>
 800d7f0:	b107      	cbz	r7, 800d7f4 <_strtol_l.constprop.0+0xdc>
 800d7f2:	4276      	negs	r6, r6
 800d7f4:	2a00      	cmp	r2, #0
 800d7f6:	d0f9      	beq.n	800d7ec <_strtol_l.constprop.0+0xd4>
 800d7f8:	f1bc 0f00 	cmp.w	ip, #0
 800d7fc:	d000      	beq.n	800d800 <_strtol_l.constprop.0+0xe8>
 800d7fe:	1e69      	subs	r1, r5, #1
 800d800:	6011      	str	r1, [r2, #0]
 800d802:	e7f3      	b.n	800d7ec <_strtol_l.constprop.0+0xd4>
 800d804:	2430      	movs	r4, #48	; 0x30
 800d806:	2b00      	cmp	r3, #0
 800d808:	d1b1      	bne.n	800d76e <_strtol_l.constprop.0+0x56>
 800d80a:	2308      	movs	r3, #8
 800d80c:	e7af      	b.n	800d76e <_strtol_l.constprop.0+0x56>
 800d80e:	2c30      	cmp	r4, #48	; 0x30
 800d810:	d0a5      	beq.n	800d75e <_strtol_l.constprop.0+0x46>
 800d812:	230a      	movs	r3, #10
 800d814:	e7ab      	b.n	800d76e <_strtol_l.constprop.0+0x56>
 800d816:	bf00      	nop
 800d818:	08011c6c 	.word	0x08011c6c

0800d81c <strtol>:
 800d81c:	4613      	mov	r3, r2
 800d81e:	460a      	mov	r2, r1
 800d820:	4601      	mov	r1, r0
 800d822:	4802      	ldr	r0, [pc, #8]	; (800d82c <strtol+0x10>)
 800d824:	6800      	ldr	r0, [r0, #0]
 800d826:	f7ff bf77 	b.w	800d718 <_strtol_l.constprop.0>
 800d82a:	bf00      	nop
 800d82c:	200000c0 	.word	0x200000c0

0800d830 <_vsniprintf_r>:
 800d830:	b530      	push	{r4, r5, lr}
 800d832:	4614      	mov	r4, r2
 800d834:	2c00      	cmp	r4, #0
 800d836:	b09b      	sub	sp, #108	; 0x6c
 800d838:	4605      	mov	r5, r0
 800d83a:	461a      	mov	r2, r3
 800d83c:	da05      	bge.n	800d84a <_vsniprintf_r+0x1a>
 800d83e:	238b      	movs	r3, #139	; 0x8b
 800d840:	6003      	str	r3, [r0, #0]
 800d842:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d846:	b01b      	add	sp, #108	; 0x6c
 800d848:	bd30      	pop	{r4, r5, pc}
 800d84a:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d84e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d852:	bf14      	ite	ne
 800d854:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800d858:	4623      	moveq	r3, r4
 800d85a:	9302      	str	r3, [sp, #8]
 800d85c:	9305      	str	r3, [sp, #20]
 800d85e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d862:	9100      	str	r1, [sp, #0]
 800d864:	9104      	str	r1, [sp, #16]
 800d866:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d86a:	4669      	mov	r1, sp
 800d86c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d86e:	f000 fae5 	bl	800de3c <_svfiprintf_r>
 800d872:	1c43      	adds	r3, r0, #1
 800d874:	bfbc      	itt	lt
 800d876:	238b      	movlt	r3, #139	; 0x8b
 800d878:	602b      	strlt	r3, [r5, #0]
 800d87a:	2c00      	cmp	r4, #0
 800d87c:	d0e3      	beq.n	800d846 <_vsniprintf_r+0x16>
 800d87e:	9b00      	ldr	r3, [sp, #0]
 800d880:	2200      	movs	r2, #0
 800d882:	701a      	strb	r2, [r3, #0]
 800d884:	e7df      	b.n	800d846 <_vsniprintf_r+0x16>
	...

0800d888 <vsniprintf>:
 800d888:	b507      	push	{r0, r1, r2, lr}
 800d88a:	9300      	str	r3, [sp, #0]
 800d88c:	4613      	mov	r3, r2
 800d88e:	460a      	mov	r2, r1
 800d890:	4601      	mov	r1, r0
 800d892:	4803      	ldr	r0, [pc, #12]	; (800d8a0 <vsniprintf+0x18>)
 800d894:	6800      	ldr	r0, [r0, #0]
 800d896:	f7ff ffcb 	bl	800d830 <_vsniprintf_r>
 800d89a:	b003      	add	sp, #12
 800d89c:	f85d fb04 	ldr.w	pc, [sp], #4
 800d8a0:	200000c0 	.word	0x200000c0

0800d8a4 <__swbuf_r>:
 800d8a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8a6:	460e      	mov	r6, r1
 800d8a8:	4614      	mov	r4, r2
 800d8aa:	4605      	mov	r5, r0
 800d8ac:	b118      	cbz	r0, 800d8b6 <__swbuf_r+0x12>
 800d8ae:	6983      	ldr	r3, [r0, #24]
 800d8b0:	b90b      	cbnz	r3, 800d8b6 <__swbuf_r+0x12>
 800d8b2:	f7ff f891 	bl	800c9d8 <__sinit>
 800d8b6:	4b21      	ldr	r3, [pc, #132]	; (800d93c <__swbuf_r+0x98>)
 800d8b8:	429c      	cmp	r4, r3
 800d8ba:	d12b      	bne.n	800d914 <__swbuf_r+0x70>
 800d8bc:	686c      	ldr	r4, [r5, #4]
 800d8be:	69a3      	ldr	r3, [r4, #24]
 800d8c0:	60a3      	str	r3, [r4, #8]
 800d8c2:	89a3      	ldrh	r3, [r4, #12]
 800d8c4:	071a      	lsls	r2, r3, #28
 800d8c6:	d52f      	bpl.n	800d928 <__swbuf_r+0x84>
 800d8c8:	6923      	ldr	r3, [r4, #16]
 800d8ca:	b36b      	cbz	r3, 800d928 <__swbuf_r+0x84>
 800d8cc:	6923      	ldr	r3, [r4, #16]
 800d8ce:	6820      	ldr	r0, [r4, #0]
 800d8d0:	1ac0      	subs	r0, r0, r3
 800d8d2:	6963      	ldr	r3, [r4, #20]
 800d8d4:	b2f6      	uxtb	r6, r6
 800d8d6:	4283      	cmp	r3, r0
 800d8d8:	4637      	mov	r7, r6
 800d8da:	dc04      	bgt.n	800d8e6 <__swbuf_r+0x42>
 800d8dc:	4621      	mov	r1, r4
 800d8de:	4628      	mov	r0, r5
 800d8e0:	f000 f948 	bl	800db74 <_fflush_r>
 800d8e4:	bb30      	cbnz	r0, 800d934 <__swbuf_r+0x90>
 800d8e6:	68a3      	ldr	r3, [r4, #8]
 800d8e8:	3b01      	subs	r3, #1
 800d8ea:	60a3      	str	r3, [r4, #8]
 800d8ec:	6823      	ldr	r3, [r4, #0]
 800d8ee:	1c5a      	adds	r2, r3, #1
 800d8f0:	6022      	str	r2, [r4, #0]
 800d8f2:	701e      	strb	r6, [r3, #0]
 800d8f4:	6963      	ldr	r3, [r4, #20]
 800d8f6:	3001      	adds	r0, #1
 800d8f8:	4283      	cmp	r3, r0
 800d8fa:	d004      	beq.n	800d906 <__swbuf_r+0x62>
 800d8fc:	89a3      	ldrh	r3, [r4, #12]
 800d8fe:	07db      	lsls	r3, r3, #31
 800d900:	d506      	bpl.n	800d910 <__swbuf_r+0x6c>
 800d902:	2e0a      	cmp	r6, #10
 800d904:	d104      	bne.n	800d910 <__swbuf_r+0x6c>
 800d906:	4621      	mov	r1, r4
 800d908:	4628      	mov	r0, r5
 800d90a:	f000 f933 	bl	800db74 <_fflush_r>
 800d90e:	b988      	cbnz	r0, 800d934 <__swbuf_r+0x90>
 800d910:	4638      	mov	r0, r7
 800d912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d914:	4b0a      	ldr	r3, [pc, #40]	; (800d940 <__swbuf_r+0x9c>)
 800d916:	429c      	cmp	r4, r3
 800d918:	d101      	bne.n	800d91e <__swbuf_r+0x7a>
 800d91a:	68ac      	ldr	r4, [r5, #8]
 800d91c:	e7cf      	b.n	800d8be <__swbuf_r+0x1a>
 800d91e:	4b09      	ldr	r3, [pc, #36]	; (800d944 <__swbuf_r+0xa0>)
 800d920:	429c      	cmp	r4, r3
 800d922:	bf08      	it	eq
 800d924:	68ec      	ldreq	r4, [r5, #12]
 800d926:	e7ca      	b.n	800d8be <__swbuf_r+0x1a>
 800d928:	4621      	mov	r1, r4
 800d92a:	4628      	mov	r0, r5
 800d92c:	f000 f81e 	bl	800d96c <__swsetup_r>
 800d930:	2800      	cmp	r0, #0
 800d932:	d0cb      	beq.n	800d8cc <__swbuf_r+0x28>
 800d934:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800d938:	e7ea      	b.n	800d910 <__swbuf_r+0x6c>
 800d93a:	bf00      	nop
 800d93c:	08011bf4 	.word	0x08011bf4
 800d940:	08011c14 	.word	0x08011c14
 800d944:	08011bd4 	.word	0x08011bd4

0800d948 <_write_r>:
 800d948:	b538      	push	{r3, r4, r5, lr}
 800d94a:	4d07      	ldr	r5, [pc, #28]	; (800d968 <_write_r+0x20>)
 800d94c:	4604      	mov	r4, r0
 800d94e:	4608      	mov	r0, r1
 800d950:	4611      	mov	r1, r2
 800d952:	2200      	movs	r2, #0
 800d954:	602a      	str	r2, [r5, #0]
 800d956:	461a      	mov	r2, r3
 800d958:	f7f4 fb8e 	bl	8002078 <_write>
 800d95c:	1c43      	adds	r3, r0, #1
 800d95e:	d102      	bne.n	800d966 <_write_r+0x1e>
 800d960:	682b      	ldr	r3, [r5, #0]
 800d962:	b103      	cbz	r3, 800d966 <_write_r+0x1e>
 800d964:	6023      	str	r3, [r4, #0]
 800d966:	bd38      	pop	{r3, r4, r5, pc}
 800d968:	200073c0 	.word	0x200073c0

0800d96c <__swsetup_r>:
 800d96c:	4b32      	ldr	r3, [pc, #200]	; (800da38 <__swsetup_r+0xcc>)
 800d96e:	b570      	push	{r4, r5, r6, lr}
 800d970:	681d      	ldr	r5, [r3, #0]
 800d972:	4606      	mov	r6, r0
 800d974:	460c      	mov	r4, r1
 800d976:	b125      	cbz	r5, 800d982 <__swsetup_r+0x16>
 800d978:	69ab      	ldr	r3, [r5, #24]
 800d97a:	b913      	cbnz	r3, 800d982 <__swsetup_r+0x16>
 800d97c:	4628      	mov	r0, r5
 800d97e:	f7ff f82b 	bl	800c9d8 <__sinit>
 800d982:	4b2e      	ldr	r3, [pc, #184]	; (800da3c <__swsetup_r+0xd0>)
 800d984:	429c      	cmp	r4, r3
 800d986:	d10f      	bne.n	800d9a8 <__swsetup_r+0x3c>
 800d988:	686c      	ldr	r4, [r5, #4]
 800d98a:	89a3      	ldrh	r3, [r4, #12]
 800d98c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d990:	0719      	lsls	r1, r3, #28
 800d992:	d42c      	bmi.n	800d9ee <__swsetup_r+0x82>
 800d994:	06dd      	lsls	r5, r3, #27
 800d996:	d411      	bmi.n	800d9bc <__swsetup_r+0x50>
 800d998:	2309      	movs	r3, #9
 800d99a:	6033      	str	r3, [r6, #0]
 800d99c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d9a0:	81a3      	strh	r3, [r4, #12]
 800d9a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d9a6:	e03e      	b.n	800da26 <__swsetup_r+0xba>
 800d9a8:	4b25      	ldr	r3, [pc, #148]	; (800da40 <__swsetup_r+0xd4>)
 800d9aa:	429c      	cmp	r4, r3
 800d9ac:	d101      	bne.n	800d9b2 <__swsetup_r+0x46>
 800d9ae:	68ac      	ldr	r4, [r5, #8]
 800d9b0:	e7eb      	b.n	800d98a <__swsetup_r+0x1e>
 800d9b2:	4b24      	ldr	r3, [pc, #144]	; (800da44 <__swsetup_r+0xd8>)
 800d9b4:	429c      	cmp	r4, r3
 800d9b6:	bf08      	it	eq
 800d9b8:	68ec      	ldreq	r4, [r5, #12]
 800d9ba:	e7e6      	b.n	800d98a <__swsetup_r+0x1e>
 800d9bc:	0758      	lsls	r0, r3, #29
 800d9be:	d512      	bpl.n	800d9e6 <__swsetup_r+0x7a>
 800d9c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d9c2:	b141      	cbz	r1, 800d9d6 <__swsetup_r+0x6a>
 800d9c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d9c8:	4299      	cmp	r1, r3
 800d9ca:	d002      	beq.n	800d9d2 <__swsetup_r+0x66>
 800d9cc:	4630      	mov	r0, r6
 800d9ce:	f7ff f993 	bl	800ccf8 <_free_r>
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	6363      	str	r3, [r4, #52]	; 0x34
 800d9d6:	89a3      	ldrh	r3, [r4, #12]
 800d9d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d9dc:	81a3      	strh	r3, [r4, #12]
 800d9de:	2300      	movs	r3, #0
 800d9e0:	6063      	str	r3, [r4, #4]
 800d9e2:	6923      	ldr	r3, [r4, #16]
 800d9e4:	6023      	str	r3, [r4, #0]
 800d9e6:	89a3      	ldrh	r3, [r4, #12]
 800d9e8:	f043 0308 	orr.w	r3, r3, #8
 800d9ec:	81a3      	strh	r3, [r4, #12]
 800d9ee:	6923      	ldr	r3, [r4, #16]
 800d9f0:	b94b      	cbnz	r3, 800da06 <__swsetup_r+0x9a>
 800d9f2:	89a3      	ldrh	r3, [r4, #12]
 800d9f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d9f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d9fc:	d003      	beq.n	800da06 <__swsetup_r+0x9a>
 800d9fe:	4621      	mov	r1, r4
 800da00:	4630      	mov	r0, r6
 800da02:	f000 f92b 	bl	800dc5c <__smakebuf_r>
 800da06:	89a0      	ldrh	r0, [r4, #12]
 800da08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800da0c:	f010 0301 	ands.w	r3, r0, #1
 800da10:	d00a      	beq.n	800da28 <__swsetup_r+0xbc>
 800da12:	2300      	movs	r3, #0
 800da14:	60a3      	str	r3, [r4, #8]
 800da16:	6963      	ldr	r3, [r4, #20]
 800da18:	425b      	negs	r3, r3
 800da1a:	61a3      	str	r3, [r4, #24]
 800da1c:	6923      	ldr	r3, [r4, #16]
 800da1e:	b943      	cbnz	r3, 800da32 <__swsetup_r+0xc6>
 800da20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800da24:	d1ba      	bne.n	800d99c <__swsetup_r+0x30>
 800da26:	bd70      	pop	{r4, r5, r6, pc}
 800da28:	0781      	lsls	r1, r0, #30
 800da2a:	bf58      	it	pl
 800da2c:	6963      	ldrpl	r3, [r4, #20]
 800da2e:	60a3      	str	r3, [r4, #8]
 800da30:	e7f4      	b.n	800da1c <__swsetup_r+0xb0>
 800da32:	2000      	movs	r0, #0
 800da34:	e7f7      	b.n	800da26 <__swsetup_r+0xba>
 800da36:	bf00      	nop
 800da38:	200000c0 	.word	0x200000c0
 800da3c:	08011bf4 	.word	0x08011bf4
 800da40:	08011c14 	.word	0x08011c14
 800da44:	08011bd4 	.word	0x08011bd4

0800da48 <_close_r>:
 800da48:	b538      	push	{r3, r4, r5, lr}
 800da4a:	4d06      	ldr	r5, [pc, #24]	; (800da64 <_close_r+0x1c>)
 800da4c:	2300      	movs	r3, #0
 800da4e:	4604      	mov	r4, r0
 800da50:	4608      	mov	r0, r1
 800da52:	602b      	str	r3, [r5, #0]
 800da54:	f7f7 f91b 	bl	8004c8e <_close>
 800da58:	1c43      	adds	r3, r0, #1
 800da5a:	d102      	bne.n	800da62 <_close_r+0x1a>
 800da5c:	682b      	ldr	r3, [r5, #0]
 800da5e:	b103      	cbz	r3, 800da62 <_close_r+0x1a>
 800da60:	6023      	str	r3, [r4, #0]
 800da62:	bd38      	pop	{r3, r4, r5, pc}
 800da64:	200073c0 	.word	0x200073c0

0800da68 <__sflush_r>:
 800da68:	898a      	ldrh	r2, [r1, #12]
 800da6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da6e:	4605      	mov	r5, r0
 800da70:	0710      	lsls	r0, r2, #28
 800da72:	460c      	mov	r4, r1
 800da74:	d458      	bmi.n	800db28 <__sflush_r+0xc0>
 800da76:	684b      	ldr	r3, [r1, #4]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	dc05      	bgt.n	800da88 <__sflush_r+0x20>
 800da7c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800da7e:	2b00      	cmp	r3, #0
 800da80:	dc02      	bgt.n	800da88 <__sflush_r+0x20>
 800da82:	2000      	movs	r0, #0
 800da84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800da8a:	2e00      	cmp	r6, #0
 800da8c:	d0f9      	beq.n	800da82 <__sflush_r+0x1a>
 800da8e:	2300      	movs	r3, #0
 800da90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800da94:	682f      	ldr	r7, [r5, #0]
 800da96:	602b      	str	r3, [r5, #0]
 800da98:	d032      	beq.n	800db00 <__sflush_r+0x98>
 800da9a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800da9c:	89a3      	ldrh	r3, [r4, #12]
 800da9e:	075a      	lsls	r2, r3, #29
 800daa0:	d505      	bpl.n	800daae <__sflush_r+0x46>
 800daa2:	6863      	ldr	r3, [r4, #4]
 800daa4:	1ac0      	subs	r0, r0, r3
 800daa6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800daa8:	b10b      	cbz	r3, 800daae <__sflush_r+0x46>
 800daaa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800daac:	1ac0      	subs	r0, r0, r3
 800daae:	2300      	movs	r3, #0
 800dab0:	4602      	mov	r2, r0
 800dab2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dab4:	6a21      	ldr	r1, [r4, #32]
 800dab6:	4628      	mov	r0, r5
 800dab8:	47b0      	blx	r6
 800daba:	1c43      	adds	r3, r0, #1
 800dabc:	89a3      	ldrh	r3, [r4, #12]
 800dabe:	d106      	bne.n	800dace <__sflush_r+0x66>
 800dac0:	6829      	ldr	r1, [r5, #0]
 800dac2:	291d      	cmp	r1, #29
 800dac4:	d82c      	bhi.n	800db20 <__sflush_r+0xb8>
 800dac6:	4a2a      	ldr	r2, [pc, #168]	; (800db70 <__sflush_r+0x108>)
 800dac8:	40ca      	lsrs	r2, r1
 800daca:	07d6      	lsls	r6, r2, #31
 800dacc:	d528      	bpl.n	800db20 <__sflush_r+0xb8>
 800dace:	2200      	movs	r2, #0
 800dad0:	6062      	str	r2, [r4, #4]
 800dad2:	04d9      	lsls	r1, r3, #19
 800dad4:	6922      	ldr	r2, [r4, #16]
 800dad6:	6022      	str	r2, [r4, #0]
 800dad8:	d504      	bpl.n	800dae4 <__sflush_r+0x7c>
 800dada:	1c42      	adds	r2, r0, #1
 800dadc:	d101      	bne.n	800dae2 <__sflush_r+0x7a>
 800dade:	682b      	ldr	r3, [r5, #0]
 800dae0:	b903      	cbnz	r3, 800dae4 <__sflush_r+0x7c>
 800dae2:	6560      	str	r0, [r4, #84]	; 0x54
 800dae4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dae6:	602f      	str	r7, [r5, #0]
 800dae8:	2900      	cmp	r1, #0
 800daea:	d0ca      	beq.n	800da82 <__sflush_r+0x1a>
 800daec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800daf0:	4299      	cmp	r1, r3
 800daf2:	d002      	beq.n	800dafa <__sflush_r+0x92>
 800daf4:	4628      	mov	r0, r5
 800daf6:	f7ff f8ff 	bl	800ccf8 <_free_r>
 800dafa:	2000      	movs	r0, #0
 800dafc:	6360      	str	r0, [r4, #52]	; 0x34
 800dafe:	e7c1      	b.n	800da84 <__sflush_r+0x1c>
 800db00:	6a21      	ldr	r1, [r4, #32]
 800db02:	2301      	movs	r3, #1
 800db04:	4628      	mov	r0, r5
 800db06:	47b0      	blx	r6
 800db08:	1c41      	adds	r1, r0, #1
 800db0a:	d1c7      	bne.n	800da9c <__sflush_r+0x34>
 800db0c:	682b      	ldr	r3, [r5, #0]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d0c4      	beq.n	800da9c <__sflush_r+0x34>
 800db12:	2b1d      	cmp	r3, #29
 800db14:	d001      	beq.n	800db1a <__sflush_r+0xb2>
 800db16:	2b16      	cmp	r3, #22
 800db18:	d101      	bne.n	800db1e <__sflush_r+0xb6>
 800db1a:	602f      	str	r7, [r5, #0]
 800db1c:	e7b1      	b.n	800da82 <__sflush_r+0x1a>
 800db1e:	89a3      	ldrh	r3, [r4, #12]
 800db20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db24:	81a3      	strh	r3, [r4, #12]
 800db26:	e7ad      	b.n	800da84 <__sflush_r+0x1c>
 800db28:	690f      	ldr	r7, [r1, #16]
 800db2a:	2f00      	cmp	r7, #0
 800db2c:	d0a9      	beq.n	800da82 <__sflush_r+0x1a>
 800db2e:	0793      	lsls	r3, r2, #30
 800db30:	680e      	ldr	r6, [r1, #0]
 800db32:	bf08      	it	eq
 800db34:	694b      	ldreq	r3, [r1, #20]
 800db36:	600f      	str	r7, [r1, #0]
 800db38:	bf18      	it	ne
 800db3a:	2300      	movne	r3, #0
 800db3c:	eba6 0807 	sub.w	r8, r6, r7
 800db40:	608b      	str	r3, [r1, #8]
 800db42:	f1b8 0f00 	cmp.w	r8, #0
 800db46:	dd9c      	ble.n	800da82 <__sflush_r+0x1a>
 800db48:	6a21      	ldr	r1, [r4, #32]
 800db4a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800db4c:	4643      	mov	r3, r8
 800db4e:	463a      	mov	r2, r7
 800db50:	4628      	mov	r0, r5
 800db52:	47b0      	blx	r6
 800db54:	2800      	cmp	r0, #0
 800db56:	dc06      	bgt.n	800db66 <__sflush_r+0xfe>
 800db58:	89a3      	ldrh	r3, [r4, #12]
 800db5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db5e:	81a3      	strh	r3, [r4, #12]
 800db60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800db64:	e78e      	b.n	800da84 <__sflush_r+0x1c>
 800db66:	4407      	add	r7, r0
 800db68:	eba8 0800 	sub.w	r8, r8, r0
 800db6c:	e7e9      	b.n	800db42 <__sflush_r+0xda>
 800db6e:	bf00      	nop
 800db70:	20400001 	.word	0x20400001

0800db74 <_fflush_r>:
 800db74:	b538      	push	{r3, r4, r5, lr}
 800db76:	690b      	ldr	r3, [r1, #16]
 800db78:	4605      	mov	r5, r0
 800db7a:	460c      	mov	r4, r1
 800db7c:	b913      	cbnz	r3, 800db84 <_fflush_r+0x10>
 800db7e:	2500      	movs	r5, #0
 800db80:	4628      	mov	r0, r5
 800db82:	bd38      	pop	{r3, r4, r5, pc}
 800db84:	b118      	cbz	r0, 800db8e <_fflush_r+0x1a>
 800db86:	6983      	ldr	r3, [r0, #24]
 800db88:	b90b      	cbnz	r3, 800db8e <_fflush_r+0x1a>
 800db8a:	f7fe ff25 	bl	800c9d8 <__sinit>
 800db8e:	4b14      	ldr	r3, [pc, #80]	; (800dbe0 <_fflush_r+0x6c>)
 800db90:	429c      	cmp	r4, r3
 800db92:	d11b      	bne.n	800dbcc <_fflush_r+0x58>
 800db94:	686c      	ldr	r4, [r5, #4]
 800db96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d0ef      	beq.n	800db7e <_fflush_r+0xa>
 800db9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dba0:	07d0      	lsls	r0, r2, #31
 800dba2:	d404      	bmi.n	800dbae <_fflush_r+0x3a>
 800dba4:	0599      	lsls	r1, r3, #22
 800dba6:	d402      	bmi.n	800dbae <_fflush_r+0x3a>
 800dba8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dbaa:	f7ff f884 	bl	800ccb6 <__retarget_lock_acquire_recursive>
 800dbae:	4628      	mov	r0, r5
 800dbb0:	4621      	mov	r1, r4
 800dbb2:	f7ff ff59 	bl	800da68 <__sflush_r>
 800dbb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dbb8:	07da      	lsls	r2, r3, #31
 800dbba:	4605      	mov	r5, r0
 800dbbc:	d4e0      	bmi.n	800db80 <_fflush_r+0xc>
 800dbbe:	89a3      	ldrh	r3, [r4, #12]
 800dbc0:	059b      	lsls	r3, r3, #22
 800dbc2:	d4dd      	bmi.n	800db80 <_fflush_r+0xc>
 800dbc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dbc6:	f7ff f877 	bl	800ccb8 <__retarget_lock_release_recursive>
 800dbca:	e7d9      	b.n	800db80 <_fflush_r+0xc>
 800dbcc:	4b05      	ldr	r3, [pc, #20]	; (800dbe4 <_fflush_r+0x70>)
 800dbce:	429c      	cmp	r4, r3
 800dbd0:	d101      	bne.n	800dbd6 <_fflush_r+0x62>
 800dbd2:	68ac      	ldr	r4, [r5, #8]
 800dbd4:	e7df      	b.n	800db96 <_fflush_r+0x22>
 800dbd6:	4b04      	ldr	r3, [pc, #16]	; (800dbe8 <_fflush_r+0x74>)
 800dbd8:	429c      	cmp	r4, r3
 800dbda:	bf08      	it	eq
 800dbdc:	68ec      	ldreq	r4, [r5, #12]
 800dbde:	e7da      	b.n	800db96 <_fflush_r+0x22>
 800dbe0:	08011bf4 	.word	0x08011bf4
 800dbe4:	08011c14 	.word	0x08011c14
 800dbe8:	08011bd4 	.word	0x08011bd4

0800dbec <_lseek_r>:
 800dbec:	b538      	push	{r3, r4, r5, lr}
 800dbee:	4d07      	ldr	r5, [pc, #28]	; (800dc0c <_lseek_r+0x20>)
 800dbf0:	4604      	mov	r4, r0
 800dbf2:	4608      	mov	r0, r1
 800dbf4:	4611      	mov	r1, r2
 800dbf6:	2200      	movs	r2, #0
 800dbf8:	602a      	str	r2, [r5, #0]
 800dbfa:	461a      	mov	r2, r3
 800dbfc:	f7f7 f86e 	bl	8004cdc <_lseek>
 800dc00:	1c43      	adds	r3, r0, #1
 800dc02:	d102      	bne.n	800dc0a <_lseek_r+0x1e>
 800dc04:	682b      	ldr	r3, [r5, #0]
 800dc06:	b103      	cbz	r3, 800dc0a <_lseek_r+0x1e>
 800dc08:	6023      	str	r3, [r4, #0]
 800dc0a:	bd38      	pop	{r3, r4, r5, pc}
 800dc0c:	200073c0 	.word	0x200073c0

0800dc10 <__swhatbuf_r>:
 800dc10:	b570      	push	{r4, r5, r6, lr}
 800dc12:	460e      	mov	r6, r1
 800dc14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc18:	2900      	cmp	r1, #0
 800dc1a:	b096      	sub	sp, #88	; 0x58
 800dc1c:	4614      	mov	r4, r2
 800dc1e:	461d      	mov	r5, r3
 800dc20:	da08      	bge.n	800dc34 <__swhatbuf_r+0x24>
 800dc22:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800dc26:	2200      	movs	r2, #0
 800dc28:	602a      	str	r2, [r5, #0]
 800dc2a:	061a      	lsls	r2, r3, #24
 800dc2c:	d410      	bmi.n	800dc50 <__swhatbuf_r+0x40>
 800dc2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc32:	e00e      	b.n	800dc52 <__swhatbuf_r+0x42>
 800dc34:	466a      	mov	r2, sp
 800dc36:	f000 fa13 	bl	800e060 <_fstat_r>
 800dc3a:	2800      	cmp	r0, #0
 800dc3c:	dbf1      	blt.n	800dc22 <__swhatbuf_r+0x12>
 800dc3e:	9a01      	ldr	r2, [sp, #4]
 800dc40:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800dc44:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800dc48:	425a      	negs	r2, r3
 800dc4a:	415a      	adcs	r2, r3
 800dc4c:	602a      	str	r2, [r5, #0]
 800dc4e:	e7ee      	b.n	800dc2e <__swhatbuf_r+0x1e>
 800dc50:	2340      	movs	r3, #64	; 0x40
 800dc52:	2000      	movs	r0, #0
 800dc54:	6023      	str	r3, [r4, #0]
 800dc56:	b016      	add	sp, #88	; 0x58
 800dc58:	bd70      	pop	{r4, r5, r6, pc}
	...

0800dc5c <__smakebuf_r>:
 800dc5c:	898b      	ldrh	r3, [r1, #12]
 800dc5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dc60:	079d      	lsls	r5, r3, #30
 800dc62:	4606      	mov	r6, r0
 800dc64:	460c      	mov	r4, r1
 800dc66:	d507      	bpl.n	800dc78 <__smakebuf_r+0x1c>
 800dc68:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800dc6c:	6023      	str	r3, [r4, #0]
 800dc6e:	6123      	str	r3, [r4, #16]
 800dc70:	2301      	movs	r3, #1
 800dc72:	6163      	str	r3, [r4, #20]
 800dc74:	b002      	add	sp, #8
 800dc76:	bd70      	pop	{r4, r5, r6, pc}
 800dc78:	ab01      	add	r3, sp, #4
 800dc7a:	466a      	mov	r2, sp
 800dc7c:	f7ff ffc8 	bl	800dc10 <__swhatbuf_r>
 800dc80:	9900      	ldr	r1, [sp, #0]
 800dc82:	4605      	mov	r5, r0
 800dc84:	4630      	mov	r0, r6
 800dc86:	f7ff f8a3 	bl	800cdd0 <_malloc_r>
 800dc8a:	b948      	cbnz	r0, 800dca0 <__smakebuf_r+0x44>
 800dc8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc90:	059a      	lsls	r2, r3, #22
 800dc92:	d4ef      	bmi.n	800dc74 <__smakebuf_r+0x18>
 800dc94:	f023 0303 	bic.w	r3, r3, #3
 800dc98:	f043 0302 	orr.w	r3, r3, #2
 800dc9c:	81a3      	strh	r3, [r4, #12]
 800dc9e:	e7e3      	b.n	800dc68 <__smakebuf_r+0xc>
 800dca0:	4b0d      	ldr	r3, [pc, #52]	; (800dcd8 <__smakebuf_r+0x7c>)
 800dca2:	62b3      	str	r3, [r6, #40]	; 0x28
 800dca4:	89a3      	ldrh	r3, [r4, #12]
 800dca6:	6020      	str	r0, [r4, #0]
 800dca8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dcac:	81a3      	strh	r3, [r4, #12]
 800dcae:	9b00      	ldr	r3, [sp, #0]
 800dcb0:	6163      	str	r3, [r4, #20]
 800dcb2:	9b01      	ldr	r3, [sp, #4]
 800dcb4:	6120      	str	r0, [r4, #16]
 800dcb6:	b15b      	cbz	r3, 800dcd0 <__smakebuf_r+0x74>
 800dcb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dcbc:	4630      	mov	r0, r6
 800dcbe:	f000 f9e1 	bl	800e084 <_isatty_r>
 800dcc2:	b128      	cbz	r0, 800dcd0 <__smakebuf_r+0x74>
 800dcc4:	89a3      	ldrh	r3, [r4, #12]
 800dcc6:	f023 0303 	bic.w	r3, r3, #3
 800dcca:	f043 0301 	orr.w	r3, r3, #1
 800dcce:	81a3      	strh	r3, [r4, #12]
 800dcd0:	89a0      	ldrh	r0, [r4, #12]
 800dcd2:	4305      	orrs	r5, r0
 800dcd4:	81a5      	strh	r5, [r4, #12]
 800dcd6:	e7cd      	b.n	800dc74 <__smakebuf_r+0x18>
 800dcd8:	0800c971 	.word	0x0800c971

0800dcdc <memmove>:
 800dcdc:	4288      	cmp	r0, r1
 800dcde:	b510      	push	{r4, lr}
 800dce0:	eb01 0402 	add.w	r4, r1, r2
 800dce4:	d902      	bls.n	800dcec <memmove+0x10>
 800dce6:	4284      	cmp	r4, r0
 800dce8:	4623      	mov	r3, r4
 800dcea:	d807      	bhi.n	800dcfc <memmove+0x20>
 800dcec:	1e43      	subs	r3, r0, #1
 800dcee:	42a1      	cmp	r1, r4
 800dcf0:	d008      	beq.n	800dd04 <memmove+0x28>
 800dcf2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dcf6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dcfa:	e7f8      	b.n	800dcee <memmove+0x12>
 800dcfc:	4402      	add	r2, r0
 800dcfe:	4601      	mov	r1, r0
 800dd00:	428a      	cmp	r2, r1
 800dd02:	d100      	bne.n	800dd06 <memmove+0x2a>
 800dd04:	bd10      	pop	{r4, pc}
 800dd06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dd0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dd0e:	e7f7      	b.n	800dd00 <memmove+0x24>

0800dd10 <__malloc_lock>:
 800dd10:	4801      	ldr	r0, [pc, #4]	; (800dd18 <__malloc_lock+0x8>)
 800dd12:	f7fe bfd0 	b.w	800ccb6 <__retarget_lock_acquire_recursive>
 800dd16:	bf00      	nop
 800dd18:	200073b4 	.word	0x200073b4

0800dd1c <__malloc_unlock>:
 800dd1c:	4801      	ldr	r0, [pc, #4]	; (800dd24 <__malloc_unlock+0x8>)
 800dd1e:	f7fe bfcb 	b.w	800ccb8 <__retarget_lock_release_recursive>
 800dd22:	bf00      	nop
 800dd24:	200073b4 	.word	0x200073b4

0800dd28 <_realloc_r>:
 800dd28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd2c:	4680      	mov	r8, r0
 800dd2e:	4614      	mov	r4, r2
 800dd30:	460e      	mov	r6, r1
 800dd32:	b921      	cbnz	r1, 800dd3e <_realloc_r+0x16>
 800dd34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dd38:	4611      	mov	r1, r2
 800dd3a:	f7ff b849 	b.w	800cdd0 <_malloc_r>
 800dd3e:	b92a      	cbnz	r2, 800dd4c <_realloc_r+0x24>
 800dd40:	f7fe ffda 	bl	800ccf8 <_free_r>
 800dd44:	4625      	mov	r5, r4
 800dd46:	4628      	mov	r0, r5
 800dd48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd4c:	f000 f9aa 	bl	800e0a4 <_malloc_usable_size_r>
 800dd50:	4284      	cmp	r4, r0
 800dd52:	4607      	mov	r7, r0
 800dd54:	d802      	bhi.n	800dd5c <_realloc_r+0x34>
 800dd56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dd5a:	d812      	bhi.n	800dd82 <_realloc_r+0x5a>
 800dd5c:	4621      	mov	r1, r4
 800dd5e:	4640      	mov	r0, r8
 800dd60:	f7ff f836 	bl	800cdd0 <_malloc_r>
 800dd64:	4605      	mov	r5, r0
 800dd66:	2800      	cmp	r0, #0
 800dd68:	d0ed      	beq.n	800dd46 <_realloc_r+0x1e>
 800dd6a:	42bc      	cmp	r4, r7
 800dd6c:	4622      	mov	r2, r4
 800dd6e:	4631      	mov	r1, r6
 800dd70:	bf28      	it	cs
 800dd72:	463a      	movcs	r2, r7
 800dd74:	f7fe ffaa 	bl	800cccc <memcpy>
 800dd78:	4631      	mov	r1, r6
 800dd7a:	4640      	mov	r0, r8
 800dd7c:	f7fe ffbc 	bl	800ccf8 <_free_r>
 800dd80:	e7e1      	b.n	800dd46 <_realloc_r+0x1e>
 800dd82:	4635      	mov	r5, r6
 800dd84:	e7df      	b.n	800dd46 <_realloc_r+0x1e>

0800dd86 <__ssputs_r>:
 800dd86:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd8a:	688e      	ldr	r6, [r1, #8]
 800dd8c:	429e      	cmp	r6, r3
 800dd8e:	4682      	mov	sl, r0
 800dd90:	460c      	mov	r4, r1
 800dd92:	4690      	mov	r8, r2
 800dd94:	461f      	mov	r7, r3
 800dd96:	d838      	bhi.n	800de0a <__ssputs_r+0x84>
 800dd98:	898a      	ldrh	r2, [r1, #12]
 800dd9a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dd9e:	d032      	beq.n	800de06 <__ssputs_r+0x80>
 800dda0:	6825      	ldr	r5, [r4, #0]
 800dda2:	6909      	ldr	r1, [r1, #16]
 800dda4:	eba5 0901 	sub.w	r9, r5, r1
 800dda8:	6965      	ldr	r5, [r4, #20]
 800ddaa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ddae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ddb2:	3301      	adds	r3, #1
 800ddb4:	444b      	add	r3, r9
 800ddb6:	106d      	asrs	r5, r5, #1
 800ddb8:	429d      	cmp	r5, r3
 800ddba:	bf38      	it	cc
 800ddbc:	461d      	movcc	r5, r3
 800ddbe:	0553      	lsls	r3, r2, #21
 800ddc0:	d531      	bpl.n	800de26 <__ssputs_r+0xa0>
 800ddc2:	4629      	mov	r1, r5
 800ddc4:	f7ff f804 	bl	800cdd0 <_malloc_r>
 800ddc8:	4606      	mov	r6, r0
 800ddca:	b950      	cbnz	r0, 800dde2 <__ssputs_r+0x5c>
 800ddcc:	230c      	movs	r3, #12
 800ddce:	f8ca 3000 	str.w	r3, [sl]
 800ddd2:	89a3      	ldrh	r3, [r4, #12]
 800ddd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ddd8:	81a3      	strh	r3, [r4, #12]
 800ddda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ddde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dde2:	6921      	ldr	r1, [r4, #16]
 800dde4:	464a      	mov	r2, r9
 800dde6:	f7fe ff71 	bl	800cccc <memcpy>
 800ddea:	89a3      	ldrh	r3, [r4, #12]
 800ddec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ddf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ddf4:	81a3      	strh	r3, [r4, #12]
 800ddf6:	6126      	str	r6, [r4, #16]
 800ddf8:	6165      	str	r5, [r4, #20]
 800ddfa:	444e      	add	r6, r9
 800ddfc:	eba5 0509 	sub.w	r5, r5, r9
 800de00:	6026      	str	r6, [r4, #0]
 800de02:	60a5      	str	r5, [r4, #8]
 800de04:	463e      	mov	r6, r7
 800de06:	42be      	cmp	r6, r7
 800de08:	d900      	bls.n	800de0c <__ssputs_r+0x86>
 800de0a:	463e      	mov	r6, r7
 800de0c:	6820      	ldr	r0, [r4, #0]
 800de0e:	4632      	mov	r2, r6
 800de10:	4641      	mov	r1, r8
 800de12:	f7ff ff63 	bl	800dcdc <memmove>
 800de16:	68a3      	ldr	r3, [r4, #8]
 800de18:	1b9b      	subs	r3, r3, r6
 800de1a:	60a3      	str	r3, [r4, #8]
 800de1c:	6823      	ldr	r3, [r4, #0]
 800de1e:	4433      	add	r3, r6
 800de20:	6023      	str	r3, [r4, #0]
 800de22:	2000      	movs	r0, #0
 800de24:	e7db      	b.n	800ddde <__ssputs_r+0x58>
 800de26:	462a      	mov	r2, r5
 800de28:	f7ff ff7e 	bl	800dd28 <_realloc_r>
 800de2c:	4606      	mov	r6, r0
 800de2e:	2800      	cmp	r0, #0
 800de30:	d1e1      	bne.n	800ddf6 <__ssputs_r+0x70>
 800de32:	6921      	ldr	r1, [r4, #16]
 800de34:	4650      	mov	r0, sl
 800de36:	f7fe ff5f 	bl	800ccf8 <_free_r>
 800de3a:	e7c7      	b.n	800ddcc <__ssputs_r+0x46>

0800de3c <_svfiprintf_r>:
 800de3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de40:	4698      	mov	r8, r3
 800de42:	898b      	ldrh	r3, [r1, #12]
 800de44:	061b      	lsls	r3, r3, #24
 800de46:	b09d      	sub	sp, #116	; 0x74
 800de48:	4607      	mov	r7, r0
 800de4a:	460d      	mov	r5, r1
 800de4c:	4614      	mov	r4, r2
 800de4e:	d50e      	bpl.n	800de6e <_svfiprintf_r+0x32>
 800de50:	690b      	ldr	r3, [r1, #16]
 800de52:	b963      	cbnz	r3, 800de6e <_svfiprintf_r+0x32>
 800de54:	2140      	movs	r1, #64	; 0x40
 800de56:	f7fe ffbb 	bl	800cdd0 <_malloc_r>
 800de5a:	6028      	str	r0, [r5, #0]
 800de5c:	6128      	str	r0, [r5, #16]
 800de5e:	b920      	cbnz	r0, 800de6a <_svfiprintf_r+0x2e>
 800de60:	230c      	movs	r3, #12
 800de62:	603b      	str	r3, [r7, #0]
 800de64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800de68:	e0d1      	b.n	800e00e <_svfiprintf_r+0x1d2>
 800de6a:	2340      	movs	r3, #64	; 0x40
 800de6c:	616b      	str	r3, [r5, #20]
 800de6e:	2300      	movs	r3, #0
 800de70:	9309      	str	r3, [sp, #36]	; 0x24
 800de72:	2320      	movs	r3, #32
 800de74:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800de78:	f8cd 800c 	str.w	r8, [sp, #12]
 800de7c:	2330      	movs	r3, #48	; 0x30
 800de7e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e028 <_svfiprintf_r+0x1ec>
 800de82:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800de86:	f04f 0901 	mov.w	r9, #1
 800de8a:	4623      	mov	r3, r4
 800de8c:	469a      	mov	sl, r3
 800de8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de92:	b10a      	cbz	r2, 800de98 <_svfiprintf_r+0x5c>
 800de94:	2a25      	cmp	r2, #37	; 0x25
 800de96:	d1f9      	bne.n	800de8c <_svfiprintf_r+0x50>
 800de98:	ebba 0b04 	subs.w	fp, sl, r4
 800de9c:	d00b      	beq.n	800deb6 <_svfiprintf_r+0x7a>
 800de9e:	465b      	mov	r3, fp
 800dea0:	4622      	mov	r2, r4
 800dea2:	4629      	mov	r1, r5
 800dea4:	4638      	mov	r0, r7
 800dea6:	f7ff ff6e 	bl	800dd86 <__ssputs_r>
 800deaa:	3001      	adds	r0, #1
 800deac:	f000 80aa 	beq.w	800e004 <_svfiprintf_r+0x1c8>
 800deb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800deb2:	445a      	add	r2, fp
 800deb4:	9209      	str	r2, [sp, #36]	; 0x24
 800deb6:	f89a 3000 	ldrb.w	r3, [sl]
 800deba:	2b00      	cmp	r3, #0
 800debc:	f000 80a2 	beq.w	800e004 <_svfiprintf_r+0x1c8>
 800dec0:	2300      	movs	r3, #0
 800dec2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dec6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800deca:	f10a 0a01 	add.w	sl, sl, #1
 800dece:	9304      	str	r3, [sp, #16]
 800ded0:	9307      	str	r3, [sp, #28]
 800ded2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ded6:	931a      	str	r3, [sp, #104]	; 0x68
 800ded8:	4654      	mov	r4, sl
 800deda:	2205      	movs	r2, #5
 800dedc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dee0:	4851      	ldr	r0, [pc, #324]	; (800e028 <_svfiprintf_r+0x1ec>)
 800dee2:	f7f2 f97d 	bl	80001e0 <memchr>
 800dee6:	9a04      	ldr	r2, [sp, #16]
 800dee8:	b9d8      	cbnz	r0, 800df22 <_svfiprintf_r+0xe6>
 800deea:	06d0      	lsls	r0, r2, #27
 800deec:	bf44      	itt	mi
 800deee:	2320      	movmi	r3, #32
 800def0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800def4:	0711      	lsls	r1, r2, #28
 800def6:	bf44      	itt	mi
 800def8:	232b      	movmi	r3, #43	; 0x2b
 800defa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800defe:	f89a 3000 	ldrb.w	r3, [sl]
 800df02:	2b2a      	cmp	r3, #42	; 0x2a
 800df04:	d015      	beq.n	800df32 <_svfiprintf_r+0xf6>
 800df06:	9a07      	ldr	r2, [sp, #28]
 800df08:	4654      	mov	r4, sl
 800df0a:	2000      	movs	r0, #0
 800df0c:	f04f 0c0a 	mov.w	ip, #10
 800df10:	4621      	mov	r1, r4
 800df12:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df16:	3b30      	subs	r3, #48	; 0x30
 800df18:	2b09      	cmp	r3, #9
 800df1a:	d94e      	bls.n	800dfba <_svfiprintf_r+0x17e>
 800df1c:	b1b0      	cbz	r0, 800df4c <_svfiprintf_r+0x110>
 800df1e:	9207      	str	r2, [sp, #28]
 800df20:	e014      	b.n	800df4c <_svfiprintf_r+0x110>
 800df22:	eba0 0308 	sub.w	r3, r0, r8
 800df26:	fa09 f303 	lsl.w	r3, r9, r3
 800df2a:	4313      	orrs	r3, r2
 800df2c:	9304      	str	r3, [sp, #16]
 800df2e:	46a2      	mov	sl, r4
 800df30:	e7d2      	b.n	800ded8 <_svfiprintf_r+0x9c>
 800df32:	9b03      	ldr	r3, [sp, #12]
 800df34:	1d19      	adds	r1, r3, #4
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	9103      	str	r1, [sp, #12]
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	bfbb      	ittet	lt
 800df3e:	425b      	neglt	r3, r3
 800df40:	f042 0202 	orrlt.w	r2, r2, #2
 800df44:	9307      	strge	r3, [sp, #28]
 800df46:	9307      	strlt	r3, [sp, #28]
 800df48:	bfb8      	it	lt
 800df4a:	9204      	strlt	r2, [sp, #16]
 800df4c:	7823      	ldrb	r3, [r4, #0]
 800df4e:	2b2e      	cmp	r3, #46	; 0x2e
 800df50:	d10c      	bne.n	800df6c <_svfiprintf_r+0x130>
 800df52:	7863      	ldrb	r3, [r4, #1]
 800df54:	2b2a      	cmp	r3, #42	; 0x2a
 800df56:	d135      	bne.n	800dfc4 <_svfiprintf_r+0x188>
 800df58:	9b03      	ldr	r3, [sp, #12]
 800df5a:	1d1a      	adds	r2, r3, #4
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	9203      	str	r2, [sp, #12]
 800df60:	2b00      	cmp	r3, #0
 800df62:	bfb8      	it	lt
 800df64:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800df68:	3402      	adds	r4, #2
 800df6a:	9305      	str	r3, [sp, #20]
 800df6c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e038 <_svfiprintf_r+0x1fc>
 800df70:	7821      	ldrb	r1, [r4, #0]
 800df72:	2203      	movs	r2, #3
 800df74:	4650      	mov	r0, sl
 800df76:	f7f2 f933 	bl	80001e0 <memchr>
 800df7a:	b140      	cbz	r0, 800df8e <_svfiprintf_r+0x152>
 800df7c:	2340      	movs	r3, #64	; 0x40
 800df7e:	eba0 000a 	sub.w	r0, r0, sl
 800df82:	fa03 f000 	lsl.w	r0, r3, r0
 800df86:	9b04      	ldr	r3, [sp, #16]
 800df88:	4303      	orrs	r3, r0
 800df8a:	3401      	adds	r4, #1
 800df8c:	9304      	str	r3, [sp, #16]
 800df8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df92:	4826      	ldr	r0, [pc, #152]	; (800e02c <_svfiprintf_r+0x1f0>)
 800df94:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800df98:	2206      	movs	r2, #6
 800df9a:	f7f2 f921 	bl	80001e0 <memchr>
 800df9e:	2800      	cmp	r0, #0
 800dfa0:	d038      	beq.n	800e014 <_svfiprintf_r+0x1d8>
 800dfa2:	4b23      	ldr	r3, [pc, #140]	; (800e030 <_svfiprintf_r+0x1f4>)
 800dfa4:	bb1b      	cbnz	r3, 800dfee <_svfiprintf_r+0x1b2>
 800dfa6:	9b03      	ldr	r3, [sp, #12]
 800dfa8:	3307      	adds	r3, #7
 800dfaa:	f023 0307 	bic.w	r3, r3, #7
 800dfae:	3308      	adds	r3, #8
 800dfb0:	9303      	str	r3, [sp, #12]
 800dfb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfb4:	4433      	add	r3, r6
 800dfb6:	9309      	str	r3, [sp, #36]	; 0x24
 800dfb8:	e767      	b.n	800de8a <_svfiprintf_r+0x4e>
 800dfba:	fb0c 3202 	mla	r2, ip, r2, r3
 800dfbe:	460c      	mov	r4, r1
 800dfc0:	2001      	movs	r0, #1
 800dfc2:	e7a5      	b.n	800df10 <_svfiprintf_r+0xd4>
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	3401      	adds	r4, #1
 800dfc8:	9305      	str	r3, [sp, #20]
 800dfca:	4619      	mov	r1, r3
 800dfcc:	f04f 0c0a 	mov.w	ip, #10
 800dfd0:	4620      	mov	r0, r4
 800dfd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dfd6:	3a30      	subs	r2, #48	; 0x30
 800dfd8:	2a09      	cmp	r2, #9
 800dfda:	d903      	bls.n	800dfe4 <_svfiprintf_r+0x1a8>
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d0c5      	beq.n	800df6c <_svfiprintf_r+0x130>
 800dfe0:	9105      	str	r1, [sp, #20]
 800dfe2:	e7c3      	b.n	800df6c <_svfiprintf_r+0x130>
 800dfe4:	fb0c 2101 	mla	r1, ip, r1, r2
 800dfe8:	4604      	mov	r4, r0
 800dfea:	2301      	movs	r3, #1
 800dfec:	e7f0      	b.n	800dfd0 <_svfiprintf_r+0x194>
 800dfee:	ab03      	add	r3, sp, #12
 800dff0:	9300      	str	r3, [sp, #0]
 800dff2:	462a      	mov	r2, r5
 800dff4:	4b0f      	ldr	r3, [pc, #60]	; (800e034 <_svfiprintf_r+0x1f8>)
 800dff6:	a904      	add	r1, sp, #16
 800dff8:	4638      	mov	r0, r7
 800dffa:	f3af 8000 	nop.w
 800dffe:	1c42      	adds	r2, r0, #1
 800e000:	4606      	mov	r6, r0
 800e002:	d1d6      	bne.n	800dfb2 <_svfiprintf_r+0x176>
 800e004:	89ab      	ldrh	r3, [r5, #12]
 800e006:	065b      	lsls	r3, r3, #25
 800e008:	f53f af2c 	bmi.w	800de64 <_svfiprintf_r+0x28>
 800e00c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e00e:	b01d      	add	sp, #116	; 0x74
 800e010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e014:	ab03      	add	r3, sp, #12
 800e016:	9300      	str	r3, [sp, #0]
 800e018:	462a      	mov	r2, r5
 800e01a:	4b06      	ldr	r3, [pc, #24]	; (800e034 <_svfiprintf_r+0x1f8>)
 800e01c:	a904      	add	r1, sp, #16
 800e01e:	4638      	mov	r0, r7
 800e020:	f7ff f912 	bl	800d248 <_printf_i>
 800e024:	e7eb      	b.n	800dffe <_svfiprintf_r+0x1c2>
 800e026:	bf00      	nop
 800e028:	08011c38 	.word	0x08011c38
 800e02c:	08011c42 	.word	0x08011c42
 800e030:	00000000 	.word	0x00000000
 800e034:	0800dd87 	.word	0x0800dd87
 800e038:	08011c3e 	.word	0x08011c3e

0800e03c <_read_r>:
 800e03c:	b538      	push	{r3, r4, r5, lr}
 800e03e:	4d07      	ldr	r5, [pc, #28]	; (800e05c <_read_r+0x20>)
 800e040:	4604      	mov	r4, r0
 800e042:	4608      	mov	r0, r1
 800e044:	4611      	mov	r1, r2
 800e046:	2200      	movs	r2, #0
 800e048:	602a      	str	r2, [r5, #0]
 800e04a:	461a      	mov	r2, r3
 800e04c:	f7f6 fe02 	bl	8004c54 <_read>
 800e050:	1c43      	adds	r3, r0, #1
 800e052:	d102      	bne.n	800e05a <_read_r+0x1e>
 800e054:	682b      	ldr	r3, [r5, #0]
 800e056:	b103      	cbz	r3, 800e05a <_read_r+0x1e>
 800e058:	6023      	str	r3, [r4, #0]
 800e05a:	bd38      	pop	{r3, r4, r5, pc}
 800e05c:	200073c0 	.word	0x200073c0

0800e060 <_fstat_r>:
 800e060:	b538      	push	{r3, r4, r5, lr}
 800e062:	4d07      	ldr	r5, [pc, #28]	; (800e080 <_fstat_r+0x20>)
 800e064:	2300      	movs	r3, #0
 800e066:	4604      	mov	r4, r0
 800e068:	4608      	mov	r0, r1
 800e06a:	4611      	mov	r1, r2
 800e06c:	602b      	str	r3, [r5, #0]
 800e06e:	f7f6 fe1a 	bl	8004ca6 <_fstat>
 800e072:	1c43      	adds	r3, r0, #1
 800e074:	d102      	bne.n	800e07c <_fstat_r+0x1c>
 800e076:	682b      	ldr	r3, [r5, #0]
 800e078:	b103      	cbz	r3, 800e07c <_fstat_r+0x1c>
 800e07a:	6023      	str	r3, [r4, #0]
 800e07c:	bd38      	pop	{r3, r4, r5, pc}
 800e07e:	bf00      	nop
 800e080:	200073c0 	.word	0x200073c0

0800e084 <_isatty_r>:
 800e084:	b538      	push	{r3, r4, r5, lr}
 800e086:	4d06      	ldr	r5, [pc, #24]	; (800e0a0 <_isatty_r+0x1c>)
 800e088:	2300      	movs	r3, #0
 800e08a:	4604      	mov	r4, r0
 800e08c:	4608      	mov	r0, r1
 800e08e:	602b      	str	r3, [r5, #0]
 800e090:	f7f6 fe19 	bl	8004cc6 <_isatty>
 800e094:	1c43      	adds	r3, r0, #1
 800e096:	d102      	bne.n	800e09e <_isatty_r+0x1a>
 800e098:	682b      	ldr	r3, [r5, #0]
 800e09a:	b103      	cbz	r3, 800e09e <_isatty_r+0x1a>
 800e09c:	6023      	str	r3, [r4, #0]
 800e09e:	bd38      	pop	{r3, r4, r5, pc}
 800e0a0:	200073c0 	.word	0x200073c0

0800e0a4 <_malloc_usable_size_r>:
 800e0a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e0a8:	1f18      	subs	r0, r3, #4
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	bfbc      	itt	lt
 800e0ae:	580b      	ldrlt	r3, [r1, r0]
 800e0b0:	18c0      	addlt	r0, r0, r3
 800e0b2:	4770      	bx	lr

0800e0b4 <_init>:
 800e0b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0b6:	bf00      	nop
 800e0b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0ba:	bc08      	pop	{r3}
 800e0bc:	469e      	mov	lr, r3
 800e0be:	4770      	bx	lr

0800e0c0 <_fini>:
 800e0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0c2:	bf00      	nop
 800e0c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0c6:	bc08      	pop	{r3}
 800e0c8:	469e      	mov	lr, r3
 800e0ca:	4770      	bx	lr
