Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 15:12:57 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/add_fixed_top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             46.552ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.456ns (14.274%)  route 2.739ns (85.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.739     4.168    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y48         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y48         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[0]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[0]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                 46.552    

Slack (MET) :             46.552ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.456ns (14.274%)  route 2.739ns (85.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.739     4.168    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y48         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y48         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[1]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[1]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                 46.552    

Slack (MET) :             46.552ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.456ns (14.274%)  route 2.739ns (85.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.739     4.168    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y48         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y48         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                 46.552    

Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.456ns (14.329%)  route 2.726ns (85.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.726     4.155    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[3]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[3]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.456ns (14.329%)  route 2.726ns (85.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.726     4.155    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[4]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[4]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.456ns (14.329%)  route 2.726ns (85.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.726     4.155    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[5]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[5]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.456ns (14.329%)  route 2.726ns (85.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.726     4.155    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[6]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[6]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.456ns (14.949%)  route 2.594ns (85.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.594     4.023    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[10]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y50         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[10]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                 46.697    

Slack (MET) :             46.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.456ns (14.949%)  route 2.594ns (85.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.594     4.023    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[7]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y50         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[7]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                 46.697    

Slack (MET) :             46.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.456ns (14.949%)  route 2.594ns (85.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.594     4.023    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[8]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y50         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[8]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                 46.697    




