{"vcs1":{"timestamp_begin":1744529666.510919815, "rt":7.31, "ut":7.29, "st":0.45}}
{"vcselab":{"timestamp_begin":1744529673.894876104, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1744529674.233824280, "rt":0.30, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1744529665.933619058}
{"VCS_COMP_START_TIME": 1744529665.933619058}
{"VCS_COMP_END_TIME": 1744529674.676680542}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 473268}}
{"vcselab": {"peak_mem": 158284}}
