# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 6
set hasByteEnable 0
set MemName sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb
set CoreName ap_simcore_mem
set PortList { 1 1 1 1 1 1 1 1 1 1 1 1 }
set DataWd 10
set AddrRange 1024
set AddrWd 10
set TrueReset 0
set IsROM 1
set ROMData { "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000000" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000001" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000010" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000011" "0000000100" "0000000100" "0000000100" "0000000100" "0000000100" "0000000100" "0000000100" "0000000100" "0000000100" "0000000100" "0000000100" "0000000100" "0000000100" "0000000100" "0000000101" "0000000101" "0000000101" "0000000101" "0000000101" "0000000101" "0000000101" "0000000101" "0000000101" "0000000101" "0000000101" "0000000101" "0000000110" "0000000110" "0000000110" "0000000110" "0000000110" "0000000110" "0000000110" "0000000110" "0000000110" "0000000110" "0000000111" "0000000111" "0000000111" "0000000111" "0000000111" "0000000111" "0000000111" "0000000111" "0000001000" "0000001000" "0000001000" "0000001000" "0000001000" "0000001000" "0000001000" "0000001000" "0000001001" "0000001001" "0000001001" "0000001001" "0000001001" "0000001001" "0000001001" "0000001010" "0000001010" "0000001010" "0000001010" "0000001010" "0000001010" "0000001011" "0000001011" "0000001011" "0000001011" "0000001011" "0000001011" "0000001100" "0000001100" "0000001100" "0000001100" "0000001100" "0000001101" "0000001101" "0000001101" "0000001101" "0000001101" "0000001110" "0000001110" "0000001110" "0000001110" "0000001111" "0000001111" "0000001111" "0000001111" "0000010000" "0000010000" "0000010000" "0000010000" "0000010001" "0000010001" "0000010001" "0000010001" "0000010010" "0000010010" "0000010010" "0000010010" "0000010011" "0000010011" "0000010011" "0000010100" "0000010100" "0000010100" "0000010101" "0000010101" "0000010101" "0000010110" "0000010110" "0000010110" "0000010111" "0000010111" "0000010111" "0000011000" "0000011000" "0000011001" "0000011001" "0000011001" "0000011010" "0000011010" "0000011010" "0000011011" "0000011011" "0000011100" "0000011100" "0000011101" "0000011101" "0000011110" "0000011110" "0000011110" "0000011111" "0000011111" "0000100000" "0000100000" "0000100001" "0000100001" "0000100010" "0000100010" "0000100011" "0000100011" "0000100100" "0000100101" "0000100101" "0000100110" "0000100110" "0000100111" "0000100111" "0000101000" "0000101001" "0000101001" "0000101010" "0000101011" "0000101011" "0000101100" "0000101101" "0000101101" "0000101110" "0000101111" "0000101111" "0000110000" "0000110001" "0000110010" "0000110010" "0000110011" "0000110100" "0000110101" "0000110101" "0000110110" "0000110111" "0000111000" "0000111001" "0000111010" "0000111010" "0000111011" "0000111100" "0000111101" "0000111110" "0000111111" "0001000000" "0001000001" "0001000010" "0001000011" "0001000100" "0001000101" "0001000110" "0001000111" "0001001000" "0001001001" "0001001010" "0001001011" "0001001100" "0001001101" "0001001110" "0001001111" "0001010001" "0001010010" "0001010011" "0001010100" "0001010101" "0001010111" "0001011000" "0001011001" "0001011010" "0001011100" "0001011101" "0001011110" "0001100000" "0001100001" "0001100011" "0001100100" "0001100101" "0001100111" "0001101000" "0001101010" "0001101011" "0001101101" "0001101110" "0001110000" "0001110001" "0001110011" "0001110101" "0001110110" "0001111000" "0001111010" "0001111011" "0001111101" "0001111111" "0010000000" "0010000010" "0010000100" "0010000110" "0010001000" "0010001010" "0010001011" "0010001101" "0010001111" "0010010001" "0010010011" "0010010101" "0010010111" "0010011001" "0010011011" "0010011101" "0010011111" "0010100001" "0010100100" "0010100110" "0010101000" "0010101010" "0010101100" "0010101111" "0010110001" "0010110011" "0010110110" "0010111000" "0010111010" "0010111101" "0010111111" "0011000010" "0011000100" "0011000111" "0011001001" "0011001100" "0011001110" "0011010001" "0011010011" "0011010110" "0011011001" "0011011011" "0011011110" "0011100001" "0011100100" "0011100110" "0011101001" "0011101100" "0011101111" "0011110010" "0011110101" "0011111000" "0011111010" "0011111101" "0100000000" "0100000011" "0100000110" "0100001010" "0100001101" "0100010000" "0100010011" "0100010110" "0100011001" "0100011100" "0100100000" "0100100011" "0100100110" "0100101001" "0100101101" "0100110000" "0100110011" "0100110111" "0100111010" "0100111110" "0101000001" "0101000101" "0101001000" "0101001100" "0101001111" "0101010011" "0101010110" "0101011010" "0101011101" "0101100001" "0101100101" "0101101000" "0101101100" "0101101111" "0101110011" "0101110111" "0101111011" "0101111110" "0110000010" "0110000110" "0110001010" "0110001101" "0110010001" "0110010101" "0110011001" "0110011101" "0110100001" "0110100100" "0110101000" "0110101100" "0110110000" "0110110100" "0110111000" "0110111100" "0111000000" "0111000100" "0111001000" "0111001100" "0111010000" "0111010100" "0111011000" "0111011100" "0111100000" "0111100100" "0111101000" "0111101100" "0111110000" "0111110100" "0111111000" "0111111100" "1000000000" "1000000011" "1000000111" "1000001011" "1000001111" "1000010011" "1000010111" "1000011011" "1000011111" "1000100011" "1000100111" "1000101011" "1000101111" "1000110011" "1000110111" "1000111011" "1000111111" "1001000011" "1001000111" "1001001011" "1001001111" "1001010011" "1001010111" "1001011011" "1001011110" "1001100010" "1001100110" "1001101010" "1001101110" "1001110010" "1001110101" "1001111001" "1001111101" "1010000001" "1010000100" "1010001000" "1010001100" "1010010000" "1010010011" "1010010111" "1010011010" "1010011110" "1010100010" "1010100101" "1010101001" "1010101100" "1010110000" "1010110011" "1010110111" "1010111010" "1010111110" "1011000001" "1011000101" "1011001000" "1011001100" "1011001111" "1011010010" "1011010110" "1011011001" "1011011100" "1011011111" "1011100011" "1011100110" "1011101001" "1011101100" "1011101111" "1011110010" "1011110101" "1011111001" "1011111100" "1011111111" "1100000010" "1100000101" "1100000111" "1100001010" "1100001101" "1100010000" "1100010011" "1100010110" "1100011001" "1100011011" "1100011110" "1100100001" "1100100100" "1100100110" "1100101001" "1100101100" "1100101110" "1100110001" "1100110011" "1100110110" "1100111000" "1100111011" "1100111101" "1101000000" "1101000010" "1101000101" "1101000111" "1101001001" "1101001100" "1101001110" "1101010000" "1101010011" "1101010101" "1101010111" "1101011001" "1101011011" "1101011110" "1101100000" "1101100010" "1101100100" "1101100110" "1101101000" "1101101010" "1101101100" "1101101110" "1101110000" "1101110010" "1101110100" "1101110101" "1101110111" "1101111001" "1101111011" "1101111101" "1101111111" "1110000000" "1110000010" "1110000100" "1110000101" "1110000111" "1110001001" "1110001010" "1110001100" "1110001110" "1110001111" "1110010001" "1110010010" "1110010100" "1110010101" "1110010111" "1110011000" "1110011010" "1110011011" "1110011100" "1110011110" "1110011111" "1110100001" "1110100010" "1110100011" "1110100101" "1110100110" "1110100111" "1110101000" "1110101010" "1110101011" "1110101100" "1110101101" "1110101110" "1110110000" "1110110001" "1110110010" "1110110011" "1110110100" "1110110101" "1110110110" "1110110111" "1110111000" "1110111001" "1110111010" "1110111011" "1110111100" "1110111101" "1110111110" "1110111111" "1111000000" "1111000001" "1111000010" "1111000011" "1111000100" "1111000101" "1111000101" "1111000110" "1111000111" "1111001000" "1111001001" "1111001010" "1111001010" "1111001011" "1111001100" "1111001101" "1111001101" "1111001110" "1111001111" "1111010000" "1111010000" "1111010001" "1111010010" "1111010010" "1111010011" "1111010100" "1111010100" "1111010101" "1111010110" "1111010110" "1111010111" "1111011000" "1111011000" "1111011001" "1111011001" "1111011010" "1111011010" "1111011011" "1111011100" "1111011100" "1111011101" "1111011101" "1111011110" "1111011110" "1111011111" "1111011111" "1111100000" "1111100000" "1111100001" "1111100001" "1111100001" "1111100010" "1111100010" "1111100011" "1111100011" "1111100100" "1111100100" "1111100101" "1111100101" "1111100101" "1111100110" "1111100110" "1111100110" "1111100111" "1111100111" "1111101000" "1111101000" "1111101000" "1111101001" "1111101001" "1111101001" "1111101010" "1111101010" "1111101010" "1111101011" "1111101011" "1111101011" "1111101100" "1111101100" "1111101100" "1111101101" "1111101101" "1111101101" "1111101101" "1111101110" "1111101110" "1111101110" "1111101110" "1111101111" "1111101111" "1111101111" "1111101111" "1111110000" "1111110000" "1111110000" "1111110000" "1111110001" "1111110001" "1111110001" "1111110001" "1111110010" "1111110010" "1111110010" "1111110010" "1111110010" "1111110011" "1111110011" "1111110011" "1111110011" "1111110011" "1111110100" "1111110100" "1111110100" "1111110100" "1111110100" "1111110100" "1111110101" "1111110101" "1111110101" "1111110101" "1111110101" "1111110101" "1111110110" "1111110110" "1111110110" "1111110110" "1111110110" "1111110110" "1111110110" "1111110111" "1111110111" "1111110111" "1111110111" "1111110111" "1111110111" "1111110111" "1111110111" "1111111000" "1111111000" "1111111000" "1111111000" "1111111000" "1111111000" "1111111000" "1111111000" "1111111001" "1111111001" "1111111001" "1111111001" "1111111001" "1111111001" "1111111001" "1111111001" "1111111001" "1111111001" "1111111010" "1111111010" "1111111010" "1111111010" "1111111010" "1111111010" "1111111010" "1111111010" "1111111010" "1111111010" "1111111010" "1111111010" "1111111011" "1111111011" "1111111011" "1111111011" "1111111011" "1111111011" "1111111011" "1111111011" "1111111011" "1111111011" "1111111011" "1111111011" "1111111011" "1111111011" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111100" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111101" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111110" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" "1111111111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.158
set ClkPeriod 5
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 12 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 12 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name data_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_0_V_read \
    op interface \
    ports { data_0_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name data_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_1_V_read \
    op interface \
    ports { data_1_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name data_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_2_V_read \
    op interface \
    ports { data_2_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name data_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_3_V_read \
    op interface \
    ports { data_3_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name data_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_4_V_read \
    op interface \
    ports { data_4_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name data_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_5_V_read \
    op interface \
    ports { data_5_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name data_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_6_V_read \
    op interface \
    ports { data_6_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name data_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_7_V_read \
    op interface \
    ports { data_7_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name data_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_8_V_read \
    op interface \
    ports { data_8_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name data_9_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_9_V_read \
    op interface \
    ports { data_9_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name data_10_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_10_V_read \
    op interface \
    ports { data_10_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name data_11_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_11_V_read \
    op interface \
    ports { data_11_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -5 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


