$date
	Fri Oct 25 20:28:27 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 3 ! z [2:0] $end
$var reg 8 " x [7:0] $end
$var integer 32 # i [31:0] $end
$scope module mybit $end
$var wire 8 $ x [7:0] $end
$var wire 3 % z [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
b1000 #
b1 "
b0 !
$end
#5
b101 !
b101 %
b110001 "
b110001 $
#10
b100 !
b100 %
b10001 "
b10001 $
#15
b111 !
b111 %
b10010001 "
b10010001 $
#25
