blockram_512x36.v,verilog,xil_defaultlib,../../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
