EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# WGI210IT_S_LJXS
#
DEF WGI210IT_S_LJXS U 0 40 Y Y 1 L N
F0 "U" -1300 2600 50 H V L BNN
F1 "WGI210IT_S_LJXS" -1300 -2700 50 H V L BNN
F2 "QFN50P900X900X100-65N" 0 0 50 H I L BNN
F3 "INTEL" 0 0 50 H I L BNN
F4 "3.4" 0 0 50 H I L BNN
F5 "IPC 7351B" 0 0 50 H I L BNN
DRAW
P 2 0 0 10 1300 -2600 1300 2600 N
P 2 0 0 10 1300 2600 -1300 2600 N
P 2 0 0 10 -1300 2600 -1300 -2600 N
P 2 0 0 10 -1300 -2600 1300 -2600 N
X PECLKP 26 -1500 1200 200 R 40 40 0 0 I 
X PECLKN 25 -1500 1100 200 R 40 40 0 0 I 
X PE_TP 21 1500 900 200 L 40 40 0 0 O 
X PE_TN 20 1500 800 200 L 40 40 0 0 O 
X PE_RP 24 -1500 900 200 R 40 40 0 0 I 
X PE_RN 23 -1500 800 200 R 40 40 0 0 I 
X PE_WAKE_N 16 -1500 1400 200 R 40 40 0 0 B 
X PE_RST_N 17 -1500 1500 200 R 40 40 0 0 I 
X NVM_SI 12 1500 300 200 L 40 40 0 0 O 
X NVM_SO 14 1500 200 200 L 40 40 0 0 I 
X NVM_SK 13 1500 100 200 L 40 40 0 0 O 
X NVM_CS_N 15 1500 0 200 L 40 40 0 0 O 
X SMB_DATA 36 1500 -1400 200 L 40 40 0 0 B 
X SMB_CLK 34 1500 -1500 200 L 40 40 0 0 B 
X SMB_ALRT_N 35 1500 -1600 200 L 40 40 0 0 O 
X NC_SI_CLK_IN 2 -1500 200 200 R 40 40 0 0 I 
X NC_SI_CRS_DV 3 -1500 100 200 R 40 40 0 0 O 
X NC_SI_RXD0 6 1500 600 200 L 40 40 0 0 O 
X NC_SI_TX_EN 7 -1500 300 200 R 40 40 0 0 I 
X NC_SI_TXD0 9 -1500 600 200 R 40 40 0 0 I 
X NC_SI_ARB_IN 43 -1500 -100 200 R 40 40 0 0 I 
X NC_SI_ARB_OUT 44 -1500 -200 200 R 40 40 0 0 O 
X JTAG_TDI 29 -1500 -400 200 R 40 40 0 0 I 
X JTAG_CLK 19 -1500 -500 200 R 40 40 0 0 I 
X JTAG_TMS 18 -1500 -600 200 R 40 40 0 0 I 
X JTAG_TDO 4 -1500 -700 200 R 40 40 0 0 O 
X LED0 31 1500 -200 200 L 40 40 0 0 O 
X MDI_PLUS[0]/NC 58 -1500 -900 200 R 40 40 0 0 B 
X MDI_MINUS[0]/SFP_I2C_DATA 57 -1500 -1000 200 R 40 40 0 0 B 
X MDI_PLUS[2] 53 -1500 -1500 200 R 40 40 0 0 B 
X XTAL1 46 1500 -1800 200 L 40 40 0 0 B 
X XTAL2 45 1500 -1900 200 L 40 40 0 0 B 
X RSET 48 -1500 -2100 200 R 40 40 0 0 P 
X DEV_OFF_N 28 -1500 1700 200 R 40 40 0 0 I 
X SDP0 63 1500 -900 200 L 40 40 0 0 B 
X SDP1[PCIE_DIS] 61 1500 -1000 200 L 40 40 0 0 B 
X SDP2 62 1500 -1100 200 L 40 40 0 0 B 
X SDP3 60 1500 -1200 200 L 40 40 0 0 B 
X LAN_PWR_GOOD 1 -1500 1800 200 R 40 40 0 0 I 
X NC 22 -1500 1900 200 R 40 40 0 0 I 
X CBOT 37 -1500 -2200 200 R 40 40 0 0 P 
X CTOP 40 -1500 -2300 200 R 40 40 0 0 P 
X VDD0P9 11 1500 2300 200 L 40 40 0 0 W 
X VDD0P9 32 1500 2300 200 L 40 40 0 0 W 
X VDD0P9 42 1500 2300 200 L 40 40 0 0 W 
X VDD0P9 59 1500 2300 200 L 40 40 0 0 W 
X VDD3P3 10 1500 2500 200 L 40 40 0 0 W 
X VDD3P3 27 1500 2500 200 L 40 40 0 0 W 
X VDD3P3 41 1500 2500 200 L 40 40 0 0 W 
X VDD3P3 51 1500 2500 200 L 40 40 0 0 W 
X VDD3P3 64 1500 2500 200 L 40 40 0 0 W 
X VDD1P5 47 1500 2400 200 L 40 40 0 0 W 
X VDD1P5 56 1500 2400 200 L 40 40 0 0 W 
X VDD0P9_OUT 38 1500 2100 200 L 40 40 0 0 W 
X VDD1P5_OUT 39 1500 2200 200 L 40 40 0 0 W 
X GND 65 1500 -2500 200 L 40 40 0 0 W 
X NC_SI_RXD1 5 1500 500 200 L 40 40 0 0 O 
X NC_SI_TXD1 8 -1500 500 200 R 40 40 0 0 I 
X LED1 30 1500 -300 200 L 40 40 0 0 O 
X LED2 33 1500 -400 200 L 40 40 0 0 O 
X MDI_PLUS[1]/SFP_I2C_CLK 55 -1500 -1200 200 R 40 40 0 0 B 
X MDI_MINUS[1]/SRDS_SIG_DET 54 -1500 -1300 200 R 40 40 0 0 B 
X MDI_MINUS[2]/SET_N 52 -1500 -1600 200 R 40 40 0 0 B 
X MDI_PLUS[3]/SER_P 50 -1500 -1800 200 R 40 40 0 0 B 
X MDI_MINUS[3]/SER_N 49 -1500 -1900 200 R 40 40 0 0 B 
ENDDRAW
ENDDEF
#
# End Library