<stg><name>filterImage</name>


<trans_list>

<trans id="6521" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6522" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6523" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6524" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6525" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6526" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6527" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6528" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6529" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6530" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6531" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6532" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6533" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6534" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6535" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6536" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6537" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6538" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6539" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6540" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6541" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6542" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6543" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6544" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6545" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6546" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6547" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6548" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6549" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6550" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6551" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6552" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6553" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6554" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6555" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6556" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6557" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6558" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6559" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6560" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6561" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6562" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6563" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6564" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6565" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6566" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6567" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6568" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6569" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6570" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6571" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6572" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6573" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6574" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6575" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6576" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6577" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6578" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6579" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6580" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6581" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6582" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6583" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6584" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6585" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6586" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6587" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6588" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6589" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6590" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6591" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6592" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6593" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6594" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6595" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6596" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6597" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6598" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6599" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6600" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6601" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6602" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6603" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6604" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6605" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6606" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6607" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6608" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6609" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6610" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6611" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6612" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6613" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6614" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6615" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6616" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6617" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6618" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6619" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6620" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6621" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6622" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6623" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6624" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6625" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6626" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6627" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6628" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6629" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6630" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6631" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6632" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6633" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6634" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6635" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6636" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6637" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6638" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6639" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6640" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6641" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6642" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6643" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6644" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6645" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6646" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6647" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6648" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6649" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6650" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6651" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6652" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6653" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6654" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6655" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6656" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6657" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6658" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6659" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6660" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6661" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6662" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6663" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6664" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6665" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6666" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6667" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6668" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6669" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6670" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6671" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6672" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6673" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6674" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6675" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6676" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6677" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6678" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6679" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6680" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6681" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6682" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6683" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6684" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6685" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6686" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6687" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6688" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6689" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6690" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6691" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6692" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6693" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6694" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6695" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6696" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6697" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6698" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6699" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6700" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6701" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6702" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6703" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6704" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6705" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6706" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6707" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6708" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6709" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6710" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6711" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6712" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6713" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6714" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6715" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6716" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6717" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6718" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6719" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6720" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6721" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6722" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6723" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6724" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6725" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6726" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6727" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6728" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6729" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6730" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6731" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6732" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6733" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6734" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6735" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6736" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6737" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6738" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6739" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6740" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6741" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6742" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6743" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6744" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6745" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6746" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6747" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6748" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6749" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6750" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6751" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6752" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6753" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6754" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6755" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6756" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6757" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6758" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6759" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6760" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6761" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6762" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6763" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6764" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6765" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6766" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6767" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6768" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6769" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6770" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6771" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6772" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6773" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6774" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6775" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6776" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6777" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6778" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6779" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6780" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6781" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6782" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6783" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6784" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6785" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6786" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6787" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6788" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6789" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6790" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6791" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6792" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6793" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6794" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6795" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6796" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6797" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6798" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6799" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6800" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6801" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6802" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6803" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6804" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6805" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6806" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6807" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6808" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6809" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6810" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6811" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6812" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6813" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6814" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6815" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6816" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6817" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6818" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6819" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6820" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6821" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6822" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6823" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6824" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6825" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6826" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6827" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6828" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6829" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6830" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6831" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6832" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6833" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6834" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6835" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6836" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6837" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6838" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6839" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6840" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6841" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6842" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6843" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6844" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6845" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6846" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6847" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6848" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6849" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6850" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6851" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6852" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6853" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6854" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6855" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6856" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6857" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6858" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6859" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6860" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6861" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6862" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6863" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6864" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6865" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6866" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6867" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6868" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6869" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6870" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6871" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6872" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6873" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6874" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %rowCenter_addr = getelementptr i8 %rowCenter, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="rowCenter_addr"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="7">
<![CDATA[
:19 %rowCenter_load = load i7 %rowCenter_addr

]]></Node>
<StgValue><ssdm name="rowCenter_load"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %rowAbove_addr = getelementptr i8 %rowAbove, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="rowAbove_addr"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="7">
<![CDATA[
:23 %rowAbove_load = load i7 %rowAbove_addr

]]></Node>
<StgValue><ssdm name="rowAbove_load"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %rowBelow_addr = getelementptr i8 %rowBelow, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="rowBelow_addr"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="7">
<![CDATA[
:26 %rowBelow_load = load i7 %rowBelow_addr

]]></Node>
<StgValue><ssdm name="rowBelow_load"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5103" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5098 %outputRow_addr_118 = getelementptr i8 %outputRow, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="outputRow_addr_118"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5104" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:5099 %store_ln39 = store i8 0, i7 %outputRow_addr_118

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="364" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="7">
<![CDATA[
:19 %rowCenter_load = load i7 %rowCenter_addr

]]></Node>
<StgValue><ssdm name="rowCenter_load"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="7">
<![CDATA[
:23 %rowAbove_load = load i7 %rowAbove_addr

]]></Node>
<StgValue><ssdm name="rowAbove_load"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="8">
<![CDATA[
:24 %zext_ln27_1 = zext i8 %rowAbove_load

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="7">
<![CDATA[
:26 %rowBelow_load = load i7 %rowBelow_addr

]]></Node>
<StgValue><ssdm name="rowBelow_load"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="8">
<![CDATA[
:27 %zext_ln27_2 = zext i8 %rowBelow_load

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %rowCenter_addr_1 = getelementptr i8 %rowCenter, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="rowCenter_addr_1"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="7">
<![CDATA[
:29 %rowCenter_load_1 = load i7 %rowCenter_addr_1

]]></Node>
<StgValue><ssdm name="rowCenter_load_1"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:34 %add_ln27 = add i9 %zext_ln27_2, i9 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %rowAbove_addr_1 = getelementptr i8 %rowAbove, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="rowAbove_addr_1"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="7">
<![CDATA[
:42 %rowAbove_load_1 = load i7 %rowAbove_addr_1

]]></Node>
<StgValue><ssdm name="rowAbove_load_1"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %rowBelow_addr_1 = getelementptr i8 %rowBelow, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="rowBelow_addr_1"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="7">
<![CDATA[
:48 %rowBelow_load_1 = load i7 %rowBelow_addr_1

]]></Node>
<StgValue><ssdm name="rowBelow_load_1"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5105" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5100 %outputRow_addr_119 = getelementptr i8 %outputRow, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="outputRow_addr_119"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5106" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:5101 %store_ln40 = store i8 0, i7 %outputRow_addr_119

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="378" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="7">
<![CDATA[
:29 %rowCenter_load_1 = load i7 %rowCenter_addr_1

]]></Node>
<StgValue><ssdm name="rowCenter_load_1"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %rowCenter_addr_2 = getelementptr i8 %rowCenter, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="rowCenter_addr_2"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="7">
<![CDATA[
:32 %rowCenter_load_2 = load i7 %rowCenter_addr_2

]]></Node>
<StgValue><ssdm name="rowCenter_load_2"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="7">
<![CDATA[
:42 %rowAbove_load_1 = load i7 %rowAbove_addr_1

]]></Node>
<StgValue><ssdm name="rowAbove_load_1"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %rowAbove_addr_2 = getelementptr i8 %rowAbove, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="rowAbove_addr_2"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="7">
<![CDATA[
:45 %rowAbove_load_2 = load i7 %rowAbove_addr_2

]]></Node>
<StgValue><ssdm name="rowAbove_load_2"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="7">
<![CDATA[
:48 %rowBelow_load_1 = load i7 %rowBelow_addr_1

]]></Node>
<StgValue><ssdm name="rowBelow_load_1"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %rowBelow_addr_2 = getelementptr i8 %rowBelow, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="rowBelow_addr_2"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="7">
<![CDATA[
:51 %rowBelow_load_2 = load i7 %rowBelow_addr_2

]]></Node>
<StgValue><ssdm name="rowBelow_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:20 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="12">
<![CDATA[
:21 %zext_ln27 = zext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8">
<![CDATA[
:30 %zext_ln27_3 = zext i8 %rowCenter_load_1

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="7">
<![CDATA[
:32 %rowCenter_load_2 = load i7 %rowCenter_addr_2

]]></Node>
<StgValue><ssdm name="rowCenter_load_2"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="8">
<![CDATA[
:33 %zext_ln27_4 = zext i8 %rowCenter_load_2

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="9">
<![CDATA[
:35 %zext_ln27_5 = zext i9 %add_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:36 %add_ln27_1 = add i9 %zext_ln27_3, i9 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="9">
<![CDATA[
:37 %zext_ln27_6 = zext i9 %add_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:38 %sum_adjacent = add i10 %zext_ln27_6, i10 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="sum_adjacent"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:39 %shl_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="13">
<![CDATA[
:40 %zext_ln30 = zext i13 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8">
<![CDATA[
:43 %zext_ln30_1 = zext i8 %rowAbove_load_1

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="7">
<![CDATA[
:45 %rowAbove_load_2 = load i7 %rowAbove_addr_2

]]></Node>
<StgValue><ssdm name="rowAbove_load_2"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8">
<![CDATA[
:46 %zext_ln30_2 = zext i8 %rowAbove_load_2

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="8">
<![CDATA[
:49 %zext_ln30_3 = zext i8 %rowBelow_load_1

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="7">
<![CDATA[
:51 %rowBelow_load_2 = load i7 %rowBelow_addr_2

]]></Node>
<StgValue><ssdm name="rowBelow_load_2"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="8">
<![CDATA[
:52 %zext_ln30_4 = zext i8 %rowBelow_load_2

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:53 %add_ln30 = add i9 %zext_ln30_2, i9 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="9">
<![CDATA[
:54 %zext_ln30_5 = zext i9 %add_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:55 %add_ln30_1 = add i9 %zext_ln30_3, i9 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="9">
<![CDATA[
:56 %zext_ln30_6 = zext i9 %add_ln30_1

]]></Node>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:57 %sum_diagonal = add i10 %zext_ln30_6, i10 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="sum_diagonal"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:58 %shl_ln2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="12">
<![CDATA[
:59 %zext_ln34 = zext i12 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:60 %add_ln34_118 = add i14 %zext_ln27, i14 %zext_ln30

]]></Node>
<StgValue><ssdm name="add_ln34_118"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:61 %add_ln34_119 = add i13 %zext_ln34, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_119"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="13">
<![CDATA[
:62 %zext_ln34_1 = zext i13 %add_ln34_119

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:63 %add_ln34 = add i14 %zext_ln34_1, i14 %add_ln34_118

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:64 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %outputRow_addr = getelementptr i8 %outputRow, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="outputRow_addr"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:66 %store_ln35 = store i8 %trunc_ln, i7 %outputRow_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="7">
<![CDATA[
:67 %rowCenter_load_3 = load i7 %rowCenter_addr_2

]]></Node>
<StgValue><ssdm name="rowCenter_load_3"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="7">
<![CDATA[
:70 %rowAbove_load_3 = load i7 %rowAbove_addr_2

]]></Node>
<StgValue><ssdm name="rowAbove_load_3"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="7">
<![CDATA[
:72 %rowBelow_load_3 = load i7 %rowBelow_addr_2

]]></Node>
<StgValue><ssdm name="rowBelow_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="421" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="7">
<![CDATA[
:67 %rowCenter_load_3 = load i7 %rowCenter_addr_2

]]></Node>
<StgValue><ssdm name="rowCenter_load_3"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="7">
<![CDATA[
:70 %rowAbove_load_3 = load i7 %rowAbove_addr_2

]]></Node>
<StgValue><ssdm name="rowAbove_load_3"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="8">
<![CDATA[
:71 %zext_ln27_8 = zext i8 %rowAbove_load_3

]]></Node>
<StgValue><ssdm name="zext_ln27_8"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="7">
<![CDATA[
:72 %rowBelow_load_3 = load i7 %rowBelow_addr_2

]]></Node>
<StgValue><ssdm name="rowBelow_load_3"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="8">
<![CDATA[
:73 %zext_ln27_9 = zext i8 %rowBelow_load_3

]]></Node>
<StgValue><ssdm name="zext_ln27_9"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="7">
<![CDATA[
:74 %rowCenter_load_4 = load i7 %rowCenter_addr

]]></Node>
<StgValue><ssdm name="rowCenter_load_4"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:79 %add_ln27_3 = add i9 %zext_ln27_9, i9 %zext_ln27_8

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="7">
<![CDATA[
:86 %rowAbove_load_4 = load i7 %rowAbove_addr

]]></Node>
<StgValue><ssdm name="rowAbove_load_4"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="7">
<![CDATA[
:91 %rowBelow_load_4 = load i7 %rowBelow_addr

]]></Node>
<StgValue><ssdm name="rowBelow_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="430" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="7">
<![CDATA[
:74 %rowCenter_load_4 = load i7 %rowCenter_addr

]]></Node>
<StgValue><ssdm name="rowCenter_load_4"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %rowCenter_addr_3 = getelementptr i8 %rowCenter, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="rowCenter_addr_3"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="7">
<![CDATA[
:77 %rowCenter_load_5 = load i7 %rowCenter_addr_3

]]></Node>
<StgValue><ssdm name="rowCenter_load_5"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="7">
<![CDATA[
:86 %rowAbove_load_4 = load i7 %rowAbove_addr

]]></Node>
<StgValue><ssdm name="rowAbove_load_4"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88 %rowAbove_addr_3 = getelementptr i8 %rowAbove, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="rowAbove_addr_3"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="7">
<![CDATA[
:89 %rowAbove_load_5 = load i7 %rowAbove_addr_3

]]></Node>
<StgValue><ssdm name="rowAbove_load_5"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="7">
<![CDATA[
:91 %rowBelow_load_4 = load i7 %rowBelow_addr

]]></Node>
<StgValue><ssdm name="rowBelow_load_4"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93 %rowBelow_addr_3 = getelementptr i8 %rowBelow, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="rowBelow_addr_3"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
:94 %rowBelow_load_5 = load i7 %rowBelow_addr_3

]]></Node>
<StgValue><ssdm name="rowBelow_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:68 %shl_ln25_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_3, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_1"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="12">
<![CDATA[
:69 %zext_ln27_7 = zext i12 %shl_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln27_7"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="8">
<![CDATA[
:75 %zext_ln27_10 = zext i8 %rowCenter_load_4

]]></Node>
<StgValue><ssdm name="zext_ln27_10"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="7">
<![CDATA[
:77 %rowCenter_load_5 = load i7 %rowCenter_addr_3

]]></Node>
<StgValue><ssdm name="rowCenter_load_5"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="8">
<![CDATA[
:78 %zext_ln27_11 = zext i8 %rowCenter_load_5

]]></Node>
<StgValue><ssdm name="zext_ln27_11"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="9">
<![CDATA[
:80 %zext_ln27_12 = zext i9 %add_ln27_3

]]></Node>
<StgValue><ssdm name="zext_ln27_12"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:81 %add_ln27_4 = add i9 %zext_ln27_10, i9 %zext_ln27_11

]]></Node>
<StgValue><ssdm name="add_ln27_4"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="9">
<![CDATA[
:82 %zext_ln27_13 = zext i9 %add_ln27_4

]]></Node>
<StgValue><ssdm name="zext_ln27_13"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:83 %sum_adjacent_1 = add i10 %zext_ln27_13, i10 %zext_ln27_12

]]></Node>
<StgValue><ssdm name="sum_adjacent_1"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:84 %shl_ln28_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_1"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="13">
<![CDATA[
:85 %zext_ln30_7 = zext i13 %shl_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln30_7"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="8">
<![CDATA[
:87 %zext_ln30_8 = zext i8 %rowAbove_load_4

]]></Node>
<StgValue><ssdm name="zext_ln30_8"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="7">
<![CDATA[
:89 %rowAbove_load_5 = load i7 %rowAbove_addr_3

]]></Node>
<StgValue><ssdm name="rowAbove_load_5"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8">
<![CDATA[
:90 %zext_ln30_9 = zext i8 %rowAbove_load_5

]]></Node>
<StgValue><ssdm name="zext_ln30_9"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8">
<![CDATA[
:92 %zext_ln30_10 = zext i8 %rowBelow_load_4

]]></Node>
<StgValue><ssdm name="zext_ln30_10"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
:94 %rowBelow_load_5 = load i7 %rowBelow_addr_3

]]></Node>
<StgValue><ssdm name="rowBelow_load_5"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8">
<![CDATA[
:95 %zext_ln30_11 = zext i8 %rowBelow_load_5

]]></Node>
<StgValue><ssdm name="zext_ln30_11"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:96 %add_ln30_3 = add i9 %zext_ln30_9, i9 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="9">
<![CDATA[
:97 %zext_ln30_12 = zext i9 %add_ln30_3

]]></Node>
<StgValue><ssdm name="zext_ln30_12"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:98 %add_ln30_4 = add i9 %zext_ln30_10, i9 %zext_ln30_11

]]></Node>
<StgValue><ssdm name="add_ln30_4"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="9">
<![CDATA[
:99 %zext_ln30_13 = zext i9 %add_ln30_4

]]></Node>
<StgValue><ssdm name="zext_ln30_13"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:100 %sum_diagonal_1 = add i10 %zext_ln30_13, i10 %zext_ln30_12

]]></Node>
<StgValue><ssdm name="sum_diagonal_1"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:101 %shl_ln31_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_1"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="12">
<![CDATA[
:102 %zext_ln34_2 = zext i12 %shl_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:103 %add_ln34_120 = add i14 %zext_ln27_7, i14 %zext_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln34_120"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:104 %add_ln34_121 = add i13 %zext_ln34_2, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_121"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="13">
<![CDATA[
:105 %zext_ln34_3 = zext i13 %add_ln34_121

]]></Node>
<StgValue><ssdm name="zext_ln34_3"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:106 %add_ln34_1 = add i14 %zext_ln34_3, i14 %add_ln34_120

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:107 %trunc_ln35_1 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_1, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_1"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108 %outputRow_addr_1 = getelementptr i8 %outputRow, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="outputRow_addr_1"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:109 %store_ln35 = store i8 %trunc_ln35_1, i7 %outputRow_addr_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="7">
<![CDATA[
:110 %rowCenter_load_6 = load i7 %rowCenter_addr_3

]]></Node>
<StgValue><ssdm name="rowCenter_load_6"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="7">
<![CDATA[
:113 %rowAbove_load_6 = load i7 %rowAbove_addr_3

]]></Node>
<StgValue><ssdm name="rowAbove_load_6"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="7">
<![CDATA[
:115 %rowBelow_load_6 = load i7 %rowBelow_addr_3

]]></Node>
<StgValue><ssdm name="rowBelow_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="473" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="7">
<![CDATA[
:110 %rowCenter_load_6 = load i7 %rowCenter_addr_3

]]></Node>
<StgValue><ssdm name="rowCenter_load_6"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="7">
<![CDATA[
:113 %rowAbove_load_6 = load i7 %rowAbove_addr_3

]]></Node>
<StgValue><ssdm name="rowAbove_load_6"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="8">
<![CDATA[
:114 %zext_ln27_15 = zext i8 %rowAbove_load_6

]]></Node>
<StgValue><ssdm name="zext_ln27_15"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="7">
<![CDATA[
:115 %rowBelow_load_6 = load i7 %rowBelow_addr_3

]]></Node>
<StgValue><ssdm name="rowBelow_load_6"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="8">
<![CDATA[
:116 %zext_ln27_16 = zext i8 %rowBelow_load_6

]]></Node>
<StgValue><ssdm name="zext_ln27_16"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="7">
<![CDATA[
:117 %rowCenter_load_7 = load i7 %rowCenter_addr_2

]]></Node>
<StgValue><ssdm name="rowCenter_load_7"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:122 %add_ln27_6 = add i9 %zext_ln27_16, i9 %zext_ln27_15

]]></Node>
<StgValue><ssdm name="add_ln27_6"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="7">
<![CDATA[
:129 %rowAbove_load_7 = load i7 %rowAbove_addr_2

]]></Node>
<StgValue><ssdm name="rowAbove_load_7"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="7">
<![CDATA[
:134 %rowBelow_load_7 = load i7 %rowBelow_addr_2

]]></Node>
<StgValue><ssdm name="rowBelow_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="482" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="7">
<![CDATA[
:117 %rowCenter_load_7 = load i7 %rowCenter_addr_2

]]></Node>
<StgValue><ssdm name="rowCenter_load_7"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %rowCenter_addr_4 = getelementptr i8 %rowCenter, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="rowCenter_addr_4"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="7">
<![CDATA[
:120 %rowCenter_load_8 = load i7 %rowCenter_addr_4

]]></Node>
<StgValue><ssdm name="rowCenter_load_8"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="7">
<![CDATA[
:129 %rowAbove_load_7 = load i7 %rowAbove_addr_2

]]></Node>
<StgValue><ssdm name="rowAbove_load_7"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131 %rowAbove_addr_4 = getelementptr i8 %rowAbove, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="rowAbove_addr_4"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="7">
<![CDATA[
:132 %rowAbove_load_8 = load i7 %rowAbove_addr_4

]]></Node>
<StgValue><ssdm name="rowAbove_load_8"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="7">
<![CDATA[
:134 %rowBelow_load_7 = load i7 %rowBelow_addr_2

]]></Node>
<StgValue><ssdm name="rowBelow_load_7"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136 %rowBelow_addr_4 = getelementptr i8 %rowBelow, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="rowBelow_addr_4"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="7">
<![CDATA[
:137 %rowBelow_load_8 = load i7 %rowBelow_addr_4

]]></Node>
<StgValue><ssdm name="rowBelow_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="491" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:111 %shl_ln25_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_6, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_2"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="12">
<![CDATA[
:112 %zext_ln27_14 = zext i12 %shl_ln25_2

]]></Node>
<StgValue><ssdm name="zext_ln27_14"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="8">
<![CDATA[
:118 %zext_ln27_17 = zext i8 %rowCenter_load_7

]]></Node>
<StgValue><ssdm name="zext_ln27_17"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="7">
<![CDATA[
:120 %rowCenter_load_8 = load i7 %rowCenter_addr_4

]]></Node>
<StgValue><ssdm name="rowCenter_load_8"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="8">
<![CDATA[
:121 %zext_ln27_18 = zext i8 %rowCenter_load_8

]]></Node>
<StgValue><ssdm name="zext_ln27_18"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="9">
<![CDATA[
:123 %zext_ln27_19 = zext i9 %add_ln27_6

]]></Node>
<StgValue><ssdm name="zext_ln27_19"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:124 %add_ln27_7 = add i9 %zext_ln27_17, i9 %zext_ln27_18

]]></Node>
<StgValue><ssdm name="add_ln27_7"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="9">
<![CDATA[
:125 %zext_ln27_20 = zext i9 %add_ln27_7

]]></Node>
<StgValue><ssdm name="zext_ln27_20"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:126 %sum_adjacent_2 = add i10 %zext_ln27_20, i10 %zext_ln27_19

]]></Node>
<StgValue><ssdm name="sum_adjacent_2"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:127 %shl_ln28_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_2"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="13">
<![CDATA[
:128 %zext_ln30_14 = zext i13 %shl_ln28_2

]]></Node>
<StgValue><ssdm name="zext_ln30_14"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="8">
<![CDATA[
:130 %zext_ln30_15 = zext i8 %rowAbove_load_7

]]></Node>
<StgValue><ssdm name="zext_ln30_15"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="7">
<![CDATA[
:132 %rowAbove_load_8 = load i7 %rowAbove_addr_4

]]></Node>
<StgValue><ssdm name="rowAbove_load_8"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="8">
<![CDATA[
:133 %zext_ln30_16 = zext i8 %rowAbove_load_8

]]></Node>
<StgValue><ssdm name="zext_ln30_16"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="8">
<![CDATA[
:135 %zext_ln30_17 = zext i8 %rowBelow_load_7

]]></Node>
<StgValue><ssdm name="zext_ln30_17"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="7">
<![CDATA[
:137 %rowBelow_load_8 = load i7 %rowBelow_addr_4

]]></Node>
<StgValue><ssdm name="rowBelow_load_8"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="8">
<![CDATA[
:138 %zext_ln30_18 = zext i8 %rowBelow_load_8

]]></Node>
<StgValue><ssdm name="zext_ln30_18"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:139 %add_ln30_6 = add i9 %zext_ln30_16, i9 %zext_ln30_15

]]></Node>
<StgValue><ssdm name="add_ln30_6"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="9">
<![CDATA[
:140 %zext_ln30_19 = zext i9 %add_ln30_6

]]></Node>
<StgValue><ssdm name="zext_ln30_19"/></StgValue>
</operation>

<operation id="510" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:141 %add_ln30_7 = add i9 %zext_ln30_17, i9 %zext_ln30_18

]]></Node>
<StgValue><ssdm name="add_ln30_7"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="9">
<![CDATA[
:142 %zext_ln30_20 = zext i9 %add_ln30_7

]]></Node>
<StgValue><ssdm name="zext_ln30_20"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:143 %sum_diagonal_2 = add i10 %zext_ln30_20, i10 %zext_ln30_19

]]></Node>
<StgValue><ssdm name="sum_diagonal_2"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:144 %shl_ln31_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_2"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="12">
<![CDATA[
:145 %zext_ln34_4 = zext i12 %shl_ln31_2

]]></Node>
<StgValue><ssdm name="zext_ln34_4"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:146 %add_ln34_122 = add i14 %zext_ln27_14, i14 %zext_ln30_14

]]></Node>
<StgValue><ssdm name="add_ln34_122"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:147 %add_ln34_123 = add i13 %zext_ln34_4, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_123"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="13">
<![CDATA[
:148 %zext_ln34_5 = zext i13 %add_ln34_123

]]></Node>
<StgValue><ssdm name="zext_ln34_5"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:149 %add_ln34_2 = add i14 %zext_ln34_5, i14 %add_ln34_122

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:150 %trunc_ln35_2 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_2, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_2"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151 %outputRow_addr_2 = getelementptr i8 %outputRow, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="outputRow_addr_2"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:152 %store_ln35 = store i8 %trunc_ln35_2, i7 %outputRow_addr_2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="7">
<![CDATA[
:153 %rowCenter_load_9 = load i7 %rowCenter_addr_4

]]></Node>
<StgValue><ssdm name="rowCenter_load_9"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="7">
<![CDATA[
:156 %rowAbove_load_9 = load i7 %rowAbove_addr_4

]]></Node>
<StgValue><ssdm name="rowAbove_load_9"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="7">
<![CDATA[
:158 %rowBelow_load_9 = load i7 %rowBelow_addr_4

]]></Node>
<StgValue><ssdm name="rowBelow_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="525" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="7">
<![CDATA[
:153 %rowCenter_load_9 = load i7 %rowCenter_addr_4

]]></Node>
<StgValue><ssdm name="rowCenter_load_9"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="7">
<![CDATA[
:156 %rowAbove_load_9 = load i7 %rowAbove_addr_4

]]></Node>
<StgValue><ssdm name="rowAbove_load_9"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="8">
<![CDATA[
:157 %zext_ln27_22 = zext i8 %rowAbove_load_9

]]></Node>
<StgValue><ssdm name="zext_ln27_22"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="7">
<![CDATA[
:158 %rowBelow_load_9 = load i7 %rowBelow_addr_4

]]></Node>
<StgValue><ssdm name="rowBelow_load_9"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="8">
<![CDATA[
:159 %zext_ln27_23 = zext i8 %rowBelow_load_9

]]></Node>
<StgValue><ssdm name="zext_ln27_23"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="7">
<![CDATA[
:160 %rowCenter_load_10 = load i7 %rowCenter_addr_3

]]></Node>
<StgValue><ssdm name="rowCenter_load_10"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:165 %add_ln27_9 = add i9 %zext_ln27_23, i9 %zext_ln27_22

]]></Node>
<StgValue><ssdm name="add_ln27_9"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="7">
<![CDATA[
:172 %rowAbove_load_10 = load i7 %rowAbove_addr_3

]]></Node>
<StgValue><ssdm name="rowAbove_load_10"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="7">
<![CDATA[
:177 %rowBelow_load_10 = load i7 %rowBelow_addr_3

]]></Node>
<StgValue><ssdm name="rowBelow_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="534" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="7">
<![CDATA[
:160 %rowCenter_load_10 = load i7 %rowCenter_addr_3

]]></Node>
<StgValue><ssdm name="rowCenter_load_10"/></StgValue>
</operation>

<operation id="535" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162 %rowCenter_addr_5 = getelementptr i8 %rowCenter, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="rowCenter_addr_5"/></StgValue>
</operation>

<operation id="536" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="7">
<![CDATA[
:163 %rowCenter_load_11 = load i7 %rowCenter_addr_5

]]></Node>
<StgValue><ssdm name="rowCenter_load_11"/></StgValue>
</operation>

<operation id="537" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="7">
<![CDATA[
:172 %rowAbove_load_10 = load i7 %rowAbove_addr_3

]]></Node>
<StgValue><ssdm name="rowAbove_load_10"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174 %rowAbove_addr_5 = getelementptr i8 %rowAbove, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="rowAbove_addr_5"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="7">
<![CDATA[
:175 %rowAbove_load_11 = load i7 %rowAbove_addr_5

]]></Node>
<StgValue><ssdm name="rowAbove_load_11"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="7">
<![CDATA[
:177 %rowBelow_load_10 = load i7 %rowBelow_addr_3

]]></Node>
<StgValue><ssdm name="rowBelow_load_10"/></StgValue>
</operation>

<operation id="541" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179 %rowBelow_addr_5 = getelementptr i8 %rowBelow, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="rowBelow_addr_5"/></StgValue>
</operation>

<operation id="542" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="7">
<![CDATA[
:180 %rowBelow_load_11 = load i7 %rowBelow_addr_5

]]></Node>
<StgValue><ssdm name="rowBelow_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:154 %shl_ln25_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_9, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_3"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="12">
<![CDATA[
:155 %zext_ln27_21 = zext i12 %shl_ln25_3

]]></Node>
<StgValue><ssdm name="zext_ln27_21"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="8">
<![CDATA[
:161 %zext_ln27_24 = zext i8 %rowCenter_load_10

]]></Node>
<StgValue><ssdm name="zext_ln27_24"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="7">
<![CDATA[
:163 %rowCenter_load_11 = load i7 %rowCenter_addr_5

]]></Node>
<StgValue><ssdm name="rowCenter_load_11"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="8">
<![CDATA[
:164 %zext_ln27_25 = zext i8 %rowCenter_load_11

]]></Node>
<StgValue><ssdm name="zext_ln27_25"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="9">
<![CDATA[
:166 %zext_ln27_26 = zext i9 %add_ln27_9

]]></Node>
<StgValue><ssdm name="zext_ln27_26"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:167 %add_ln27_10 = add i9 %zext_ln27_24, i9 %zext_ln27_25

]]></Node>
<StgValue><ssdm name="add_ln27_10"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="9">
<![CDATA[
:168 %zext_ln27_27 = zext i9 %add_ln27_10

]]></Node>
<StgValue><ssdm name="zext_ln27_27"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:169 %sum_adjacent_3 = add i10 %zext_ln27_27, i10 %zext_ln27_26

]]></Node>
<StgValue><ssdm name="sum_adjacent_3"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:170 %shl_ln28_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_3"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="13">
<![CDATA[
:171 %zext_ln30_21 = zext i13 %shl_ln28_3

]]></Node>
<StgValue><ssdm name="zext_ln30_21"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="8">
<![CDATA[
:173 %zext_ln30_22 = zext i8 %rowAbove_load_10

]]></Node>
<StgValue><ssdm name="zext_ln30_22"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="7">
<![CDATA[
:175 %rowAbove_load_11 = load i7 %rowAbove_addr_5

]]></Node>
<StgValue><ssdm name="rowAbove_load_11"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="8">
<![CDATA[
:176 %zext_ln30_23 = zext i8 %rowAbove_load_11

]]></Node>
<StgValue><ssdm name="zext_ln30_23"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="8">
<![CDATA[
:178 %zext_ln30_24 = zext i8 %rowBelow_load_10

]]></Node>
<StgValue><ssdm name="zext_ln30_24"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="7">
<![CDATA[
:180 %rowBelow_load_11 = load i7 %rowBelow_addr_5

]]></Node>
<StgValue><ssdm name="rowBelow_load_11"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="8">
<![CDATA[
:181 %zext_ln30_25 = zext i8 %rowBelow_load_11

]]></Node>
<StgValue><ssdm name="zext_ln30_25"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:182 %add_ln30_9 = add i9 %zext_ln30_23, i9 %zext_ln30_22

]]></Node>
<StgValue><ssdm name="add_ln30_9"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="9">
<![CDATA[
:183 %zext_ln30_26 = zext i9 %add_ln30_9

]]></Node>
<StgValue><ssdm name="zext_ln30_26"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:184 %add_ln30_10 = add i9 %zext_ln30_24, i9 %zext_ln30_25

]]></Node>
<StgValue><ssdm name="add_ln30_10"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="9">
<![CDATA[
:185 %zext_ln30_27 = zext i9 %add_ln30_10

]]></Node>
<StgValue><ssdm name="zext_ln30_27"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:186 %sum_diagonal_3 = add i10 %zext_ln30_27, i10 %zext_ln30_26

]]></Node>
<StgValue><ssdm name="sum_diagonal_3"/></StgValue>
</operation>

<operation id="565" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:187 %shl_ln31_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_3"/></StgValue>
</operation>

<operation id="566" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="12">
<![CDATA[
:188 %zext_ln34_6 = zext i12 %shl_ln31_3

]]></Node>
<StgValue><ssdm name="zext_ln34_6"/></StgValue>
</operation>

<operation id="567" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:189 %add_ln34_124 = add i14 %zext_ln27_21, i14 %zext_ln30_21

]]></Node>
<StgValue><ssdm name="add_ln34_124"/></StgValue>
</operation>

<operation id="568" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:190 %add_ln34_125 = add i13 %zext_ln34_6, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_125"/></StgValue>
</operation>

<operation id="569" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="13">
<![CDATA[
:191 %zext_ln34_7 = zext i13 %add_ln34_125

]]></Node>
<StgValue><ssdm name="zext_ln34_7"/></StgValue>
</operation>

<operation id="570" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:192 %add_ln34_3 = add i14 %zext_ln34_7, i14 %add_ln34_124

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:193 %trunc_ln35_3 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_3, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_3"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194 %outputRow_addr_3 = getelementptr i8 %outputRow, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="outputRow_addr_3"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:195 %store_ln35 = store i8 %trunc_ln35_3, i7 %outputRow_addr_3

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="7">
<![CDATA[
:196 %rowCenter_load_12 = load i7 %rowCenter_addr_5

]]></Node>
<StgValue><ssdm name="rowCenter_load_12"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="7">
<![CDATA[
:199 %rowAbove_load_12 = load i7 %rowAbove_addr_5

]]></Node>
<StgValue><ssdm name="rowAbove_load_12"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="7">
<![CDATA[
:201 %rowBelow_load_12 = load i7 %rowBelow_addr_5

]]></Node>
<StgValue><ssdm name="rowBelow_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="577" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="7">
<![CDATA[
:196 %rowCenter_load_12 = load i7 %rowCenter_addr_5

]]></Node>
<StgValue><ssdm name="rowCenter_load_12"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="7">
<![CDATA[
:199 %rowAbove_load_12 = load i7 %rowAbove_addr_5

]]></Node>
<StgValue><ssdm name="rowAbove_load_12"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="8">
<![CDATA[
:200 %zext_ln27_29 = zext i8 %rowAbove_load_12

]]></Node>
<StgValue><ssdm name="zext_ln27_29"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="7">
<![CDATA[
:201 %rowBelow_load_12 = load i7 %rowBelow_addr_5

]]></Node>
<StgValue><ssdm name="rowBelow_load_12"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="8">
<![CDATA[
:202 %zext_ln27_30 = zext i8 %rowBelow_load_12

]]></Node>
<StgValue><ssdm name="zext_ln27_30"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="7">
<![CDATA[
:203 %rowCenter_load_13 = load i7 %rowCenter_addr_4

]]></Node>
<StgValue><ssdm name="rowCenter_load_13"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:208 %add_ln27_12 = add i9 %zext_ln27_30, i9 %zext_ln27_29

]]></Node>
<StgValue><ssdm name="add_ln27_12"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="7">
<![CDATA[
:215 %rowAbove_load_13 = load i7 %rowAbove_addr_4

]]></Node>
<StgValue><ssdm name="rowAbove_load_13"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="7">
<![CDATA[
:220 %rowBelow_load_13 = load i7 %rowBelow_addr_4

]]></Node>
<StgValue><ssdm name="rowBelow_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="586" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="7">
<![CDATA[
:203 %rowCenter_load_13 = load i7 %rowCenter_addr_4

]]></Node>
<StgValue><ssdm name="rowCenter_load_13"/></StgValue>
</operation>

<operation id="587" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205 %rowCenter_addr_6 = getelementptr i8 %rowCenter, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="rowCenter_addr_6"/></StgValue>
</operation>

<operation id="588" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="7">
<![CDATA[
:206 %rowCenter_load_14 = load i7 %rowCenter_addr_6

]]></Node>
<StgValue><ssdm name="rowCenter_load_14"/></StgValue>
</operation>

<operation id="589" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="7">
<![CDATA[
:215 %rowAbove_load_13 = load i7 %rowAbove_addr_4

]]></Node>
<StgValue><ssdm name="rowAbove_load_13"/></StgValue>
</operation>

<operation id="590" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217 %rowAbove_addr_6 = getelementptr i8 %rowAbove, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="rowAbove_addr_6"/></StgValue>
</operation>

<operation id="591" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="7">
<![CDATA[
:218 %rowAbove_load_14 = load i7 %rowAbove_addr_6

]]></Node>
<StgValue><ssdm name="rowAbove_load_14"/></StgValue>
</operation>

<operation id="592" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="7">
<![CDATA[
:220 %rowBelow_load_13 = load i7 %rowBelow_addr_4

]]></Node>
<StgValue><ssdm name="rowBelow_load_13"/></StgValue>
</operation>

<operation id="593" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:222 %rowBelow_addr_6 = getelementptr i8 %rowBelow, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="rowBelow_addr_6"/></StgValue>
</operation>

<operation id="594" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="7">
<![CDATA[
:223 %rowBelow_load_14 = load i7 %rowBelow_addr_6

]]></Node>
<StgValue><ssdm name="rowBelow_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="595" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:197 %shl_ln25_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_12, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_4"/></StgValue>
</operation>

<operation id="596" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="12">
<![CDATA[
:198 %zext_ln27_28 = zext i12 %shl_ln25_4

]]></Node>
<StgValue><ssdm name="zext_ln27_28"/></StgValue>
</operation>

<operation id="597" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="8">
<![CDATA[
:204 %zext_ln27_31 = zext i8 %rowCenter_load_13

]]></Node>
<StgValue><ssdm name="zext_ln27_31"/></StgValue>
</operation>

<operation id="598" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="7">
<![CDATA[
:206 %rowCenter_load_14 = load i7 %rowCenter_addr_6

]]></Node>
<StgValue><ssdm name="rowCenter_load_14"/></StgValue>
</operation>

<operation id="599" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="8">
<![CDATA[
:207 %zext_ln27_32 = zext i8 %rowCenter_load_14

]]></Node>
<StgValue><ssdm name="zext_ln27_32"/></StgValue>
</operation>

<operation id="600" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="9">
<![CDATA[
:209 %zext_ln27_33 = zext i9 %add_ln27_12

]]></Node>
<StgValue><ssdm name="zext_ln27_33"/></StgValue>
</operation>

<operation id="601" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:210 %add_ln27_13 = add i9 %zext_ln27_31, i9 %zext_ln27_32

]]></Node>
<StgValue><ssdm name="add_ln27_13"/></StgValue>
</operation>

<operation id="602" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="9">
<![CDATA[
:211 %zext_ln27_34 = zext i9 %add_ln27_13

]]></Node>
<StgValue><ssdm name="zext_ln27_34"/></StgValue>
</operation>

<operation id="603" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:212 %sum_adjacent_4 = add i10 %zext_ln27_34, i10 %zext_ln27_33

]]></Node>
<StgValue><ssdm name="sum_adjacent_4"/></StgValue>
</operation>

<operation id="604" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:213 %shl_ln28_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_4, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_4"/></StgValue>
</operation>

<operation id="605" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="13">
<![CDATA[
:214 %zext_ln30_28 = zext i13 %shl_ln28_4

]]></Node>
<StgValue><ssdm name="zext_ln30_28"/></StgValue>
</operation>

<operation id="606" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="8">
<![CDATA[
:216 %zext_ln30_29 = zext i8 %rowAbove_load_13

]]></Node>
<StgValue><ssdm name="zext_ln30_29"/></StgValue>
</operation>

<operation id="607" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="7">
<![CDATA[
:218 %rowAbove_load_14 = load i7 %rowAbove_addr_6

]]></Node>
<StgValue><ssdm name="rowAbove_load_14"/></StgValue>
</operation>

<operation id="608" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="8">
<![CDATA[
:219 %zext_ln30_30 = zext i8 %rowAbove_load_14

]]></Node>
<StgValue><ssdm name="zext_ln30_30"/></StgValue>
</operation>

<operation id="609" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="8">
<![CDATA[
:221 %zext_ln30_31 = zext i8 %rowBelow_load_13

]]></Node>
<StgValue><ssdm name="zext_ln30_31"/></StgValue>
</operation>

<operation id="610" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="7">
<![CDATA[
:223 %rowBelow_load_14 = load i7 %rowBelow_addr_6

]]></Node>
<StgValue><ssdm name="rowBelow_load_14"/></StgValue>
</operation>

<operation id="611" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="8">
<![CDATA[
:224 %zext_ln30_32 = zext i8 %rowBelow_load_14

]]></Node>
<StgValue><ssdm name="zext_ln30_32"/></StgValue>
</operation>

<operation id="612" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:225 %add_ln30_12 = add i9 %zext_ln30_30, i9 %zext_ln30_29

]]></Node>
<StgValue><ssdm name="add_ln30_12"/></StgValue>
</operation>

<operation id="613" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="9">
<![CDATA[
:226 %zext_ln30_33 = zext i9 %add_ln30_12

]]></Node>
<StgValue><ssdm name="zext_ln30_33"/></StgValue>
</operation>

<operation id="614" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:227 %add_ln30_13 = add i9 %zext_ln30_31, i9 %zext_ln30_32

]]></Node>
<StgValue><ssdm name="add_ln30_13"/></StgValue>
</operation>

<operation id="615" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="9">
<![CDATA[
:228 %zext_ln30_34 = zext i9 %add_ln30_13

]]></Node>
<StgValue><ssdm name="zext_ln30_34"/></StgValue>
</operation>

<operation id="616" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:229 %sum_diagonal_4 = add i10 %zext_ln30_34, i10 %zext_ln30_33

]]></Node>
<StgValue><ssdm name="sum_diagonal_4"/></StgValue>
</operation>

<operation id="617" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:230 %shl_ln31_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_4, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_4"/></StgValue>
</operation>

<operation id="618" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="12">
<![CDATA[
:231 %zext_ln34_8 = zext i12 %shl_ln31_4

]]></Node>
<StgValue><ssdm name="zext_ln34_8"/></StgValue>
</operation>

<operation id="619" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:232 %add_ln34_126 = add i14 %zext_ln27_28, i14 %zext_ln30_28

]]></Node>
<StgValue><ssdm name="add_ln34_126"/></StgValue>
</operation>

<operation id="620" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:233 %add_ln34_127 = add i13 %zext_ln34_8, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_127"/></StgValue>
</operation>

<operation id="621" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="13">
<![CDATA[
:234 %zext_ln34_9 = zext i13 %add_ln34_127

]]></Node>
<StgValue><ssdm name="zext_ln34_9"/></StgValue>
</operation>

<operation id="622" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:235 %add_ln34_4 = add i14 %zext_ln34_9, i14 %add_ln34_126

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="623" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:236 %trunc_ln35_4 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_4, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_4"/></StgValue>
</operation>

<operation id="624" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237 %outputRow_addr_4 = getelementptr i8 %outputRow, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="outputRow_addr_4"/></StgValue>
</operation>

<operation id="625" st_id="16" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:238 %store_ln35 = store i8 %trunc_ln35_4, i7 %outputRow_addr_4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="626" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="7">
<![CDATA[
:239 %rowCenter_load_15 = load i7 %rowCenter_addr_6

]]></Node>
<StgValue><ssdm name="rowCenter_load_15"/></StgValue>
</operation>

<operation id="627" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="7">
<![CDATA[
:242 %rowAbove_load_15 = load i7 %rowAbove_addr_6

]]></Node>
<StgValue><ssdm name="rowAbove_load_15"/></StgValue>
</operation>

<operation id="628" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="7">
<![CDATA[
:244 %rowBelow_load_15 = load i7 %rowBelow_addr_6

]]></Node>
<StgValue><ssdm name="rowBelow_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="629" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="7">
<![CDATA[
:239 %rowCenter_load_15 = load i7 %rowCenter_addr_6

]]></Node>
<StgValue><ssdm name="rowCenter_load_15"/></StgValue>
</operation>

<operation id="630" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="7">
<![CDATA[
:242 %rowAbove_load_15 = load i7 %rowAbove_addr_6

]]></Node>
<StgValue><ssdm name="rowAbove_load_15"/></StgValue>
</operation>

<operation id="631" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="8">
<![CDATA[
:243 %zext_ln27_36 = zext i8 %rowAbove_load_15

]]></Node>
<StgValue><ssdm name="zext_ln27_36"/></StgValue>
</operation>

<operation id="632" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="7">
<![CDATA[
:244 %rowBelow_load_15 = load i7 %rowBelow_addr_6

]]></Node>
<StgValue><ssdm name="rowBelow_load_15"/></StgValue>
</operation>

<operation id="633" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="8">
<![CDATA[
:245 %zext_ln27_37 = zext i8 %rowBelow_load_15

]]></Node>
<StgValue><ssdm name="zext_ln27_37"/></StgValue>
</operation>

<operation id="634" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="7">
<![CDATA[
:246 %rowCenter_load_16 = load i7 %rowCenter_addr_5

]]></Node>
<StgValue><ssdm name="rowCenter_load_16"/></StgValue>
</operation>

<operation id="635" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:251 %add_ln27_15 = add i9 %zext_ln27_37, i9 %zext_ln27_36

]]></Node>
<StgValue><ssdm name="add_ln27_15"/></StgValue>
</operation>

<operation id="636" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="7">
<![CDATA[
:258 %rowAbove_load_16 = load i7 %rowAbove_addr_5

]]></Node>
<StgValue><ssdm name="rowAbove_load_16"/></StgValue>
</operation>

<operation id="637" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="7">
<![CDATA[
:263 %rowBelow_load_16 = load i7 %rowBelow_addr_5

]]></Node>
<StgValue><ssdm name="rowBelow_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="638" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="7">
<![CDATA[
:246 %rowCenter_load_16 = load i7 %rowCenter_addr_5

]]></Node>
<StgValue><ssdm name="rowCenter_load_16"/></StgValue>
</operation>

<operation id="639" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248 %rowCenter_addr_7 = getelementptr i8 %rowCenter, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="rowCenter_addr_7"/></StgValue>
</operation>

<operation id="640" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="7">
<![CDATA[
:249 %rowCenter_load_17 = load i7 %rowCenter_addr_7

]]></Node>
<StgValue><ssdm name="rowCenter_load_17"/></StgValue>
</operation>

<operation id="641" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="7">
<![CDATA[
:258 %rowAbove_load_16 = load i7 %rowAbove_addr_5

]]></Node>
<StgValue><ssdm name="rowAbove_load_16"/></StgValue>
</operation>

<operation id="642" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260 %rowAbove_addr_7 = getelementptr i8 %rowAbove, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="rowAbove_addr_7"/></StgValue>
</operation>

<operation id="643" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="7">
<![CDATA[
:261 %rowAbove_load_17 = load i7 %rowAbove_addr_7

]]></Node>
<StgValue><ssdm name="rowAbove_load_17"/></StgValue>
</operation>

<operation id="644" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="7">
<![CDATA[
:263 %rowBelow_load_16 = load i7 %rowBelow_addr_5

]]></Node>
<StgValue><ssdm name="rowBelow_load_16"/></StgValue>
</operation>

<operation id="645" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265 %rowBelow_addr_7 = getelementptr i8 %rowBelow, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="rowBelow_addr_7"/></StgValue>
</operation>

<operation id="646" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="7">
<![CDATA[
:266 %rowBelow_load_17 = load i7 %rowBelow_addr_7

]]></Node>
<StgValue><ssdm name="rowBelow_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="647" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:240 %shl_ln25_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_15, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_5"/></StgValue>
</operation>

<operation id="648" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="12">
<![CDATA[
:241 %zext_ln27_35 = zext i12 %shl_ln25_5

]]></Node>
<StgValue><ssdm name="zext_ln27_35"/></StgValue>
</operation>

<operation id="649" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="8">
<![CDATA[
:247 %zext_ln27_38 = zext i8 %rowCenter_load_16

]]></Node>
<StgValue><ssdm name="zext_ln27_38"/></StgValue>
</operation>

<operation id="650" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="7">
<![CDATA[
:249 %rowCenter_load_17 = load i7 %rowCenter_addr_7

]]></Node>
<StgValue><ssdm name="rowCenter_load_17"/></StgValue>
</operation>

<operation id="651" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="8">
<![CDATA[
:250 %zext_ln27_39 = zext i8 %rowCenter_load_17

]]></Node>
<StgValue><ssdm name="zext_ln27_39"/></StgValue>
</operation>

<operation id="652" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="9">
<![CDATA[
:252 %zext_ln27_40 = zext i9 %add_ln27_15

]]></Node>
<StgValue><ssdm name="zext_ln27_40"/></StgValue>
</operation>

<operation id="653" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:253 %add_ln27_16 = add i9 %zext_ln27_38, i9 %zext_ln27_39

]]></Node>
<StgValue><ssdm name="add_ln27_16"/></StgValue>
</operation>

<operation id="654" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="9">
<![CDATA[
:254 %zext_ln27_41 = zext i9 %add_ln27_16

]]></Node>
<StgValue><ssdm name="zext_ln27_41"/></StgValue>
</operation>

<operation id="655" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:255 %sum_adjacent_5 = add i10 %zext_ln27_41, i10 %zext_ln27_40

]]></Node>
<StgValue><ssdm name="sum_adjacent_5"/></StgValue>
</operation>

<operation id="656" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:256 %shl_ln28_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_5, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_5"/></StgValue>
</operation>

<operation id="657" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="13">
<![CDATA[
:257 %zext_ln30_35 = zext i13 %shl_ln28_5

]]></Node>
<StgValue><ssdm name="zext_ln30_35"/></StgValue>
</operation>

<operation id="658" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="8">
<![CDATA[
:259 %zext_ln30_36 = zext i8 %rowAbove_load_16

]]></Node>
<StgValue><ssdm name="zext_ln30_36"/></StgValue>
</operation>

<operation id="659" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="7">
<![CDATA[
:261 %rowAbove_load_17 = load i7 %rowAbove_addr_7

]]></Node>
<StgValue><ssdm name="rowAbove_load_17"/></StgValue>
</operation>

<operation id="660" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="8">
<![CDATA[
:262 %zext_ln30_37 = zext i8 %rowAbove_load_17

]]></Node>
<StgValue><ssdm name="zext_ln30_37"/></StgValue>
</operation>

<operation id="661" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="8">
<![CDATA[
:264 %zext_ln30_38 = zext i8 %rowBelow_load_16

]]></Node>
<StgValue><ssdm name="zext_ln30_38"/></StgValue>
</operation>

<operation id="662" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="7">
<![CDATA[
:266 %rowBelow_load_17 = load i7 %rowBelow_addr_7

]]></Node>
<StgValue><ssdm name="rowBelow_load_17"/></StgValue>
</operation>

<operation id="663" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="8">
<![CDATA[
:267 %zext_ln30_39 = zext i8 %rowBelow_load_17

]]></Node>
<StgValue><ssdm name="zext_ln30_39"/></StgValue>
</operation>

<operation id="664" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:268 %add_ln30_15 = add i9 %zext_ln30_37, i9 %zext_ln30_36

]]></Node>
<StgValue><ssdm name="add_ln30_15"/></StgValue>
</operation>

<operation id="665" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="9">
<![CDATA[
:269 %zext_ln30_40 = zext i9 %add_ln30_15

]]></Node>
<StgValue><ssdm name="zext_ln30_40"/></StgValue>
</operation>

<operation id="666" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:270 %add_ln30_16 = add i9 %zext_ln30_38, i9 %zext_ln30_39

]]></Node>
<StgValue><ssdm name="add_ln30_16"/></StgValue>
</operation>

<operation id="667" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="9">
<![CDATA[
:271 %zext_ln30_41 = zext i9 %add_ln30_16

]]></Node>
<StgValue><ssdm name="zext_ln30_41"/></StgValue>
</operation>

<operation id="668" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:272 %sum_diagonal_5 = add i10 %zext_ln30_41, i10 %zext_ln30_40

]]></Node>
<StgValue><ssdm name="sum_diagonal_5"/></StgValue>
</operation>

<operation id="669" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:273 %shl_ln31_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_5, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_5"/></StgValue>
</operation>

<operation id="670" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="13" op_0_bw="12">
<![CDATA[
:274 %zext_ln34_10 = zext i12 %shl_ln31_5

]]></Node>
<StgValue><ssdm name="zext_ln34_10"/></StgValue>
</operation>

<operation id="671" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:275 %add_ln34_128 = add i14 %zext_ln27_35, i14 %zext_ln30_35

]]></Node>
<StgValue><ssdm name="add_ln34_128"/></StgValue>
</operation>

<operation id="672" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:276 %add_ln34_129 = add i13 %zext_ln34_10, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_129"/></StgValue>
</operation>

<operation id="673" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="13">
<![CDATA[
:277 %zext_ln34_11 = zext i13 %add_ln34_129

]]></Node>
<StgValue><ssdm name="zext_ln34_11"/></StgValue>
</operation>

<operation id="674" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:278 %add_ln34_5 = add i14 %zext_ln34_11, i14 %add_ln34_128

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="675" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:279 %trunc_ln35_5 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_5, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_5"/></StgValue>
</operation>

<operation id="676" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280 %outputRow_addr_5 = getelementptr i8 %outputRow, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="outputRow_addr_5"/></StgValue>
</operation>

<operation id="677" st_id="19" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:281 %store_ln35 = store i8 %trunc_ln35_5, i7 %outputRow_addr_5

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="678" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="7">
<![CDATA[
:282 %rowCenter_load_18 = load i7 %rowCenter_addr_7

]]></Node>
<StgValue><ssdm name="rowCenter_load_18"/></StgValue>
</operation>

<operation id="679" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="7">
<![CDATA[
:285 %rowAbove_load_18 = load i7 %rowAbove_addr_7

]]></Node>
<StgValue><ssdm name="rowAbove_load_18"/></StgValue>
</operation>

<operation id="680" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="7">
<![CDATA[
:287 %rowBelow_load_18 = load i7 %rowBelow_addr_7

]]></Node>
<StgValue><ssdm name="rowBelow_load_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="681" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="7">
<![CDATA[
:282 %rowCenter_load_18 = load i7 %rowCenter_addr_7

]]></Node>
<StgValue><ssdm name="rowCenter_load_18"/></StgValue>
</operation>

<operation id="682" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="7">
<![CDATA[
:285 %rowAbove_load_18 = load i7 %rowAbove_addr_7

]]></Node>
<StgValue><ssdm name="rowAbove_load_18"/></StgValue>
</operation>

<operation id="683" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="8">
<![CDATA[
:286 %zext_ln27_43 = zext i8 %rowAbove_load_18

]]></Node>
<StgValue><ssdm name="zext_ln27_43"/></StgValue>
</operation>

<operation id="684" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="7">
<![CDATA[
:287 %rowBelow_load_18 = load i7 %rowBelow_addr_7

]]></Node>
<StgValue><ssdm name="rowBelow_load_18"/></StgValue>
</operation>

<operation id="685" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="8">
<![CDATA[
:288 %zext_ln27_44 = zext i8 %rowBelow_load_18

]]></Node>
<StgValue><ssdm name="zext_ln27_44"/></StgValue>
</operation>

<operation id="686" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="7">
<![CDATA[
:289 %rowCenter_load_19 = load i7 %rowCenter_addr_6

]]></Node>
<StgValue><ssdm name="rowCenter_load_19"/></StgValue>
</operation>

<operation id="687" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:294 %add_ln27_18 = add i9 %zext_ln27_44, i9 %zext_ln27_43

]]></Node>
<StgValue><ssdm name="add_ln27_18"/></StgValue>
</operation>

<operation id="688" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="7">
<![CDATA[
:301 %rowAbove_load_19 = load i7 %rowAbove_addr_6

]]></Node>
<StgValue><ssdm name="rowAbove_load_19"/></StgValue>
</operation>

<operation id="689" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="7">
<![CDATA[
:306 %rowBelow_load_19 = load i7 %rowBelow_addr_6

]]></Node>
<StgValue><ssdm name="rowBelow_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="690" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="7">
<![CDATA[
:289 %rowCenter_load_19 = load i7 %rowCenter_addr_6

]]></Node>
<StgValue><ssdm name="rowCenter_load_19"/></StgValue>
</operation>

<operation id="691" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291 %rowCenter_addr_8 = getelementptr i8 %rowCenter, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="rowCenter_addr_8"/></StgValue>
</operation>

<operation id="692" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="7">
<![CDATA[
:292 %rowCenter_load_20 = load i7 %rowCenter_addr_8

]]></Node>
<StgValue><ssdm name="rowCenter_load_20"/></StgValue>
</operation>

<operation id="693" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="7">
<![CDATA[
:301 %rowAbove_load_19 = load i7 %rowAbove_addr_6

]]></Node>
<StgValue><ssdm name="rowAbove_load_19"/></StgValue>
</operation>

<operation id="694" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303 %rowAbove_addr_8 = getelementptr i8 %rowAbove, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="rowAbove_addr_8"/></StgValue>
</operation>

<operation id="695" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="7">
<![CDATA[
:304 %rowAbove_load_20 = load i7 %rowAbove_addr_8

]]></Node>
<StgValue><ssdm name="rowAbove_load_20"/></StgValue>
</operation>

<operation id="696" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="7">
<![CDATA[
:306 %rowBelow_load_19 = load i7 %rowBelow_addr_6

]]></Node>
<StgValue><ssdm name="rowBelow_load_19"/></StgValue>
</operation>

<operation id="697" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308 %rowBelow_addr_8 = getelementptr i8 %rowBelow, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="rowBelow_addr_8"/></StgValue>
</operation>

<operation id="698" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="7">
<![CDATA[
:309 %rowBelow_load_20 = load i7 %rowBelow_addr_8

]]></Node>
<StgValue><ssdm name="rowBelow_load_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="699" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:283 %shl_ln25_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_18, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_6"/></StgValue>
</operation>

<operation id="700" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="12">
<![CDATA[
:284 %zext_ln27_42 = zext i12 %shl_ln25_6

]]></Node>
<StgValue><ssdm name="zext_ln27_42"/></StgValue>
</operation>

<operation id="701" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="8">
<![CDATA[
:290 %zext_ln27_45 = zext i8 %rowCenter_load_19

]]></Node>
<StgValue><ssdm name="zext_ln27_45"/></StgValue>
</operation>

<operation id="702" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="7">
<![CDATA[
:292 %rowCenter_load_20 = load i7 %rowCenter_addr_8

]]></Node>
<StgValue><ssdm name="rowCenter_load_20"/></StgValue>
</operation>

<operation id="703" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="8">
<![CDATA[
:293 %zext_ln27_46 = zext i8 %rowCenter_load_20

]]></Node>
<StgValue><ssdm name="zext_ln27_46"/></StgValue>
</operation>

<operation id="704" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="9">
<![CDATA[
:295 %zext_ln27_47 = zext i9 %add_ln27_18

]]></Node>
<StgValue><ssdm name="zext_ln27_47"/></StgValue>
</operation>

<operation id="705" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:296 %add_ln27_19 = add i9 %zext_ln27_45, i9 %zext_ln27_46

]]></Node>
<StgValue><ssdm name="add_ln27_19"/></StgValue>
</operation>

<operation id="706" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="9">
<![CDATA[
:297 %zext_ln27_48 = zext i9 %add_ln27_19

]]></Node>
<StgValue><ssdm name="zext_ln27_48"/></StgValue>
</operation>

<operation id="707" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:298 %sum_adjacent_6 = add i10 %zext_ln27_48, i10 %zext_ln27_47

]]></Node>
<StgValue><ssdm name="sum_adjacent_6"/></StgValue>
</operation>

<operation id="708" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:299 %shl_ln28_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_6, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_6"/></StgValue>
</operation>

<operation id="709" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="13">
<![CDATA[
:300 %zext_ln30_42 = zext i13 %shl_ln28_6

]]></Node>
<StgValue><ssdm name="zext_ln30_42"/></StgValue>
</operation>

<operation id="710" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="8">
<![CDATA[
:302 %zext_ln30_43 = zext i8 %rowAbove_load_19

]]></Node>
<StgValue><ssdm name="zext_ln30_43"/></StgValue>
</operation>

<operation id="711" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="7">
<![CDATA[
:304 %rowAbove_load_20 = load i7 %rowAbove_addr_8

]]></Node>
<StgValue><ssdm name="rowAbove_load_20"/></StgValue>
</operation>

<operation id="712" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="8">
<![CDATA[
:305 %zext_ln30_44 = zext i8 %rowAbove_load_20

]]></Node>
<StgValue><ssdm name="zext_ln30_44"/></StgValue>
</operation>

<operation id="713" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="8">
<![CDATA[
:307 %zext_ln30_45 = zext i8 %rowBelow_load_19

]]></Node>
<StgValue><ssdm name="zext_ln30_45"/></StgValue>
</operation>

<operation id="714" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="7">
<![CDATA[
:309 %rowBelow_load_20 = load i7 %rowBelow_addr_8

]]></Node>
<StgValue><ssdm name="rowBelow_load_20"/></StgValue>
</operation>

<operation id="715" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="8">
<![CDATA[
:310 %zext_ln30_46 = zext i8 %rowBelow_load_20

]]></Node>
<StgValue><ssdm name="zext_ln30_46"/></StgValue>
</operation>

<operation id="716" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:311 %add_ln30_18 = add i9 %zext_ln30_44, i9 %zext_ln30_43

]]></Node>
<StgValue><ssdm name="add_ln30_18"/></StgValue>
</operation>

<operation id="717" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="9">
<![CDATA[
:312 %zext_ln30_47 = zext i9 %add_ln30_18

]]></Node>
<StgValue><ssdm name="zext_ln30_47"/></StgValue>
</operation>

<operation id="718" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:313 %add_ln30_19 = add i9 %zext_ln30_45, i9 %zext_ln30_46

]]></Node>
<StgValue><ssdm name="add_ln30_19"/></StgValue>
</operation>

<operation id="719" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="9">
<![CDATA[
:314 %zext_ln30_48 = zext i9 %add_ln30_19

]]></Node>
<StgValue><ssdm name="zext_ln30_48"/></StgValue>
</operation>

<operation id="720" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:315 %sum_diagonal_6 = add i10 %zext_ln30_48, i10 %zext_ln30_47

]]></Node>
<StgValue><ssdm name="sum_diagonal_6"/></StgValue>
</operation>

<operation id="721" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:316 %shl_ln31_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_6, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_6"/></StgValue>
</operation>

<operation id="722" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="13" op_0_bw="12">
<![CDATA[
:317 %zext_ln34_12 = zext i12 %shl_ln31_6

]]></Node>
<StgValue><ssdm name="zext_ln34_12"/></StgValue>
</operation>

<operation id="723" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:318 %add_ln34_130 = add i14 %zext_ln27_42, i14 %zext_ln30_42

]]></Node>
<StgValue><ssdm name="add_ln34_130"/></StgValue>
</operation>

<operation id="724" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:319 %add_ln34_131 = add i13 %zext_ln34_12, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_131"/></StgValue>
</operation>

<operation id="725" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="14" op_0_bw="13">
<![CDATA[
:320 %zext_ln34_13 = zext i13 %add_ln34_131

]]></Node>
<StgValue><ssdm name="zext_ln34_13"/></StgValue>
</operation>

<operation id="726" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:321 %add_ln34_6 = add i14 %zext_ln34_13, i14 %add_ln34_130

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>

<operation id="727" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:322 %trunc_ln35_6 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_6, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_6"/></StgValue>
</operation>

<operation id="728" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323 %outputRow_addr_6 = getelementptr i8 %outputRow, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="outputRow_addr_6"/></StgValue>
</operation>

<operation id="729" st_id="22" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:324 %store_ln35 = store i8 %trunc_ln35_6, i7 %outputRow_addr_6

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="730" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="7">
<![CDATA[
:325 %rowCenter_load_21 = load i7 %rowCenter_addr_8

]]></Node>
<StgValue><ssdm name="rowCenter_load_21"/></StgValue>
</operation>

<operation id="731" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="7">
<![CDATA[
:328 %rowAbove_load_21 = load i7 %rowAbove_addr_8

]]></Node>
<StgValue><ssdm name="rowAbove_load_21"/></StgValue>
</operation>

<operation id="732" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="7">
<![CDATA[
:330 %rowBelow_load_21 = load i7 %rowBelow_addr_8

]]></Node>
<StgValue><ssdm name="rowBelow_load_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="733" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="7">
<![CDATA[
:325 %rowCenter_load_21 = load i7 %rowCenter_addr_8

]]></Node>
<StgValue><ssdm name="rowCenter_load_21"/></StgValue>
</operation>

<operation id="734" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="7">
<![CDATA[
:328 %rowAbove_load_21 = load i7 %rowAbove_addr_8

]]></Node>
<StgValue><ssdm name="rowAbove_load_21"/></StgValue>
</operation>

<operation id="735" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="8">
<![CDATA[
:329 %zext_ln27_50 = zext i8 %rowAbove_load_21

]]></Node>
<StgValue><ssdm name="zext_ln27_50"/></StgValue>
</operation>

<operation id="736" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="7">
<![CDATA[
:330 %rowBelow_load_21 = load i7 %rowBelow_addr_8

]]></Node>
<StgValue><ssdm name="rowBelow_load_21"/></StgValue>
</operation>

<operation id="737" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="8">
<![CDATA[
:331 %zext_ln27_51 = zext i8 %rowBelow_load_21

]]></Node>
<StgValue><ssdm name="zext_ln27_51"/></StgValue>
</operation>

<operation id="738" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="7">
<![CDATA[
:332 %rowCenter_load_22 = load i7 %rowCenter_addr_7

]]></Node>
<StgValue><ssdm name="rowCenter_load_22"/></StgValue>
</operation>

<operation id="739" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:337 %add_ln27_21 = add i9 %zext_ln27_51, i9 %zext_ln27_50

]]></Node>
<StgValue><ssdm name="add_ln27_21"/></StgValue>
</operation>

<operation id="740" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="7">
<![CDATA[
:344 %rowAbove_load_22 = load i7 %rowAbove_addr_7

]]></Node>
<StgValue><ssdm name="rowAbove_load_22"/></StgValue>
</operation>

<operation id="741" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="7">
<![CDATA[
:349 %rowBelow_load_22 = load i7 %rowBelow_addr_7

]]></Node>
<StgValue><ssdm name="rowBelow_load_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="742" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="7">
<![CDATA[
:332 %rowCenter_load_22 = load i7 %rowCenter_addr_7

]]></Node>
<StgValue><ssdm name="rowCenter_load_22"/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:334 %rowCenter_addr_9 = getelementptr i8 %rowCenter, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="rowCenter_addr_9"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="7">
<![CDATA[
:335 %rowCenter_load_23 = load i7 %rowCenter_addr_9

]]></Node>
<StgValue><ssdm name="rowCenter_load_23"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="7">
<![CDATA[
:344 %rowAbove_load_22 = load i7 %rowAbove_addr_7

]]></Node>
<StgValue><ssdm name="rowAbove_load_22"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:346 %rowAbove_addr_9 = getelementptr i8 %rowAbove, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="rowAbove_addr_9"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="7">
<![CDATA[
:347 %rowAbove_load_23 = load i7 %rowAbove_addr_9

]]></Node>
<StgValue><ssdm name="rowAbove_load_23"/></StgValue>
</operation>

<operation id="748" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="7">
<![CDATA[
:349 %rowBelow_load_22 = load i7 %rowBelow_addr_7

]]></Node>
<StgValue><ssdm name="rowBelow_load_22"/></StgValue>
</operation>

<operation id="749" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:351 %rowBelow_addr_9 = getelementptr i8 %rowBelow, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="rowBelow_addr_9"/></StgValue>
</operation>

<operation id="750" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="7">
<![CDATA[
:352 %rowBelow_load_23 = load i7 %rowBelow_addr_9

]]></Node>
<StgValue><ssdm name="rowBelow_load_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="751" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:326 %shl_ln25_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_21, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_7"/></StgValue>
</operation>

<operation id="752" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="12">
<![CDATA[
:327 %zext_ln27_49 = zext i12 %shl_ln25_7

]]></Node>
<StgValue><ssdm name="zext_ln27_49"/></StgValue>
</operation>

<operation id="753" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="8">
<![CDATA[
:333 %zext_ln27_52 = zext i8 %rowCenter_load_22

]]></Node>
<StgValue><ssdm name="zext_ln27_52"/></StgValue>
</operation>

<operation id="754" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="7">
<![CDATA[
:335 %rowCenter_load_23 = load i7 %rowCenter_addr_9

]]></Node>
<StgValue><ssdm name="rowCenter_load_23"/></StgValue>
</operation>

<operation id="755" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="8">
<![CDATA[
:336 %zext_ln27_53 = zext i8 %rowCenter_load_23

]]></Node>
<StgValue><ssdm name="zext_ln27_53"/></StgValue>
</operation>

<operation id="756" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="9">
<![CDATA[
:338 %zext_ln27_54 = zext i9 %add_ln27_21

]]></Node>
<StgValue><ssdm name="zext_ln27_54"/></StgValue>
</operation>

<operation id="757" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:339 %add_ln27_22 = add i9 %zext_ln27_52, i9 %zext_ln27_53

]]></Node>
<StgValue><ssdm name="add_ln27_22"/></StgValue>
</operation>

<operation id="758" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="9">
<![CDATA[
:340 %zext_ln27_55 = zext i9 %add_ln27_22

]]></Node>
<StgValue><ssdm name="zext_ln27_55"/></StgValue>
</operation>

<operation id="759" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:341 %sum_adjacent_7 = add i10 %zext_ln27_55, i10 %zext_ln27_54

]]></Node>
<StgValue><ssdm name="sum_adjacent_7"/></StgValue>
</operation>

<operation id="760" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:342 %shl_ln28_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_7, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_7"/></StgValue>
</operation>

<operation id="761" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="13">
<![CDATA[
:343 %zext_ln30_49 = zext i13 %shl_ln28_7

]]></Node>
<StgValue><ssdm name="zext_ln30_49"/></StgValue>
</operation>

<operation id="762" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="8">
<![CDATA[
:345 %zext_ln30_50 = zext i8 %rowAbove_load_22

]]></Node>
<StgValue><ssdm name="zext_ln30_50"/></StgValue>
</operation>

<operation id="763" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="7">
<![CDATA[
:347 %rowAbove_load_23 = load i7 %rowAbove_addr_9

]]></Node>
<StgValue><ssdm name="rowAbove_load_23"/></StgValue>
</operation>

<operation id="764" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="8">
<![CDATA[
:348 %zext_ln30_51 = zext i8 %rowAbove_load_23

]]></Node>
<StgValue><ssdm name="zext_ln30_51"/></StgValue>
</operation>

<operation id="765" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="8">
<![CDATA[
:350 %zext_ln30_52 = zext i8 %rowBelow_load_22

]]></Node>
<StgValue><ssdm name="zext_ln30_52"/></StgValue>
</operation>

<operation id="766" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="7">
<![CDATA[
:352 %rowBelow_load_23 = load i7 %rowBelow_addr_9

]]></Node>
<StgValue><ssdm name="rowBelow_load_23"/></StgValue>
</operation>

<operation id="767" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="8">
<![CDATA[
:353 %zext_ln30_53 = zext i8 %rowBelow_load_23

]]></Node>
<StgValue><ssdm name="zext_ln30_53"/></StgValue>
</operation>

<operation id="768" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:354 %add_ln30_21 = add i9 %zext_ln30_51, i9 %zext_ln30_50

]]></Node>
<StgValue><ssdm name="add_ln30_21"/></StgValue>
</operation>

<operation id="769" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="9">
<![CDATA[
:355 %zext_ln30_54 = zext i9 %add_ln30_21

]]></Node>
<StgValue><ssdm name="zext_ln30_54"/></StgValue>
</operation>

<operation id="770" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:356 %add_ln30_22 = add i9 %zext_ln30_52, i9 %zext_ln30_53

]]></Node>
<StgValue><ssdm name="add_ln30_22"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="9">
<![CDATA[
:357 %zext_ln30_55 = zext i9 %add_ln30_22

]]></Node>
<StgValue><ssdm name="zext_ln30_55"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:358 %sum_diagonal_7 = add i10 %zext_ln30_55, i10 %zext_ln30_54

]]></Node>
<StgValue><ssdm name="sum_diagonal_7"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:359 %shl_ln31_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_7, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_7"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="13" op_0_bw="12">
<![CDATA[
:360 %zext_ln34_14 = zext i12 %shl_ln31_7

]]></Node>
<StgValue><ssdm name="zext_ln34_14"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:361 %add_ln34_132 = add i14 %zext_ln27_49, i14 %zext_ln30_49

]]></Node>
<StgValue><ssdm name="add_ln34_132"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:362 %add_ln34_133 = add i13 %zext_ln34_14, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_133"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="13">
<![CDATA[
:363 %zext_ln34_15 = zext i13 %add_ln34_133

]]></Node>
<StgValue><ssdm name="zext_ln34_15"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:364 %add_ln34_7 = add i14 %zext_ln34_15, i14 %add_ln34_132

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:365 %trunc_ln35_7 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_7, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_7"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:366 %outputRow_addr_7 = getelementptr i8 %outputRow, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="outputRow_addr_7"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:367 %store_ln35 = store i8 %trunc_ln35_7, i7 %outputRow_addr_7

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="7">
<![CDATA[
:368 %rowCenter_load_24 = load i7 %rowCenter_addr_9

]]></Node>
<StgValue><ssdm name="rowCenter_load_24"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="7">
<![CDATA[
:371 %rowAbove_load_24 = load i7 %rowAbove_addr_9

]]></Node>
<StgValue><ssdm name="rowAbove_load_24"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="7">
<![CDATA[
:373 %rowBelow_load_24 = load i7 %rowBelow_addr_9

]]></Node>
<StgValue><ssdm name="rowBelow_load_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="785" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="7">
<![CDATA[
:368 %rowCenter_load_24 = load i7 %rowCenter_addr_9

]]></Node>
<StgValue><ssdm name="rowCenter_load_24"/></StgValue>
</operation>

<operation id="786" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="7">
<![CDATA[
:371 %rowAbove_load_24 = load i7 %rowAbove_addr_9

]]></Node>
<StgValue><ssdm name="rowAbove_load_24"/></StgValue>
</operation>

<operation id="787" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="8">
<![CDATA[
:372 %zext_ln27_57 = zext i8 %rowAbove_load_24

]]></Node>
<StgValue><ssdm name="zext_ln27_57"/></StgValue>
</operation>

<operation id="788" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="7">
<![CDATA[
:373 %rowBelow_load_24 = load i7 %rowBelow_addr_9

]]></Node>
<StgValue><ssdm name="rowBelow_load_24"/></StgValue>
</operation>

<operation id="789" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="8">
<![CDATA[
:374 %zext_ln27_58 = zext i8 %rowBelow_load_24

]]></Node>
<StgValue><ssdm name="zext_ln27_58"/></StgValue>
</operation>

<operation id="790" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="7">
<![CDATA[
:375 %rowCenter_load_25 = load i7 %rowCenter_addr_8

]]></Node>
<StgValue><ssdm name="rowCenter_load_25"/></StgValue>
</operation>

<operation id="791" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:380 %add_ln27_24 = add i9 %zext_ln27_58, i9 %zext_ln27_57

]]></Node>
<StgValue><ssdm name="add_ln27_24"/></StgValue>
</operation>

<operation id="792" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="7">
<![CDATA[
:387 %rowAbove_load_25 = load i7 %rowAbove_addr_8

]]></Node>
<StgValue><ssdm name="rowAbove_load_25"/></StgValue>
</operation>

<operation id="793" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="7">
<![CDATA[
:392 %rowBelow_load_25 = load i7 %rowBelow_addr_8

]]></Node>
<StgValue><ssdm name="rowBelow_load_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="794" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="7">
<![CDATA[
:375 %rowCenter_load_25 = load i7 %rowCenter_addr_8

]]></Node>
<StgValue><ssdm name="rowCenter_load_25"/></StgValue>
</operation>

<operation id="795" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:377 %rowCenter_addr_10 = getelementptr i8 %rowCenter, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="rowCenter_addr_10"/></StgValue>
</operation>

<operation id="796" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="7">
<![CDATA[
:378 %rowCenter_load_26 = load i7 %rowCenter_addr_10

]]></Node>
<StgValue><ssdm name="rowCenter_load_26"/></StgValue>
</operation>

<operation id="797" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="7">
<![CDATA[
:387 %rowAbove_load_25 = load i7 %rowAbove_addr_8

]]></Node>
<StgValue><ssdm name="rowAbove_load_25"/></StgValue>
</operation>

<operation id="798" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:389 %rowAbove_addr_10 = getelementptr i8 %rowAbove, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="rowAbove_addr_10"/></StgValue>
</operation>

<operation id="799" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="7">
<![CDATA[
:390 %rowAbove_load_26 = load i7 %rowAbove_addr_10

]]></Node>
<StgValue><ssdm name="rowAbove_load_26"/></StgValue>
</operation>

<operation id="800" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="7">
<![CDATA[
:392 %rowBelow_load_25 = load i7 %rowBelow_addr_8

]]></Node>
<StgValue><ssdm name="rowBelow_load_25"/></StgValue>
</operation>

<operation id="801" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:394 %rowBelow_addr_10 = getelementptr i8 %rowBelow, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="rowBelow_addr_10"/></StgValue>
</operation>

<operation id="802" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="7">
<![CDATA[
:395 %rowBelow_load_26 = load i7 %rowBelow_addr_10

]]></Node>
<StgValue><ssdm name="rowBelow_load_26"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="803" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:369 %shl_ln25_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_24, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_8"/></StgValue>
</operation>

<operation id="804" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="12">
<![CDATA[
:370 %zext_ln27_56 = zext i12 %shl_ln25_8

]]></Node>
<StgValue><ssdm name="zext_ln27_56"/></StgValue>
</operation>

<operation id="805" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="8">
<![CDATA[
:376 %zext_ln27_59 = zext i8 %rowCenter_load_25

]]></Node>
<StgValue><ssdm name="zext_ln27_59"/></StgValue>
</operation>

<operation id="806" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="7">
<![CDATA[
:378 %rowCenter_load_26 = load i7 %rowCenter_addr_10

]]></Node>
<StgValue><ssdm name="rowCenter_load_26"/></StgValue>
</operation>

<operation id="807" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="8">
<![CDATA[
:379 %zext_ln27_60 = zext i8 %rowCenter_load_26

]]></Node>
<StgValue><ssdm name="zext_ln27_60"/></StgValue>
</operation>

<operation id="808" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="9">
<![CDATA[
:381 %zext_ln27_61 = zext i9 %add_ln27_24

]]></Node>
<StgValue><ssdm name="zext_ln27_61"/></StgValue>
</operation>

<operation id="809" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:382 %add_ln27_25 = add i9 %zext_ln27_59, i9 %zext_ln27_60

]]></Node>
<StgValue><ssdm name="add_ln27_25"/></StgValue>
</operation>

<operation id="810" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="9">
<![CDATA[
:383 %zext_ln27_62 = zext i9 %add_ln27_25

]]></Node>
<StgValue><ssdm name="zext_ln27_62"/></StgValue>
</operation>

<operation id="811" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:384 %sum_adjacent_8 = add i10 %zext_ln27_62, i10 %zext_ln27_61

]]></Node>
<StgValue><ssdm name="sum_adjacent_8"/></StgValue>
</operation>

<operation id="812" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:385 %shl_ln28_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_8, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_8"/></StgValue>
</operation>

<operation id="813" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="13">
<![CDATA[
:386 %zext_ln30_56 = zext i13 %shl_ln28_8

]]></Node>
<StgValue><ssdm name="zext_ln30_56"/></StgValue>
</operation>

<operation id="814" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="8">
<![CDATA[
:388 %zext_ln30_57 = zext i8 %rowAbove_load_25

]]></Node>
<StgValue><ssdm name="zext_ln30_57"/></StgValue>
</operation>

<operation id="815" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="7">
<![CDATA[
:390 %rowAbove_load_26 = load i7 %rowAbove_addr_10

]]></Node>
<StgValue><ssdm name="rowAbove_load_26"/></StgValue>
</operation>

<operation id="816" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="8">
<![CDATA[
:391 %zext_ln30_58 = zext i8 %rowAbove_load_26

]]></Node>
<StgValue><ssdm name="zext_ln30_58"/></StgValue>
</operation>

<operation id="817" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="8">
<![CDATA[
:393 %zext_ln30_59 = zext i8 %rowBelow_load_25

]]></Node>
<StgValue><ssdm name="zext_ln30_59"/></StgValue>
</operation>

<operation id="818" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="7">
<![CDATA[
:395 %rowBelow_load_26 = load i7 %rowBelow_addr_10

]]></Node>
<StgValue><ssdm name="rowBelow_load_26"/></StgValue>
</operation>

<operation id="819" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="8">
<![CDATA[
:396 %zext_ln30_60 = zext i8 %rowBelow_load_26

]]></Node>
<StgValue><ssdm name="zext_ln30_60"/></StgValue>
</operation>

<operation id="820" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:397 %add_ln30_24 = add i9 %zext_ln30_58, i9 %zext_ln30_57

]]></Node>
<StgValue><ssdm name="add_ln30_24"/></StgValue>
</operation>

<operation id="821" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="9">
<![CDATA[
:398 %zext_ln30_61 = zext i9 %add_ln30_24

]]></Node>
<StgValue><ssdm name="zext_ln30_61"/></StgValue>
</operation>

<operation id="822" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:399 %add_ln30_25 = add i9 %zext_ln30_59, i9 %zext_ln30_60

]]></Node>
<StgValue><ssdm name="add_ln30_25"/></StgValue>
</operation>

<operation id="823" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="9">
<![CDATA[
:400 %zext_ln30_62 = zext i9 %add_ln30_25

]]></Node>
<StgValue><ssdm name="zext_ln30_62"/></StgValue>
</operation>

<operation id="824" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:401 %sum_diagonal_8 = add i10 %zext_ln30_62, i10 %zext_ln30_61

]]></Node>
<StgValue><ssdm name="sum_diagonal_8"/></StgValue>
</operation>

<operation id="825" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:402 %shl_ln31_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_8, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_8"/></StgValue>
</operation>

<operation id="826" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="13" op_0_bw="12">
<![CDATA[
:403 %zext_ln34_16 = zext i12 %shl_ln31_8

]]></Node>
<StgValue><ssdm name="zext_ln34_16"/></StgValue>
</operation>

<operation id="827" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:404 %add_ln34_134 = add i14 %zext_ln27_56, i14 %zext_ln30_56

]]></Node>
<StgValue><ssdm name="add_ln34_134"/></StgValue>
</operation>

<operation id="828" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:405 %add_ln34_135 = add i13 %zext_ln34_16, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_135"/></StgValue>
</operation>

<operation id="829" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="14" op_0_bw="13">
<![CDATA[
:406 %zext_ln34_17 = zext i13 %add_ln34_135

]]></Node>
<StgValue><ssdm name="zext_ln34_17"/></StgValue>
</operation>

<operation id="830" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:407 %add_ln34_8 = add i14 %zext_ln34_17, i14 %add_ln34_134

]]></Node>
<StgValue><ssdm name="add_ln34_8"/></StgValue>
</operation>

<operation id="831" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:408 %trunc_ln35_8 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_8, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_8"/></StgValue>
</operation>

<operation id="832" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:409 %outputRow_addr_8 = getelementptr i8 %outputRow, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="outputRow_addr_8"/></StgValue>
</operation>

<operation id="833" st_id="28" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:410 %store_ln35 = store i8 %trunc_ln35_8, i7 %outputRow_addr_8

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="834" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="7">
<![CDATA[
:411 %rowCenter_load_27 = load i7 %rowCenter_addr_10

]]></Node>
<StgValue><ssdm name="rowCenter_load_27"/></StgValue>
</operation>

<operation id="835" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="7">
<![CDATA[
:414 %rowAbove_load_27 = load i7 %rowAbove_addr_10

]]></Node>
<StgValue><ssdm name="rowAbove_load_27"/></StgValue>
</operation>

<operation id="836" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="7">
<![CDATA[
:416 %rowBelow_load_27 = load i7 %rowBelow_addr_10

]]></Node>
<StgValue><ssdm name="rowBelow_load_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="837" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="7">
<![CDATA[
:411 %rowCenter_load_27 = load i7 %rowCenter_addr_10

]]></Node>
<StgValue><ssdm name="rowCenter_load_27"/></StgValue>
</operation>

<operation id="838" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="7">
<![CDATA[
:414 %rowAbove_load_27 = load i7 %rowAbove_addr_10

]]></Node>
<StgValue><ssdm name="rowAbove_load_27"/></StgValue>
</operation>

<operation id="839" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="8">
<![CDATA[
:415 %zext_ln27_64 = zext i8 %rowAbove_load_27

]]></Node>
<StgValue><ssdm name="zext_ln27_64"/></StgValue>
</operation>

<operation id="840" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="7">
<![CDATA[
:416 %rowBelow_load_27 = load i7 %rowBelow_addr_10

]]></Node>
<StgValue><ssdm name="rowBelow_load_27"/></StgValue>
</operation>

<operation id="841" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="8">
<![CDATA[
:417 %zext_ln27_65 = zext i8 %rowBelow_load_27

]]></Node>
<StgValue><ssdm name="zext_ln27_65"/></StgValue>
</operation>

<operation id="842" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="7">
<![CDATA[
:418 %rowCenter_load_28 = load i7 %rowCenter_addr_9

]]></Node>
<StgValue><ssdm name="rowCenter_load_28"/></StgValue>
</operation>

<operation id="843" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:423 %add_ln27_27 = add i9 %zext_ln27_65, i9 %zext_ln27_64

]]></Node>
<StgValue><ssdm name="add_ln27_27"/></StgValue>
</operation>

<operation id="844" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="7">
<![CDATA[
:430 %rowAbove_load_28 = load i7 %rowAbove_addr_9

]]></Node>
<StgValue><ssdm name="rowAbove_load_28"/></StgValue>
</operation>

<operation id="845" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="7">
<![CDATA[
:435 %rowBelow_load_28 = load i7 %rowBelow_addr_9

]]></Node>
<StgValue><ssdm name="rowBelow_load_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="846" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="7">
<![CDATA[
:418 %rowCenter_load_28 = load i7 %rowCenter_addr_9

]]></Node>
<StgValue><ssdm name="rowCenter_load_28"/></StgValue>
</operation>

<operation id="847" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:420 %rowCenter_addr_11 = getelementptr i8 %rowCenter, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="rowCenter_addr_11"/></StgValue>
</operation>

<operation id="848" st_id="30" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="7">
<![CDATA[
:421 %rowCenter_load_29 = load i7 %rowCenter_addr_11

]]></Node>
<StgValue><ssdm name="rowCenter_load_29"/></StgValue>
</operation>

<operation id="849" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="7">
<![CDATA[
:430 %rowAbove_load_28 = load i7 %rowAbove_addr_9

]]></Node>
<StgValue><ssdm name="rowAbove_load_28"/></StgValue>
</operation>

<operation id="850" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:432 %rowAbove_addr_11 = getelementptr i8 %rowAbove, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="rowAbove_addr_11"/></StgValue>
</operation>

<operation id="851" st_id="30" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="7">
<![CDATA[
:433 %rowAbove_load_29 = load i7 %rowAbove_addr_11

]]></Node>
<StgValue><ssdm name="rowAbove_load_29"/></StgValue>
</operation>

<operation id="852" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="7">
<![CDATA[
:435 %rowBelow_load_28 = load i7 %rowBelow_addr_9

]]></Node>
<StgValue><ssdm name="rowBelow_load_28"/></StgValue>
</operation>

<operation id="853" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:437 %rowBelow_addr_11 = getelementptr i8 %rowBelow, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="rowBelow_addr_11"/></StgValue>
</operation>

<operation id="854" st_id="30" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="7">
<![CDATA[
:438 %rowBelow_load_29 = load i7 %rowBelow_addr_11

]]></Node>
<StgValue><ssdm name="rowBelow_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="855" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:412 %shl_ln25_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_27, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_9"/></StgValue>
</operation>

<operation id="856" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="12">
<![CDATA[
:413 %zext_ln27_63 = zext i12 %shl_ln25_9

]]></Node>
<StgValue><ssdm name="zext_ln27_63"/></StgValue>
</operation>

<operation id="857" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="8">
<![CDATA[
:419 %zext_ln27_66 = zext i8 %rowCenter_load_28

]]></Node>
<StgValue><ssdm name="zext_ln27_66"/></StgValue>
</operation>

<operation id="858" st_id="31" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="7">
<![CDATA[
:421 %rowCenter_load_29 = load i7 %rowCenter_addr_11

]]></Node>
<StgValue><ssdm name="rowCenter_load_29"/></StgValue>
</operation>

<operation id="859" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="8">
<![CDATA[
:422 %zext_ln27_67 = zext i8 %rowCenter_load_29

]]></Node>
<StgValue><ssdm name="zext_ln27_67"/></StgValue>
</operation>

<operation id="860" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="9">
<![CDATA[
:424 %zext_ln27_68 = zext i9 %add_ln27_27

]]></Node>
<StgValue><ssdm name="zext_ln27_68"/></StgValue>
</operation>

<operation id="861" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:425 %add_ln27_28 = add i9 %zext_ln27_66, i9 %zext_ln27_67

]]></Node>
<StgValue><ssdm name="add_ln27_28"/></StgValue>
</operation>

<operation id="862" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="9">
<![CDATA[
:426 %zext_ln27_69 = zext i9 %add_ln27_28

]]></Node>
<StgValue><ssdm name="zext_ln27_69"/></StgValue>
</operation>

<operation id="863" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:427 %sum_adjacent_9 = add i10 %zext_ln27_69, i10 %zext_ln27_68

]]></Node>
<StgValue><ssdm name="sum_adjacent_9"/></StgValue>
</operation>

<operation id="864" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:428 %shl_ln28_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_9, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_9"/></StgValue>
</operation>

<operation id="865" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="14" op_0_bw="13">
<![CDATA[
:429 %zext_ln30_63 = zext i13 %shl_ln28_9

]]></Node>
<StgValue><ssdm name="zext_ln30_63"/></StgValue>
</operation>

<operation id="866" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="8">
<![CDATA[
:431 %zext_ln30_64 = zext i8 %rowAbove_load_28

]]></Node>
<StgValue><ssdm name="zext_ln30_64"/></StgValue>
</operation>

<operation id="867" st_id="31" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="7">
<![CDATA[
:433 %rowAbove_load_29 = load i7 %rowAbove_addr_11

]]></Node>
<StgValue><ssdm name="rowAbove_load_29"/></StgValue>
</operation>

<operation id="868" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="8">
<![CDATA[
:434 %zext_ln30_65 = zext i8 %rowAbove_load_29

]]></Node>
<StgValue><ssdm name="zext_ln30_65"/></StgValue>
</operation>

<operation id="869" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="9" op_0_bw="8">
<![CDATA[
:436 %zext_ln30_66 = zext i8 %rowBelow_load_28

]]></Node>
<StgValue><ssdm name="zext_ln30_66"/></StgValue>
</operation>

<operation id="870" st_id="31" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="7">
<![CDATA[
:438 %rowBelow_load_29 = load i7 %rowBelow_addr_11

]]></Node>
<StgValue><ssdm name="rowBelow_load_29"/></StgValue>
</operation>

<operation id="871" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="8">
<![CDATA[
:439 %zext_ln30_67 = zext i8 %rowBelow_load_29

]]></Node>
<StgValue><ssdm name="zext_ln30_67"/></StgValue>
</operation>

<operation id="872" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:440 %add_ln30_27 = add i9 %zext_ln30_65, i9 %zext_ln30_64

]]></Node>
<StgValue><ssdm name="add_ln30_27"/></StgValue>
</operation>

<operation id="873" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="9">
<![CDATA[
:441 %zext_ln30_68 = zext i9 %add_ln30_27

]]></Node>
<StgValue><ssdm name="zext_ln30_68"/></StgValue>
</operation>

<operation id="874" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:442 %add_ln30_28 = add i9 %zext_ln30_66, i9 %zext_ln30_67

]]></Node>
<StgValue><ssdm name="add_ln30_28"/></StgValue>
</operation>

<operation id="875" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="9">
<![CDATA[
:443 %zext_ln30_69 = zext i9 %add_ln30_28

]]></Node>
<StgValue><ssdm name="zext_ln30_69"/></StgValue>
</operation>

<operation id="876" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:444 %sum_diagonal_9 = add i10 %zext_ln30_69, i10 %zext_ln30_68

]]></Node>
<StgValue><ssdm name="sum_diagonal_9"/></StgValue>
</operation>

<operation id="877" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:445 %shl_ln31_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_9, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_9"/></StgValue>
</operation>

<operation id="878" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="13" op_0_bw="12">
<![CDATA[
:446 %zext_ln34_18 = zext i12 %shl_ln31_9

]]></Node>
<StgValue><ssdm name="zext_ln34_18"/></StgValue>
</operation>

<operation id="879" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:447 %add_ln34_136 = add i14 %zext_ln27_63, i14 %zext_ln30_63

]]></Node>
<StgValue><ssdm name="add_ln34_136"/></StgValue>
</operation>

<operation id="880" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:448 %add_ln34_137 = add i13 %zext_ln34_18, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_137"/></StgValue>
</operation>

<operation id="881" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="14" op_0_bw="13">
<![CDATA[
:449 %zext_ln34_19 = zext i13 %add_ln34_137

]]></Node>
<StgValue><ssdm name="zext_ln34_19"/></StgValue>
</operation>

<operation id="882" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:450 %add_ln34_9 = add i14 %zext_ln34_19, i14 %add_ln34_136

]]></Node>
<StgValue><ssdm name="add_ln34_9"/></StgValue>
</operation>

<operation id="883" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:451 %trunc_ln35_9 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_9, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_9"/></StgValue>
</operation>

<operation id="884" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:452 %outputRow_addr_9 = getelementptr i8 %outputRow, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="outputRow_addr_9"/></StgValue>
</operation>

<operation id="885" st_id="31" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:453 %store_ln35 = store i8 %trunc_ln35_9, i7 %outputRow_addr_9

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="886" st_id="31" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="7">
<![CDATA[
:454 %rowCenter_load_30 = load i7 %rowCenter_addr_11

]]></Node>
<StgValue><ssdm name="rowCenter_load_30"/></StgValue>
</operation>

<operation id="887" st_id="31" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="7">
<![CDATA[
:457 %rowAbove_load_30 = load i7 %rowAbove_addr_11

]]></Node>
<StgValue><ssdm name="rowAbove_load_30"/></StgValue>
</operation>

<operation id="888" st_id="31" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="7">
<![CDATA[
:459 %rowBelow_load_30 = load i7 %rowBelow_addr_11

]]></Node>
<StgValue><ssdm name="rowBelow_load_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="889" st_id="32" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="7">
<![CDATA[
:454 %rowCenter_load_30 = load i7 %rowCenter_addr_11

]]></Node>
<StgValue><ssdm name="rowCenter_load_30"/></StgValue>
</operation>

<operation id="890" st_id="32" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="7">
<![CDATA[
:457 %rowAbove_load_30 = load i7 %rowAbove_addr_11

]]></Node>
<StgValue><ssdm name="rowAbove_load_30"/></StgValue>
</operation>

<operation id="891" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="9" op_0_bw="8">
<![CDATA[
:458 %zext_ln27_71 = zext i8 %rowAbove_load_30

]]></Node>
<StgValue><ssdm name="zext_ln27_71"/></StgValue>
</operation>

<operation id="892" st_id="32" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="7">
<![CDATA[
:459 %rowBelow_load_30 = load i7 %rowBelow_addr_11

]]></Node>
<StgValue><ssdm name="rowBelow_load_30"/></StgValue>
</operation>

<operation id="893" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="8">
<![CDATA[
:460 %zext_ln27_72 = zext i8 %rowBelow_load_30

]]></Node>
<StgValue><ssdm name="zext_ln27_72"/></StgValue>
</operation>

<operation id="894" st_id="32" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="7">
<![CDATA[
:461 %rowCenter_load_31 = load i7 %rowCenter_addr_10

]]></Node>
<StgValue><ssdm name="rowCenter_load_31"/></StgValue>
</operation>

<operation id="895" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:466 %add_ln27_30 = add i9 %zext_ln27_72, i9 %zext_ln27_71

]]></Node>
<StgValue><ssdm name="add_ln27_30"/></StgValue>
</operation>

<operation id="896" st_id="32" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="7">
<![CDATA[
:473 %rowAbove_load_31 = load i7 %rowAbove_addr_10

]]></Node>
<StgValue><ssdm name="rowAbove_load_31"/></StgValue>
</operation>

<operation id="897" st_id="32" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="7">
<![CDATA[
:478 %rowBelow_load_31 = load i7 %rowBelow_addr_10

]]></Node>
<StgValue><ssdm name="rowBelow_load_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="898" st_id="33" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="7">
<![CDATA[
:461 %rowCenter_load_31 = load i7 %rowCenter_addr_10

]]></Node>
<StgValue><ssdm name="rowCenter_load_31"/></StgValue>
</operation>

<operation id="899" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:463 %rowCenter_addr_12 = getelementptr i8 %rowCenter, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="rowCenter_addr_12"/></StgValue>
</operation>

<operation id="900" st_id="33" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="7">
<![CDATA[
:464 %rowCenter_load_32 = load i7 %rowCenter_addr_12

]]></Node>
<StgValue><ssdm name="rowCenter_load_32"/></StgValue>
</operation>

<operation id="901" st_id="33" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="7">
<![CDATA[
:473 %rowAbove_load_31 = load i7 %rowAbove_addr_10

]]></Node>
<StgValue><ssdm name="rowAbove_load_31"/></StgValue>
</operation>

<operation id="902" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:475 %rowAbove_addr_12 = getelementptr i8 %rowAbove, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="rowAbove_addr_12"/></StgValue>
</operation>

<operation id="903" st_id="33" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="7">
<![CDATA[
:476 %rowAbove_load_32 = load i7 %rowAbove_addr_12

]]></Node>
<StgValue><ssdm name="rowAbove_load_32"/></StgValue>
</operation>

<operation id="904" st_id="33" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="7">
<![CDATA[
:478 %rowBelow_load_31 = load i7 %rowBelow_addr_10

]]></Node>
<StgValue><ssdm name="rowBelow_load_31"/></StgValue>
</operation>

<operation id="905" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:480 %rowBelow_addr_12 = getelementptr i8 %rowBelow, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="rowBelow_addr_12"/></StgValue>
</operation>

<operation id="906" st_id="33" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="7">
<![CDATA[
:481 %rowBelow_load_32 = load i7 %rowBelow_addr_12

]]></Node>
<StgValue><ssdm name="rowBelow_load_32"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="907" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:455 %shl_ln25_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_30, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_s"/></StgValue>
</operation>

<operation id="908" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="14" op_0_bw="12">
<![CDATA[
:456 %zext_ln27_70 = zext i12 %shl_ln25_s

]]></Node>
<StgValue><ssdm name="zext_ln27_70"/></StgValue>
</operation>

<operation id="909" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="9" op_0_bw="8">
<![CDATA[
:462 %zext_ln27_73 = zext i8 %rowCenter_load_31

]]></Node>
<StgValue><ssdm name="zext_ln27_73"/></StgValue>
</operation>

<operation id="910" st_id="34" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="7">
<![CDATA[
:464 %rowCenter_load_32 = load i7 %rowCenter_addr_12

]]></Node>
<StgValue><ssdm name="rowCenter_load_32"/></StgValue>
</operation>

<operation id="911" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="8">
<![CDATA[
:465 %zext_ln27_74 = zext i8 %rowCenter_load_32

]]></Node>
<StgValue><ssdm name="zext_ln27_74"/></StgValue>
</operation>

<operation id="912" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="9">
<![CDATA[
:467 %zext_ln27_75 = zext i9 %add_ln27_30

]]></Node>
<StgValue><ssdm name="zext_ln27_75"/></StgValue>
</operation>

<operation id="913" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:468 %add_ln27_31 = add i9 %zext_ln27_73, i9 %zext_ln27_74

]]></Node>
<StgValue><ssdm name="add_ln27_31"/></StgValue>
</operation>

<operation id="914" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="10" op_0_bw="9">
<![CDATA[
:469 %zext_ln27_76 = zext i9 %add_ln27_31

]]></Node>
<StgValue><ssdm name="zext_ln27_76"/></StgValue>
</operation>

<operation id="915" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:470 %sum_adjacent_10 = add i10 %zext_ln27_76, i10 %zext_ln27_75

]]></Node>
<StgValue><ssdm name="sum_adjacent_10"/></StgValue>
</operation>

<operation id="916" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:471 %shl_ln28_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_10, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_s"/></StgValue>
</operation>

<operation id="917" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="14" op_0_bw="13">
<![CDATA[
:472 %zext_ln30_70 = zext i13 %shl_ln28_s

]]></Node>
<StgValue><ssdm name="zext_ln30_70"/></StgValue>
</operation>

<operation id="918" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="8">
<![CDATA[
:474 %zext_ln30_71 = zext i8 %rowAbove_load_31

]]></Node>
<StgValue><ssdm name="zext_ln30_71"/></StgValue>
</operation>

<operation id="919" st_id="34" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="7">
<![CDATA[
:476 %rowAbove_load_32 = load i7 %rowAbove_addr_12

]]></Node>
<StgValue><ssdm name="rowAbove_load_32"/></StgValue>
</operation>

<operation id="920" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="9" op_0_bw="8">
<![CDATA[
:477 %zext_ln30_72 = zext i8 %rowAbove_load_32

]]></Node>
<StgValue><ssdm name="zext_ln30_72"/></StgValue>
</operation>

<operation id="921" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="8">
<![CDATA[
:479 %zext_ln30_73 = zext i8 %rowBelow_load_31

]]></Node>
<StgValue><ssdm name="zext_ln30_73"/></StgValue>
</operation>

<operation id="922" st_id="34" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="7">
<![CDATA[
:481 %rowBelow_load_32 = load i7 %rowBelow_addr_12

]]></Node>
<StgValue><ssdm name="rowBelow_load_32"/></StgValue>
</operation>

<operation id="923" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="8">
<![CDATA[
:482 %zext_ln30_74 = zext i8 %rowBelow_load_32

]]></Node>
<StgValue><ssdm name="zext_ln30_74"/></StgValue>
</operation>

<operation id="924" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:483 %add_ln30_30 = add i9 %zext_ln30_72, i9 %zext_ln30_71

]]></Node>
<StgValue><ssdm name="add_ln30_30"/></StgValue>
</operation>

<operation id="925" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="10" op_0_bw="9">
<![CDATA[
:484 %zext_ln30_75 = zext i9 %add_ln30_30

]]></Node>
<StgValue><ssdm name="zext_ln30_75"/></StgValue>
</operation>

<operation id="926" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:485 %add_ln30_31 = add i9 %zext_ln30_73, i9 %zext_ln30_74

]]></Node>
<StgValue><ssdm name="add_ln30_31"/></StgValue>
</operation>

<operation id="927" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="9">
<![CDATA[
:486 %zext_ln30_76 = zext i9 %add_ln30_31

]]></Node>
<StgValue><ssdm name="zext_ln30_76"/></StgValue>
</operation>

<operation id="928" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:487 %sum_diagonal_10 = add i10 %zext_ln30_76, i10 %zext_ln30_75

]]></Node>
<StgValue><ssdm name="sum_diagonal_10"/></StgValue>
</operation>

<operation id="929" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:488 %shl_ln31_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_10, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_s"/></StgValue>
</operation>

<operation id="930" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="13" op_0_bw="12">
<![CDATA[
:489 %zext_ln34_20 = zext i12 %shl_ln31_s

]]></Node>
<StgValue><ssdm name="zext_ln34_20"/></StgValue>
</operation>

<operation id="931" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:490 %add_ln34_138 = add i14 %zext_ln27_70, i14 %zext_ln30_70

]]></Node>
<StgValue><ssdm name="add_ln34_138"/></StgValue>
</operation>

<operation id="932" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:491 %add_ln34_139 = add i13 %zext_ln34_20, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_139"/></StgValue>
</operation>

<operation id="933" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="14" op_0_bw="13">
<![CDATA[
:492 %zext_ln34_21 = zext i13 %add_ln34_139

]]></Node>
<StgValue><ssdm name="zext_ln34_21"/></StgValue>
</operation>

<operation id="934" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:493 %add_ln34_10 = add i14 %zext_ln34_21, i14 %add_ln34_138

]]></Node>
<StgValue><ssdm name="add_ln34_10"/></StgValue>
</operation>

<operation id="935" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:494 %trunc_ln35_s = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_10, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_s"/></StgValue>
</operation>

<operation id="936" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:495 %outputRow_addr_10 = getelementptr i8 %outputRow, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="outputRow_addr_10"/></StgValue>
</operation>

<operation id="937" st_id="34" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:496 %store_ln35 = store i8 %trunc_ln35_s, i7 %outputRow_addr_10

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="938" st_id="34" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="7">
<![CDATA[
:497 %rowCenter_load_33 = load i7 %rowCenter_addr_12

]]></Node>
<StgValue><ssdm name="rowCenter_load_33"/></StgValue>
</operation>

<operation id="939" st_id="34" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="7">
<![CDATA[
:500 %rowAbove_load_33 = load i7 %rowAbove_addr_12

]]></Node>
<StgValue><ssdm name="rowAbove_load_33"/></StgValue>
</operation>

<operation id="940" st_id="34" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="7">
<![CDATA[
:502 %rowBelow_load_33 = load i7 %rowBelow_addr_12

]]></Node>
<StgValue><ssdm name="rowBelow_load_33"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="941" st_id="35" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="7">
<![CDATA[
:497 %rowCenter_load_33 = load i7 %rowCenter_addr_12

]]></Node>
<StgValue><ssdm name="rowCenter_load_33"/></StgValue>
</operation>

<operation id="942" st_id="35" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="7">
<![CDATA[
:500 %rowAbove_load_33 = load i7 %rowAbove_addr_12

]]></Node>
<StgValue><ssdm name="rowAbove_load_33"/></StgValue>
</operation>

<operation id="943" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="9" op_0_bw="8">
<![CDATA[
:501 %zext_ln27_78 = zext i8 %rowAbove_load_33

]]></Node>
<StgValue><ssdm name="zext_ln27_78"/></StgValue>
</operation>

<operation id="944" st_id="35" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="7">
<![CDATA[
:502 %rowBelow_load_33 = load i7 %rowBelow_addr_12

]]></Node>
<StgValue><ssdm name="rowBelow_load_33"/></StgValue>
</operation>

<operation id="945" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="8">
<![CDATA[
:503 %zext_ln27_79 = zext i8 %rowBelow_load_33

]]></Node>
<StgValue><ssdm name="zext_ln27_79"/></StgValue>
</operation>

<operation id="946" st_id="35" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="7">
<![CDATA[
:504 %rowCenter_load_34 = load i7 %rowCenter_addr_11

]]></Node>
<StgValue><ssdm name="rowCenter_load_34"/></StgValue>
</operation>

<operation id="947" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:509 %add_ln27_33 = add i9 %zext_ln27_79, i9 %zext_ln27_78

]]></Node>
<StgValue><ssdm name="add_ln27_33"/></StgValue>
</operation>

<operation id="948" st_id="35" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="7">
<![CDATA[
:516 %rowAbove_load_34 = load i7 %rowAbove_addr_11

]]></Node>
<StgValue><ssdm name="rowAbove_load_34"/></StgValue>
</operation>

<operation id="949" st_id="35" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="7">
<![CDATA[
:521 %rowBelow_load_34 = load i7 %rowBelow_addr_11

]]></Node>
<StgValue><ssdm name="rowBelow_load_34"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="950" st_id="36" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="7">
<![CDATA[
:504 %rowCenter_load_34 = load i7 %rowCenter_addr_11

]]></Node>
<StgValue><ssdm name="rowCenter_load_34"/></StgValue>
</operation>

<operation id="951" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:506 %rowCenter_addr_13 = getelementptr i8 %rowCenter, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="rowCenter_addr_13"/></StgValue>
</operation>

<operation id="952" st_id="36" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="7">
<![CDATA[
:507 %rowCenter_load_35 = load i7 %rowCenter_addr_13

]]></Node>
<StgValue><ssdm name="rowCenter_load_35"/></StgValue>
</operation>

<operation id="953" st_id="36" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="7">
<![CDATA[
:516 %rowAbove_load_34 = load i7 %rowAbove_addr_11

]]></Node>
<StgValue><ssdm name="rowAbove_load_34"/></StgValue>
</operation>

<operation id="954" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:518 %rowAbove_addr_13 = getelementptr i8 %rowAbove, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="rowAbove_addr_13"/></StgValue>
</operation>

<operation id="955" st_id="36" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="7">
<![CDATA[
:519 %rowAbove_load_35 = load i7 %rowAbove_addr_13

]]></Node>
<StgValue><ssdm name="rowAbove_load_35"/></StgValue>
</operation>

<operation id="956" st_id="36" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="7">
<![CDATA[
:521 %rowBelow_load_34 = load i7 %rowBelow_addr_11

]]></Node>
<StgValue><ssdm name="rowBelow_load_34"/></StgValue>
</operation>

<operation id="957" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:523 %rowBelow_addr_13 = getelementptr i8 %rowBelow, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="rowBelow_addr_13"/></StgValue>
</operation>

<operation id="958" st_id="36" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="7">
<![CDATA[
:524 %rowBelow_load_35 = load i7 %rowBelow_addr_13

]]></Node>
<StgValue><ssdm name="rowBelow_load_35"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="959" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:498 %shl_ln25_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_33, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_10"/></StgValue>
</operation>

<operation id="960" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="12">
<![CDATA[
:499 %zext_ln27_77 = zext i12 %shl_ln25_10

]]></Node>
<StgValue><ssdm name="zext_ln27_77"/></StgValue>
</operation>

<operation id="961" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="8">
<![CDATA[
:505 %zext_ln27_80 = zext i8 %rowCenter_load_34

]]></Node>
<StgValue><ssdm name="zext_ln27_80"/></StgValue>
</operation>

<operation id="962" st_id="37" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="7">
<![CDATA[
:507 %rowCenter_load_35 = load i7 %rowCenter_addr_13

]]></Node>
<StgValue><ssdm name="rowCenter_load_35"/></StgValue>
</operation>

<operation id="963" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="8">
<![CDATA[
:508 %zext_ln27_81 = zext i8 %rowCenter_load_35

]]></Node>
<StgValue><ssdm name="zext_ln27_81"/></StgValue>
</operation>

<operation id="964" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="9">
<![CDATA[
:510 %zext_ln27_82 = zext i9 %add_ln27_33

]]></Node>
<StgValue><ssdm name="zext_ln27_82"/></StgValue>
</operation>

<operation id="965" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:511 %add_ln27_34 = add i9 %zext_ln27_80, i9 %zext_ln27_81

]]></Node>
<StgValue><ssdm name="add_ln27_34"/></StgValue>
</operation>

<operation id="966" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="9">
<![CDATA[
:512 %zext_ln27_83 = zext i9 %add_ln27_34

]]></Node>
<StgValue><ssdm name="zext_ln27_83"/></StgValue>
</operation>

<operation id="967" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:513 %sum_adjacent_11 = add i10 %zext_ln27_83, i10 %zext_ln27_82

]]></Node>
<StgValue><ssdm name="sum_adjacent_11"/></StgValue>
</operation>

<operation id="968" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:514 %shl_ln28_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_11, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_10"/></StgValue>
</operation>

<operation id="969" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="13">
<![CDATA[
:515 %zext_ln30_77 = zext i13 %shl_ln28_10

]]></Node>
<StgValue><ssdm name="zext_ln30_77"/></StgValue>
</operation>

<operation id="970" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="8">
<![CDATA[
:517 %zext_ln30_78 = zext i8 %rowAbove_load_34

]]></Node>
<StgValue><ssdm name="zext_ln30_78"/></StgValue>
</operation>

<operation id="971" st_id="37" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="7">
<![CDATA[
:519 %rowAbove_load_35 = load i7 %rowAbove_addr_13

]]></Node>
<StgValue><ssdm name="rowAbove_load_35"/></StgValue>
</operation>

<operation id="972" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="8">
<![CDATA[
:520 %zext_ln30_79 = zext i8 %rowAbove_load_35

]]></Node>
<StgValue><ssdm name="zext_ln30_79"/></StgValue>
</operation>

<operation id="973" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="8">
<![CDATA[
:522 %zext_ln30_80 = zext i8 %rowBelow_load_34

]]></Node>
<StgValue><ssdm name="zext_ln30_80"/></StgValue>
</operation>

<operation id="974" st_id="37" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="7">
<![CDATA[
:524 %rowBelow_load_35 = load i7 %rowBelow_addr_13

]]></Node>
<StgValue><ssdm name="rowBelow_load_35"/></StgValue>
</operation>

<operation id="975" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="8">
<![CDATA[
:525 %zext_ln30_81 = zext i8 %rowBelow_load_35

]]></Node>
<StgValue><ssdm name="zext_ln30_81"/></StgValue>
</operation>

<operation id="976" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:526 %add_ln30_33 = add i9 %zext_ln30_79, i9 %zext_ln30_78

]]></Node>
<StgValue><ssdm name="add_ln30_33"/></StgValue>
</operation>

<operation id="977" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="9">
<![CDATA[
:527 %zext_ln30_82 = zext i9 %add_ln30_33

]]></Node>
<StgValue><ssdm name="zext_ln30_82"/></StgValue>
</operation>

<operation id="978" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:528 %add_ln30_34 = add i9 %zext_ln30_80, i9 %zext_ln30_81

]]></Node>
<StgValue><ssdm name="add_ln30_34"/></StgValue>
</operation>

<operation id="979" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="9">
<![CDATA[
:529 %zext_ln30_83 = zext i9 %add_ln30_34

]]></Node>
<StgValue><ssdm name="zext_ln30_83"/></StgValue>
</operation>

<operation id="980" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:530 %sum_diagonal_11 = add i10 %zext_ln30_83, i10 %zext_ln30_82

]]></Node>
<StgValue><ssdm name="sum_diagonal_11"/></StgValue>
</operation>

<operation id="981" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:531 %shl_ln31_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_11, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_10"/></StgValue>
</operation>

<operation id="982" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="13" op_0_bw="12">
<![CDATA[
:532 %zext_ln34_22 = zext i12 %shl_ln31_10

]]></Node>
<StgValue><ssdm name="zext_ln34_22"/></StgValue>
</operation>

<operation id="983" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:533 %add_ln34_140 = add i14 %zext_ln27_77, i14 %zext_ln30_77

]]></Node>
<StgValue><ssdm name="add_ln34_140"/></StgValue>
</operation>

<operation id="984" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:534 %add_ln34_141 = add i13 %zext_ln34_22, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_141"/></StgValue>
</operation>

<operation id="985" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="13">
<![CDATA[
:535 %zext_ln34_23 = zext i13 %add_ln34_141

]]></Node>
<StgValue><ssdm name="zext_ln34_23"/></StgValue>
</operation>

<operation id="986" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:536 %add_ln34_11 = add i14 %zext_ln34_23, i14 %add_ln34_140

]]></Node>
<StgValue><ssdm name="add_ln34_11"/></StgValue>
</operation>

<operation id="987" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:537 %trunc_ln35_10 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_11, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_10"/></StgValue>
</operation>

<operation id="988" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:538 %outputRow_addr_11 = getelementptr i8 %outputRow, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="outputRow_addr_11"/></StgValue>
</operation>

<operation id="989" st_id="37" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:539 %store_ln35 = store i8 %trunc_ln35_10, i7 %outputRow_addr_11

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="990" st_id="37" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="7">
<![CDATA[
:540 %rowCenter_load_36 = load i7 %rowCenter_addr_13

]]></Node>
<StgValue><ssdm name="rowCenter_load_36"/></StgValue>
</operation>

<operation id="991" st_id="37" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="7">
<![CDATA[
:543 %rowAbove_load_36 = load i7 %rowAbove_addr_13

]]></Node>
<StgValue><ssdm name="rowAbove_load_36"/></StgValue>
</operation>

<operation id="992" st_id="37" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="7">
<![CDATA[
:545 %rowBelow_load_36 = load i7 %rowBelow_addr_13

]]></Node>
<StgValue><ssdm name="rowBelow_load_36"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="993" st_id="38" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="7">
<![CDATA[
:540 %rowCenter_load_36 = load i7 %rowCenter_addr_13

]]></Node>
<StgValue><ssdm name="rowCenter_load_36"/></StgValue>
</operation>

<operation id="994" st_id="38" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="7">
<![CDATA[
:543 %rowAbove_load_36 = load i7 %rowAbove_addr_13

]]></Node>
<StgValue><ssdm name="rowAbove_load_36"/></StgValue>
</operation>

<operation id="995" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="9" op_0_bw="8">
<![CDATA[
:544 %zext_ln27_85 = zext i8 %rowAbove_load_36

]]></Node>
<StgValue><ssdm name="zext_ln27_85"/></StgValue>
</operation>

<operation id="996" st_id="38" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="7">
<![CDATA[
:545 %rowBelow_load_36 = load i7 %rowBelow_addr_13

]]></Node>
<StgValue><ssdm name="rowBelow_load_36"/></StgValue>
</operation>

<operation id="997" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="8">
<![CDATA[
:546 %zext_ln27_86 = zext i8 %rowBelow_load_36

]]></Node>
<StgValue><ssdm name="zext_ln27_86"/></StgValue>
</operation>

<operation id="998" st_id="38" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="7">
<![CDATA[
:547 %rowCenter_load_37 = load i7 %rowCenter_addr_12

]]></Node>
<StgValue><ssdm name="rowCenter_load_37"/></StgValue>
</operation>

<operation id="999" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:552 %add_ln27_36 = add i9 %zext_ln27_86, i9 %zext_ln27_85

]]></Node>
<StgValue><ssdm name="add_ln27_36"/></StgValue>
</operation>

<operation id="1000" st_id="38" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="7">
<![CDATA[
:559 %rowAbove_load_37 = load i7 %rowAbove_addr_12

]]></Node>
<StgValue><ssdm name="rowAbove_load_37"/></StgValue>
</operation>

<operation id="1001" st_id="38" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="7">
<![CDATA[
:564 %rowBelow_load_37 = load i7 %rowBelow_addr_12

]]></Node>
<StgValue><ssdm name="rowBelow_load_37"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1002" st_id="39" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="7">
<![CDATA[
:547 %rowCenter_load_37 = load i7 %rowCenter_addr_12

]]></Node>
<StgValue><ssdm name="rowCenter_load_37"/></StgValue>
</operation>

<operation id="1003" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:549 %rowCenter_addr_14 = getelementptr i8 %rowCenter, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="rowCenter_addr_14"/></StgValue>
</operation>

<operation id="1004" st_id="39" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="7">
<![CDATA[
:550 %rowCenter_load_38 = load i7 %rowCenter_addr_14

]]></Node>
<StgValue><ssdm name="rowCenter_load_38"/></StgValue>
</operation>

<operation id="1005" st_id="39" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="7">
<![CDATA[
:559 %rowAbove_load_37 = load i7 %rowAbove_addr_12

]]></Node>
<StgValue><ssdm name="rowAbove_load_37"/></StgValue>
</operation>

<operation id="1006" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:561 %rowAbove_addr_14 = getelementptr i8 %rowAbove, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="rowAbove_addr_14"/></StgValue>
</operation>

<operation id="1007" st_id="39" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="7">
<![CDATA[
:562 %rowAbove_load_38 = load i7 %rowAbove_addr_14

]]></Node>
<StgValue><ssdm name="rowAbove_load_38"/></StgValue>
</operation>

<operation id="1008" st_id="39" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="7">
<![CDATA[
:564 %rowBelow_load_37 = load i7 %rowBelow_addr_12

]]></Node>
<StgValue><ssdm name="rowBelow_load_37"/></StgValue>
</operation>

<operation id="1009" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:566 %rowBelow_addr_14 = getelementptr i8 %rowBelow, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="rowBelow_addr_14"/></StgValue>
</operation>

<operation id="1010" st_id="39" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="7">
<![CDATA[
:567 %rowBelow_load_38 = load i7 %rowBelow_addr_14

]]></Node>
<StgValue><ssdm name="rowBelow_load_38"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1011" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:541 %shl_ln25_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_36, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_11"/></StgValue>
</operation>

<operation id="1012" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="14" op_0_bw="12">
<![CDATA[
:542 %zext_ln27_84 = zext i12 %shl_ln25_11

]]></Node>
<StgValue><ssdm name="zext_ln27_84"/></StgValue>
</operation>

<operation id="1013" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="8">
<![CDATA[
:548 %zext_ln27_87 = zext i8 %rowCenter_load_37

]]></Node>
<StgValue><ssdm name="zext_ln27_87"/></StgValue>
</operation>

<operation id="1014" st_id="40" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="7">
<![CDATA[
:550 %rowCenter_load_38 = load i7 %rowCenter_addr_14

]]></Node>
<StgValue><ssdm name="rowCenter_load_38"/></StgValue>
</operation>

<operation id="1015" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="8">
<![CDATA[
:551 %zext_ln27_88 = zext i8 %rowCenter_load_38

]]></Node>
<StgValue><ssdm name="zext_ln27_88"/></StgValue>
</operation>

<operation id="1016" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="10" op_0_bw="9">
<![CDATA[
:553 %zext_ln27_89 = zext i9 %add_ln27_36

]]></Node>
<StgValue><ssdm name="zext_ln27_89"/></StgValue>
</operation>

<operation id="1017" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:554 %add_ln27_37 = add i9 %zext_ln27_87, i9 %zext_ln27_88

]]></Node>
<StgValue><ssdm name="add_ln27_37"/></StgValue>
</operation>

<operation id="1018" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="10" op_0_bw="9">
<![CDATA[
:555 %zext_ln27_90 = zext i9 %add_ln27_37

]]></Node>
<StgValue><ssdm name="zext_ln27_90"/></StgValue>
</operation>

<operation id="1019" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:556 %sum_adjacent_12 = add i10 %zext_ln27_90, i10 %zext_ln27_89

]]></Node>
<StgValue><ssdm name="sum_adjacent_12"/></StgValue>
</operation>

<operation id="1020" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:557 %shl_ln28_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_12, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_11"/></StgValue>
</operation>

<operation id="1021" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="14" op_0_bw="13">
<![CDATA[
:558 %zext_ln30_84 = zext i13 %shl_ln28_11

]]></Node>
<StgValue><ssdm name="zext_ln30_84"/></StgValue>
</operation>

<operation id="1022" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="8">
<![CDATA[
:560 %zext_ln30_85 = zext i8 %rowAbove_load_37

]]></Node>
<StgValue><ssdm name="zext_ln30_85"/></StgValue>
</operation>

<operation id="1023" st_id="40" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="7">
<![CDATA[
:562 %rowAbove_load_38 = load i7 %rowAbove_addr_14

]]></Node>
<StgValue><ssdm name="rowAbove_load_38"/></StgValue>
</operation>

<operation id="1024" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="8">
<![CDATA[
:563 %zext_ln30_86 = zext i8 %rowAbove_load_38

]]></Node>
<StgValue><ssdm name="zext_ln30_86"/></StgValue>
</operation>

<operation id="1025" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="9" op_0_bw="8">
<![CDATA[
:565 %zext_ln30_87 = zext i8 %rowBelow_load_37

]]></Node>
<StgValue><ssdm name="zext_ln30_87"/></StgValue>
</operation>

<operation id="1026" st_id="40" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="7">
<![CDATA[
:567 %rowBelow_load_38 = load i7 %rowBelow_addr_14

]]></Node>
<StgValue><ssdm name="rowBelow_load_38"/></StgValue>
</operation>

<operation id="1027" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="8">
<![CDATA[
:568 %zext_ln30_88 = zext i8 %rowBelow_load_38

]]></Node>
<StgValue><ssdm name="zext_ln30_88"/></StgValue>
</operation>

<operation id="1028" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:569 %add_ln30_36 = add i9 %zext_ln30_86, i9 %zext_ln30_85

]]></Node>
<StgValue><ssdm name="add_ln30_36"/></StgValue>
</operation>

<operation id="1029" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="9">
<![CDATA[
:570 %zext_ln30_89 = zext i9 %add_ln30_36

]]></Node>
<StgValue><ssdm name="zext_ln30_89"/></StgValue>
</operation>

<operation id="1030" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:571 %add_ln30_37 = add i9 %zext_ln30_87, i9 %zext_ln30_88

]]></Node>
<StgValue><ssdm name="add_ln30_37"/></StgValue>
</operation>

<operation id="1031" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="9">
<![CDATA[
:572 %zext_ln30_90 = zext i9 %add_ln30_37

]]></Node>
<StgValue><ssdm name="zext_ln30_90"/></StgValue>
</operation>

<operation id="1032" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:573 %sum_diagonal_12 = add i10 %zext_ln30_90, i10 %zext_ln30_89

]]></Node>
<StgValue><ssdm name="sum_diagonal_12"/></StgValue>
</operation>

<operation id="1033" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:574 %shl_ln31_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_12, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_11"/></StgValue>
</operation>

<operation id="1034" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="13" op_0_bw="12">
<![CDATA[
:575 %zext_ln34_24 = zext i12 %shl_ln31_11

]]></Node>
<StgValue><ssdm name="zext_ln34_24"/></StgValue>
</operation>

<operation id="1035" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:576 %add_ln34_142 = add i14 %zext_ln27_84, i14 %zext_ln30_84

]]></Node>
<StgValue><ssdm name="add_ln34_142"/></StgValue>
</operation>

<operation id="1036" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:577 %add_ln34_143 = add i13 %zext_ln34_24, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_143"/></StgValue>
</operation>

<operation id="1037" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="13">
<![CDATA[
:578 %zext_ln34_25 = zext i13 %add_ln34_143

]]></Node>
<StgValue><ssdm name="zext_ln34_25"/></StgValue>
</operation>

<operation id="1038" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:579 %add_ln34_12 = add i14 %zext_ln34_25, i14 %add_ln34_142

]]></Node>
<StgValue><ssdm name="add_ln34_12"/></StgValue>
</operation>

<operation id="1039" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:580 %trunc_ln35_11 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_12, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_11"/></StgValue>
</operation>

<operation id="1040" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:581 %outputRow_addr_12 = getelementptr i8 %outputRow, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="outputRow_addr_12"/></StgValue>
</operation>

<operation id="1041" st_id="40" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:582 %store_ln35 = store i8 %trunc_ln35_11, i7 %outputRow_addr_12

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1042" st_id="40" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="7">
<![CDATA[
:583 %rowCenter_load_39 = load i7 %rowCenter_addr_14

]]></Node>
<StgValue><ssdm name="rowCenter_load_39"/></StgValue>
</operation>

<operation id="1043" st_id="40" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="7">
<![CDATA[
:586 %rowAbove_load_39 = load i7 %rowAbove_addr_14

]]></Node>
<StgValue><ssdm name="rowAbove_load_39"/></StgValue>
</operation>

<operation id="1044" st_id="40" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="7">
<![CDATA[
:588 %rowBelow_load_39 = load i7 %rowBelow_addr_14

]]></Node>
<StgValue><ssdm name="rowBelow_load_39"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1045" st_id="41" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="7">
<![CDATA[
:583 %rowCenter_load_39 = load i7 %rowCenter_addr_14

]]></Node>
<StgValue><ssdm name="rowCenter_load_39"/></StgValue>
</operation>

<operation id="1046" st_id="41" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="7">
<![CDATA[
:586 %rowAbove_load_39 = load i7 %rowAbove_addr_14

]]></Node>
<StgValue><ssdm name="rowAbove_load_39"/></StgValue>
</operation>

<operation id="1047" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="9" op_0_bw="8">
<![CDATA[
:587 %zext_ln27_92 = zext i8 %rowAbove_load_39

]]></Node>
<StgValue><ssdm name="zext_ln27_92"/></StgValue>
</operation>

<operation id="1048" st_id="41" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="7">
<![CDATA[
:588 %rowBelow_load_39 = load i7 %rowBelow_addr_14

]]></Node>
<StgValue><ssdm name="rowBelow_load_39"/></StgValue>
</operation>

<operation id="1049" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="9" op_0_bw="8">
<![CDATA[
:589 %zext_ln27_93 = zext i8 %rowBelow_load_39

]]></Node>
<StgValue><ssdm name="zext_ln27_93"/></StgValue>
</operation>

<operation id="1050" st_id="41" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="7">
<![CDATA[
:590 %rowCenter_load_40 = load i7 %rowCenter_addr_13

]]></Node>
<StgValue><ssdm name="rowCenter_load_40"/></StgValue>
</operation>

<operation id="1051" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:595 %add_ln27_39 = add i9 %zext_ln27_93, i9 %zext_ln27_92

]]></Node>
<StgValue><ssdm name="add_ln27_39"/></StgValue>
</operation>

<operation id="1052" st_id="41" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="7">
<![CDATA[
:602 %rowAbove_load_40 = load i7 %rowAbove_addr_13

]]></Node>
<StgValue><ssdm name="rowAbove_load_40"/></StgValue>
</operation>

<operation id="1053" st_id="41" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="7">
<![CDATA[
:607 %rowBelow_load_40 = load i7 %rowBelow_addr_13

]]></Node>
<StgValue><ssdm name="rowBelow_load_40"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1054" st_id="42" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="7">
<![CDATA[
:590 %rowCenter_load_40 = load i7 %rowCenter_addr_13

]]></Node>
<StgValue><ssdm name="rowCenter_load_40"/></StgValue>
</operation>

<operation id="1055" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:592 %rowCenter_addr_15 = getelementptr i8 %rowCenter, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="rowCenter_addr_15"/></StgValue>
</operation>

<operation id="1056" st_id="42" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="7">
<![CDATA[
:593 %rowCenter_load_41 = load i7 %rowCenter_addr_15

]]></Node>
<StgValue><ssdm name="rowCenter_load_41"/></StgValue>
</operation>

<operation id="1057" st_id="42" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="7">
<![CDATA[
:602 %rowAbove_load_40 = load i7 %rowAbove_addr_13

]]></Node>
<StgValue><ssdm name="rowAbove_load_40"/></StgValue>
</operation>

<operation id="1058" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:604 %rowAbove_addr_15 = getelementptr i8 %rowAbove, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="rowAbove_addr_15"/></StgValue>
</operation>

<operation id="1059" st_id="42" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="7">
<![CDATA[
:605 %rowAbove_load_41 = load i7 %rowAbove_addr_15

]]></Node>
<StgValue><ssdm name="rowAbove_load_41"/></StgValue>
</operation>

<operation id="1060" st_id="42" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="7">
<![CDATA[
:607 %rowBelow_load_40 = load i7 %rowBelow_addr_13

]]></Node>
<StgValue><ssdm name="rowBelow_load_40"/></StgValue>
</operation>

<operation id="1061" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:609 %rowBelow_addr_15 = getelementptr i8 %rowBelow, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="rowBelow_addr_15"/></StgValue>
</operation>

<operation id="1062" st_id="42" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="7">
<![CDATA[
:610 %rowBelow_load_41 = load i7 %rowBelow_addr_15

]]></Node>
<StgValue><ssdm name="rowBelow_load_41"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1063" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:584 %shl_ln25_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_39, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_12"/></StgValue>
</operation>

<operation id="1064" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="14" op_0_bw="12">
<![CDATA[
:585 %zext_ln27_91 = zext i12 %shl_ln25_12

]]></Node>
<StgValue><ssdm name="zext_ln27_91"/></StgValue>
</operation>

<operation id="1065" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="8">
<![CDATA[
:591 %zext_ln27_94 = zext i8 %rowCenter_load_40

]]></Node>
<StgValue><ssdm name="zext_ln27_94"/></StgValue>
</operation>

<operation id="1066" st_id="43" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="7">
<![CDATA[
:593 %rowCenter_load_41 = load i7 %rowCenter_addr_15

]]></Node>
<StgValue><ssdm name="rowCenter_load_41"/></StgValue>
</operation>

<operation id="1067" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="9" op_0_bw="8">
<![CDATA[
:594 %zext_ln27_95 = zext i8 %rowCenter_load_41

]]></Node>
<StgValue><ssdm name="zext_ln27_95"/></StgValue>
</operation>

<operation id="1068" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="9">
<![CDATA[
:596 %zext_ln27_96 = zext i9 %add_ln27_39

]]></Node>
<StgValue><ssdm name="zext_ln27_96"/></StgValue>
</operation>

<operation id="1069" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:597 %add_ln27_40 = add i9 %zext_ln27_94, i9 %zext_ln27_95

]]></Node>
<StgValue><ssdm name="add_ln27_40"/></StgValue>
</operation>

<operation id="1070" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="9">
<![CDATA[
:598 %zext_ln27_97 = zext i9 %add_ln27_40

]]></Node>
<StgValue><ssdm name="zext_ln27_97"/></StgValue>
</operation>

<operation id="1071" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:599 %sum_adjacent_13 = add i10 %zext_ln27_97, i10 %zext_ln27_96

]]></Node>
<StgValue><ssdm name="sum_adjacent_13"/></StgValue>
</operation>

<operation id="1072" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:600 %shl_ln28_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_13, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_12"/></StgValue>
</operation>

<operation id="1073" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="14" op_0_bw="13">
<![CDATA[
:601 %zext_ln30_91 = zext i13 %shl_ln28_12

]]></Node>
<StgValue><ssdm name="zext_ln30_91"/></StgValue>
</operation>

<operation id="1074" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="9" op_0_bw="8">
<![CDATA[
:603 %zext_ln30_92 = zext i8 %rowAbove_load_40

]]></Node>
<StgValue><ssdm name="zext_ln30_92"/></StgValue>
</operation>

<operation id="1075" st_id="43" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="7">
<![CDATA[
:605 %rowAbove_load_41 = load i7 %rowAbove_addr_15

]]></Node>
<StgValue><ssdm name="rowAbove_load_41"/></StgValue>
</operation>

<operation id="1076" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="9" op_0_bw="8">
<![CDATA[
:606 %zext_ln30_93 = zext i8 %rowAbove_load_41

]]></Node>
<StgValue><ssdm name="zext_ln30_93"/></StgValue>
</operation>

<operation id="1077" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="9" op_0_bw="8">
<![CDATA[
:608 %zext_ln30_94 = zext i8 %rowBelow_load_40

]]></Node>
<StgValue><ssdm name="zext_ln30_94"/></StgValue>
</operation>

<operation id="1078" st_id="43" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="7">
<![CDATA[
:610 %rowBelow_load_41 = load i7 %rowBelow_addr_15

]]></Node>
<StgValue><ssdm name="rowBelow_load_41"/></StgValue>
</operation>

<operation id="1079" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="8">
<![CDATA[
:611 %zext_ln30_95 = zext i8 %rowBelow_load_41

]]></Node>
<StgValue><ssdm name="zext_ln30_95"/></StgValue>
</operation>

<operation id="1080" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:612 %add_ln30_39 = add i9 %zext_ln30_93, i9 %zext_ln30_92

]]></Node>
<StgValue><ssdm name="add_ln30_39"/></StgValue>
</operation>

<operation id="1081" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="10" op_0_bw="9">
<![CDATA[
:613 %zext_ln30_96 = zext i9 %add_ln30_39

]]></Node>
<StgValue><ssdm name="zext_ln30_96"/></StgValue>
</operation>

<operation id="1082" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:614 %add_ln30_40 = add i9 %zext_ln30_94, i9 %zext_ln30_95

]]></Node>
<StgValue><ssdm name="add_ln30_40"/></StgValue>
</operation>

<operation id="1083" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="10" op_0_bw="9">
<![CDATA[
:615 %zext_ln30_97 = zext i9 %add_ln30_40

]]></Node>
<StgValue><ssdm name="zext_ln30_97"/></StgValue>
</operation>

<operation id="1084" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:616 %sum_diagonal_13 = add i10 %zext_ln30_97, i10 %zext_ln30_96

]]></Node>
<StgValue><ssdm name="sum_diagonal_13"/></StgValue>
</operation>

<operation id="1085" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:617 %shl_ln31_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_13, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_12"/></StgValue>
</operation>

<operation id="1086" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="13" op_0_bw="12">
<![CDATA[
:618 %zext_ln34_26 = zext i12 %shl_ln31_12

]]></Node>
<StgValue><ssdm name="zext_ln34_26"/></StgValue>
</operation>

<operation id="1087" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:619 %add_ln34_144 = add i14 %zext_ln27_91, i14 %zext_ln30_91

]]></Node>
<StgValue><ssdm name="add_ln34_144"/></StgValue>
</operation>

<operation id="1088" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:620 %add_ln34_145 = add i13 %zext_ln34_26, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_145"/></StgValue>
</operation>

<operation id="1089" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="14" op_0_bw="13">
<![CDATA[
:621 %zext_ln34_27 = zext i13 %add_ln34_145

]]></Node>
<StgValue><ssdm name="zext_ln34_27"/></StgValue>
</operation>

<operation id="1090" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:622 %add_ln34_13 = add i14 %zext_ln34_27, i14 %add_ln34_144

]]></Node>
<StgValue><ssdm name="add_ln34_13"/></StgValue>
</operation>

<operation id="1091" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:623 %trunc_ln35_12 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_13, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_12"/></StgValue>
</operation>

<operation id="1092" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:624 %outputRow_addr_13 = getelementptr i8 %outputRow, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="outputRow_addr_13"/></StgValue>
</operation>

<operation id="1093" st_id="43" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:625 %store_ln35 = store i8 %trunc_ln35_12, i7 %outputRow_addr_13

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1094" st_id="43" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="7">
<![CDATA[
:626 %rowCenter_load_42 = load i7 %rowCenter_addr_15

]]></Node>
<StgValue><ssdm name="rowCenter_load_42"/></StgValue>
</operation>

<operation id="1095" st_id="43" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="7">
<![CDATA[
:629 %rowAbove_load_42 = load i7 %rowAbove_addr_15

]]></Node>
<StgValue><ssdm name="rowAbove_load_42"/></StgValue>
</operation>

<operation id="1096" st_id="43" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="7">
<![CDATA[
:631 %rowBelow_load_42 = load i7 %rowBelow_addr_15

]]></Node>
<StgValue><ssdm name="rowBelow_load_42"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1097" st_id="44" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="7">
<![CDATA[
:626 %rowCenter_load_42 = load i7 %rowCenter_addr_15

]]></Node>
<StgValue><ssdm name="rowCenter_load_42"/></StgValue>
</operation>

<operation id="1098" st_id="44" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="7">
<![CDATA[
:629 %rowAbove_load_42 = load i7 %rowAbove_addr_15

]]></Node>
<StgValue><ssdm name="rowAbove_load_42"/></StgValue>
</operation>

<operation id="1099" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="9" op_0_bw="8">
<![CDATA[
:630 %zext_ln27_99 = zext i8 %rowAbove_load_42

]]></Node>
<StgValue><ssdm name="zext_ln27_99"/></StgValue>
</operation>

<operation id="1100" st_id="44" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="7">
<![CDATA[
:631 %rowBelow_load_42 = load i7 %rowBelow_addr_15

]]></Node>
<StgValue><ssdm name="rowBelow_load_42"/></StgValue>
</operation>

<operation id="1101" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="9" op_0_bw="8">
<![CDATA[
:632 %zext_ln27_100 = zext i8 %rowBelow_load_42

]]></Node>
<StgValue><ssdm name="zext_ln27_100"/></StgValue>
</operation>

<operation id="1102" st_id="44" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="7">
<![CDATA[
:633 %rowCenter_load_43 = load i7 %rowCenter_addr_14

]]></Node>
<StgValue><ssdm name="rowCenter_load_43"/></StgValue>
</operation>

<operation id="1103" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:638 %add_ln27_42 = add i9 %zext_ln27_100, i9 %zext_ln27_99

]]></Node>
<StgValue><ssdm name="add_ln27_42"/></StgValue>
</operation>

<operation id="1104" st_id="44" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="7">
<![CDATA[
:645 %rowAbove_load_43 = load i7 %rowAbove_addr_14

]]></Node>
<StgValue><ssdm name="rowAbove_load_43"/></StgValue>
</operation>

<operation id="1105" st_id="44" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="7">
<![CDATA[
:650 %rowBelow_load_43 = load i7 %rowBelow_addr_14

]]></Node>
<StgValue><ssdm name="rowBelow_load_43"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1106" st_id="45" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="7">
<![CDATA[
:633 %rowCenter_load_43 = load i7 %rowCenter_addr_14

]]></Node>
<StgValue><ssdm name="rowCenter_load_43"/></StgValue>
</operation>

<operation id="1107" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:635 %rowCenter_addr_16 = getelementptr i8 %rowCenter, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="rowCenter_addr_16"/></StgValue>
</operation>

<operation id="1108" st_id="45" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="7">
<![CDATA[
:636 %rowCenter_load_44 = load i7 %rowCenter_addr_16

]]></Node>
<StgValue><ssdm name="rowCenter_load_44"/></StgValue>
</operation>

<operation id="1109" st_id="45" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="7">
<![CDATA[
:645 %rowAbove_load_43 = load i7 %rowAbove_addr_14

]]></Node>
<StgValue><ssdm name="rowAbove_load_43"/></StgValue>
</operation>

<operation id="1110" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:647 %rowAbove_addr_16 = getelementptr i8 %rowAbove, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="rowAbove_addr_16"/></StgValue>
</operation>

<operation id="1111" st_id="45" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="7">
<![CDATA[
:648 %rowAbove_load_44 = load i7 %rowAbove_addr_16

]]></Node>
<StgValue><ssdm name="rowAbove_load_44"/></StgValue>
</operation>

<operation id="1112" st_id="45" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="7">
<![CDATA[
:650 %rowBelow_load_43 = load i7 %rowBelow_addr_14

]]></Node>
<StgValue><ssdm name="rowBelow_load_43"/></StgValue>
</operation>

<operation id="1113" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:652 %rowBelow_addr_16 = getelementptr i8 %rowBelow, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="rowBelow_addr_16"/></StgValue>
</operation>

<operation id="1114" st_id="45" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="7">
<![CDATA[
:653 %rowBelow_load_44 = load i7 %rowBelow_addr_16

]]></Node>
<StgValue><ssdm name="rowBelow_load_44"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1115" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:627 %shl_ln25_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_42, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_13"/></StgValue>
</operation>

<operation id="1116" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="14" op_0_bw="12">
<![CDATA[
:628 %zext_ln27_98 = zext i12 %shl_ln25_13

]]></Node>
<StgValue><ssdm name="zext_ln27_98"/></StgValue>
</operation>

<operation id="1117" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="9" op_0_bw="8">
<![CDATA[
:634 %zext_ln27_101 = zext i8 %rowCenter_load_43

]]></Node>
<StgValue><ssdm name="zext_ln27_101"/></StgValue>
</operation>

<operation id="1118" st_id="46" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="7">
<![CDATA[
:636 %rowCenter_load_44 = load i7 %rowCenter_addr_16

]]></Node>
<StgValue><ssdm name="rowCenter_load_44"/></StgValue>
</operation>

<operation id="1119" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="8">
<![CDATA[
:637 %zext_ln27_102 = zext i8 %rowCenter_load_44

]]></Node>
<StgValue><ssdm name="zext_ln27_102"/></StgValue>
</operation>

<operation id="1120" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="9">
<![CDATA[
:639 %zext_ln27_103 = zext i9 %add_ln27_42

]]></Node>
<StgValue><ssdm name="zext_ln27_103"/></StgValue>
</operation>

<operation id="1121" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:640 %add_ln27_43 = add i9 %zext_ln27_101, i9 %zext_ln27_102

]]></Node>
<StgValue><ssdm name="add_ln27_43"/></StgValue>
</operation>

<operation id="1122" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="9">
<![CDATA[
:641 %zext_ln27_104 = zext i9 %add_ln27_43

]]></Node>
<StgValue><ssdm name="zext_ln27_104"/></StgValue>
</operation>

<operation id="1123" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:642 %sum_adjacent_14 = add i10 %zext_ln27_104, i10 %zext_ln27_103

]]></Node>
<StgValue><ssdm name="sum_adjacent_14"/></StgValue>
</operation>

<operation id="1124" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:643 %shl_ln28_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_14, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_13"/></StgValue>
</operation>

<operation id="1125" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="14" op_0_bw="13">
<![CDATA[
:644 %zext_ln30_98 = zext i13 %shl_ln28_13

]]></Node>
<StgValue><ssdm name="zext_ln30_98"/></StgValue>
</operation>

<operation id="1126" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="9" op_0_bw="8">
<![CDATA[
:646 %zext_ln30_99 = zext i8 %rowAbove_load_43

]]></Node>
<StgValue><ssdm name="zext_ln30_99"/></StgValue>
</operation>

<operation id="1127" st_id="46" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="7">
<![CDATA[
:648 %rowAbove_load_44 = load i7 %rowAbove_addr_16

]]></Node>
<StgValue><ssdm name="rowAbove_load_44"/></StgValue>
</operation>

<operation id="1128" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="8">
<![CDATA[
:649 %zext_ln30_100 = zext i8 %rowAbove_load_44

]]></Node>
<StgValue><ssdm name="zext_ln30_100"/></StgValue>
</operation>

<operation id="1129" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="9" op_0_bw="8">
<![CDATA[
:651 %zext_ln30_101 = zext i8 %rowBelow_load_43

]]></Node>
<StgValue><ssdm name="zext_ln30_101"/></StgValue>
</operation>

<operation id="1130" st_id="46" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="7">
<![CDATA[
:653 %rowBelow_load_44 = load i7 %rowBelow_addr_16

]]></Node>
<StgValue><ssdm name="rowBelow_load_44"/></StgValue>
</operation>

<operation id="1131" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="9" op_0_bw="8">
<![CDATA[
:654 %zext_ln30_102 = zext i8 %rowBelow_load_44

]]></Node>
<StgValue><ssdm name="zext_ln30_102"/></StgValue>
</operation>

<operation id="1132" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:655 %add_ln30_42 = add i9 %zext_ln30_100, i9 %zext_ln30_99

]]></Node>
<StgValue><ssdm name="add_ln30_42"/></StgValue>
</operation>

<operation id="1133" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="9">
<![CDATA[
:656 %zext_ln30_103 = zext i9 %add_ln30_42

]]></Node>
<StgValue><ssdm name="zext_ln30_103"/></StgValue>
</operation>

<operation id="1134" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:657 %add_ln30_43 = add i9 %zext_ln30_101, i9 %zext_ln30_102

]]></Node>
<StgValue><ssdm name="add_ln30_43"/></StgValue>
</operation>

<operation id="1135" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="10" op_0_bw="9">
<![CDATA[
:658 %zext_ln30_104 = zext i9 %add_ln30_43

]]></Node>
<StgValue><ssdm name="zext_ln30_104"/></StgValue>
</operation>

<operation id="1136" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:659 %sum_diagonal_14 = add i10 %zext_ln30_104, i10 %zext_ln30_103

]]></Node>
<StgValue><ssdm name="sum_diagonal_14"/></StgValue>
</operation>

<operation id="1137" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:660 %shl_ln31_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_14, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_13"/></StgValue>
</operation>

<operation id="1138" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="13" op_0_bw="12">
<![CDATA[
:661 %zext_ln34_28 = zext i12 %shl_ln31_13

]]></Node>
<StgValue><ssdm name="zext_ln34_28"/></StgValue>
</operation>

<operation id="1139" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:662 %add_ln34_146 = add i14 %zext_ln27_98, i14 %zext_ln30_98

]]></Node>
<StgValue><ssdm name="add_ln34_146"/></StgValue>
</operation>

<operation id="1140" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:663 %add_ln34_147 = add i13 %zext_ln34_28, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_147"/></StgValue>
</operation>

<operation id="1141" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="14" op_0_bw="13">
<![CDATA[
:664 %zext_ln34_29 = zext i13 %add_ln34_147

]]></Node>
<StgValue><ssdm name="zext_ln34_29"/></StgValue>
</operation>

<operation id="1142" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:665 %add_ln34_14 = add i14 %zext_ln34_29, i14 %add_ln34_146

]]></Node>
<StgValue><ssdm name="add_ln34_14"/></StgValue>
</operation>

<operation id="1143" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:666 %trunc_ln35_13 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_14, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_13"/></StgValue>
</operation>

<operation id="1144" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:667 %outputRow_addr_14 = getelementptr i8 %outputRow, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="outputRow_addr_14"/></StgValue>
</operation>

<operation id="1145" st_id="46" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:668 %store_ln35 = store i8 %trunc_ln35_13, i7 %outputRow_addr_14

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1146" st_id="46" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="7">
<![CDATA[
:669 %rowCenter_load_45 = load i7 %rowCenter_addr_16

]]></Node>
<StgValue><ssdm name="rowCenter_load_45"/></StgValue>
</operation>

<operation id="1147" st_id="46" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="7">
<![CDATA[
:672 %rowAbove_load_45 = load i7 %rowAbove_addr_16

]]></Node>
<StgValue><ssdm name="rowAbove_load_45"/></StgValue>
</operation>

<operation id="1148" st_id="46" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="7">
<![CDATA[
:674 %rowBelow_load_45 = load i7 %rowBelow_addr_16

]]></Node>
<StgValue><ssdm name="rowBelow_load_45"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1149" st_id="47" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="7">
<![CDATA[
:669 %rowCenter_load_45 = load i7 %rowCenter_addr_16

]]></Node>
<StgValue><ssdm name="rowCenter_load_45"/></StgValue>
</operation>

<operation id="1150" st_id="47" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="7">
<![CDATA[
:672 %rowAbove_load_45 = load i7 %rowAbove_addr_16

]]></Node>
<StgValue><ssdm name="rowAbove_load_45"/></StgValue>
</operation>

<operation id="1151" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="9" op_0_bw="8">
<![CDATA[
:673 %zext_ln27_106 = zext i8 %rowAbove_load_45

]]></Node>
<StgValue><ssdm name="zext_ln27_106"/></StgValue>
</operation>

<operation id="1152" st_id="47" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="7">
<![CDATA[
:674 %rowBelow_load_45 = load i7 %rowBelow_addr_16

]]></Node>
<StgValue><ssdm name="rowBelow_load_45"/></StgValue>
</operation>

<operation id="1153" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="8">
<![CDATA[
:675 %zext_ln27_107 = zext i8 %rowBelow_load_45

]]></Node>
<StgValue><ssdm name="zext_ln27_107"/></StgValue>
</operation>

<operation id="1154" st_id="47" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="7">
<![CDATA[
:676 %rowCenter_load_46 = load i7 %rowCenter_addr_15

]]></Node>
<StgValue><ssdm name="rowCenter_load_46"/></StgValue>
</operation>

<operation id="1155" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:681 %add_ln27_45 = add i9 %zext_ln27_107, i9 %zext_ln27_106

]]></Node>
<StgValue><ssdm name="add_ln27_45"/></StgValue>
</operation>

<operation id="1156" st_id="47" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="7">
<![CDATA[
:688 %rowAbove_load_46 = load i7 %rowAbove_addr_15

]]></Node>
<StgValue><ssdm name="rowAbove_load_46"/></StgValue>
</operation>

<operation id="1157" st_id="47" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="7">
<![CDATA[
:693 %rowBelow_load_46 = load i7 %rowBelow_addr_15

]]></Node>
<StgValue><ssdm name="rowBelow_load_46"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1158" st_id="48" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="7">
<![CDATA[
:676 %rowCenter_load_46 = load i7 %rowCenter_addr_15

]]></Node>
<StgValue><ssdm name="rowCenter_load_46"/></StgValue>
</operation>

<operation id="1159" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:678 %rowCenter_addr_17 = getelementptr i8 %rowCenter, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="rowCenter_addr_17"/></StgValue>
</operation>

<operation id="1160" st_id="48" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="7">
<![CDATA[
:679 %rowCenter_load_47 = load i7 %rowCenter_addr_17

]]></Node>
<StgValue><ssdm name="rowCenter_load_47"/></StgValue>
</operation>

<operation id="1161" st_id="48" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="7">
<![CDATA[
:688 %rowAbove_load_46 = load i7 %rowAbove_addr_15

]]></Node>
<StgValue><ssdm name="rowAbove_load_46"/></StgValue>
</operation>

<operation id="1162" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:690 %rowAbove_addr_17 = getelementptr i8 %rowAbove, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="rowAbove_addr_17"/></StgValue>
</operation>

<operation id="1163" st_id="48" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="7">
<![CDATA[
:691 %rowAbove_load_47 = load i7 %rowAbove_addr_17

]]></Node>
<StgValue><ssdm name="rowAbove_load_47"/></StgValue>
</operation>

<operation id="1164" st_id="48" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="7">
<![CDATA[
:693 %rowBelow_load_46 = load i7 %rowBelow_addr_15

]]></Node>
<StgValue><ssdm name="rowBelow_load_46"/></StgValue>
</operation>

<operation id="1165" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:695 %rowBelow_addr_17 = getelementptr i8 %rowBelow, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="rowBelow_addr_17"/></StgValue>
</operation>

<operation id="1166" st_id="48" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="7">
<![CDATA[
:696 %rowBelow_load_47 = load i7 %rowBelow_addr_17

]]></Node>
<StgValue><ssdm name="rowBelow_load_47"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1167" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:670 %shl_ln25_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_45, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_14"/></StgValue>
</operation>

<operation id="1168" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="14" op_0_bw="12">
<![CDATA[
:671 %zext_ln27_105 = zext i12 %shl_ln25_14

]]></Node>
<StgValue><ssdm name="zext_ln27_105"/></StgValue>
</operation>

<operation id="1169" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="8">
<![CDATA[
:677 %zext_ln27_108 = zext i8 %rowCenter_load_46

]]></Node>
<StgValue><ssdm name="zext_ln27_108"/></StgValue>
</operation>

<operation id="1170" st_id="49" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="7">
<![CDATA[
:679 %rowCenter_load_47 = load i7 %rowCenter_addr_17

]]></Node>
<StgValue><ssdm name="rowCenter_load_47"/></StgValue>
</operation>

<operation id="1171" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="9" op_0_bw="8">
<![CDATA[
:680 %zext_ln27_109 = zext i8 %rowCenter_load_47

]]></Node>
<StgValue><ssdm name="zext_ln27_109"/></StgValue>
</operation>

<operation id="1172" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="10" op_0_bw="9">
<![CDATA[
:682 %zext_ln27_110 = zext i9 %add_ln27_45

]]></Node>
<StgValue><ssdm name="zext_ln27_110"/></StgValue>
</operation>

<operation id="1173" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:683 %add_ln27_46 = add i9 %zext_ln27_108, i9 %zext_ln27_109

]]></Node>
<StgValue><ssdm name="add_ln27_46"/></StgValue>
</operation>

<operation id="1174" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="10" op_0_bw="9">
<![CDATA[
:684 %zext_ln27_111 = zext i9 %add_ln27_46

]]></Node>
<StgValue><ssdm name="zext_ln27_111"/></StgValue>
</operation>

<operation id="1175" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:685 %sum_adjacent_15 = add i10 %zext_ln27_111, i10 %zext_ln27_110

]]></Node>
<StgValue><ssdm name="sum_adjacent_15"/></StgValue>
</operation>

<operation id="1176" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:686 %shl_ln28_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_15, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_14"/></StgValue>
</operation>

<operation id="1177" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="14" op_0_bw="13">
<![CDATA[
:687 %zext_ln30_105 = zext i13 %shl_ln28_14

]]></Node>
<StgValue><ssdm name="zext_ln30_105"/></StgValue>
</operation>

<operation id="1178" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="9" op_0_bw="8">
<![CDATA[
:689 %zext_ln30_106 = zext i8 %rowAbove_load_46

]]></Node>
<StgValue><ssdm name="zext_ln30_106"/></StgValue>
</operation>

<operation id="1179" st_id="49" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="7">
<![CDATA[
:691 %rowAbove_load_47 = load i7 %rowAbove_addr_17

]]></Node>
<StgValue><ssdm name="rowAbove_load_47"/></StgValue>
</operation>

<operation id="1180" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="9" op_0_bw="8">
<![CDATA[
:692 %zext_ln30_107 = zext i8 %rowAbove_load_47

]]></Node>
<StgValue><ssdm name="zext_ln30_107"/></StgValue>
</operation>

<operation id="1181" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="9" op_0_bw="8">
<![CDATA[
:694 %zext_ln30_108 = zext i8 %rowBelow_load_46

]]></Node>
<StgValue><ssdm name="zext_ln30_108"/></StgValue>
</operation>

<operation id="1182" st_id="49" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="7">
<![CDATA[
:696 %rowBelow_load_47 = load i7 %rowBelow_addr_17

]]></Node>
<StgValue><ssdm name="rowBelow_load_47"/></StgValue>
</operation>

<operation id="1183" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="9" op_0_bw="8">
<![CDATA[
:697 %zext_ln30_109 = zext i8 %rowBelow_load_47

]]></Node>
<StgValue><ssdm name="zext_ln30_109"/></StgValue>
</operation>

<operation id="1184" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:698 %add_ln30_45 = add i9 %zext_ln30_107, i9 %zext_ln30_106

]]></Node>
<StgValue><ssdm name="add_ln30_45"/></StgValue>
</operation>

<operation id="1185" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="10" op_0_bw="9">
<![CDATA[
:699 %zext_ln30_110 = zext i9 %add_ln30_45

]]></Node>
<StgValue><ssdm name="zext_ln30_110"/></StgValue>
</operation>

<operation id="1186" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:700 %add_ln30_46 = add i9 %zext_ln30_108, i9 %zext_ln30_109

]]></Node>
<StgValue><ssdm name="add_ln30_46"/></StgValue>
</operation>

<operation id="1187" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="10" op_0_bw="9">
<![CDATA[
:701 %zext_ln30_111 = zext i9 %add_ln30_46

]]></Node>
<StgValue><ssdm name="zext_ln30_111"/></StgValue>
</operation>

<operation id="1188" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:702 %sum_diagonal_15 = add i10 %zext_ln30_111, i10 %zext_ln30_110

]]></Node>
<StgValue><ssdm name="sum_diagonal_15"/></StgValue>
</operation>

<operation id="1189" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:703 %shl_ln31_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_15, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_14"/></StgValue>
</operation>

<operation id="1190" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="13" op_0_bw="12">
<![CDATA[
:704 %zext_ln34_30 = zext i12 %shl_ln31_14

]]></Node>
<StgValue><ssdm name="zext_ln34_30"/></StgValue>
</operation>

<operation id="1191" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:705 %add_ln34_148 = add i14 %zext_ln27_105, i14 %zext_ln30_105

]]></Node>
<StgValue><ssdm name="add_ln34_148"/></StgValue>
</operation>

<operation id="1192" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:706 %add_ln34_149 = add i13 %zext_ln34_30, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_149"/></StgValue>
</operation>

<operation id="1193" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="14" op_0_bw="13">
<![CDATA[
:707 %zext_ln34_31 = zext i13 %add_ln34_149

]]></Node>
<StgValue><ssdm name="zext_ln34_31"/></StgValue>
</operation>

<operation id="1194" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:708 %add_ln34_15 = add i14 %zext_ln34_31, i14 %add_ln34_148

]]></Node>
<StgValue><ssdm name="add_ln34_15"/></StgValue>
</operation>

<operation id="1195" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:709 %trunc_ln35_14 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_15, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_14"/></StgValue>
</operation>

<operation id="1196" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:710 %outputRow_addr_15 = getelementptr i8 %outputRow, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="outputRow_addr_15"/></StgValue>
</operation>

<operation id="1197" st_id="49" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:711 %store_ln35 = store i8 %trunc_ln35_14, i7 %outputRow_addr_15

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1198" st_id="49" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="7">
<![CDATA[
:712 %rowCenter_load_48 = load i7 %rowCenter_addr_17

]]></Node>
<StgValue><ssdm name="rowCenter_load_48"/></StgValue>
</operation>

<operation id="1199" st_id="49" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="7">
<![CDATA[
:715 %rowAbove_load_48 = load i7 %rowAbove_addr_17

]]></Node>
<StgValue><ssdm name="rowAbove_load_48"/></StgValue>
</operation>

<operation id="1200" st_id="49" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="7">
<![CDATA[
:717 %rowBelow_load_48 = load i7 %rowBelow_addr_17

]]></Node>
<StgValue><ssdm name="rowBelow_load_48"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1201" st_id="50" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="7">
<![CDATA[
:712 %rowCenter_load_48 = load i7 %rowCenter_addr_17

]]></Node>
<StgValue><ssdm name="rowCenter_load_48"/></StgValue>
</operation>

<operation id="1202" st_id="50" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="7">
<![CDATA[
:715 %rowAbove_load_48 = load i7 %rowAbove_addr_17

]]></Node>
<StgValue><ssdm name="rowAbove_load_48"/></StgValue>
</operation>

<operation id="1203" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="8">
<![CDATA[
:716 %zext_ln27_113 = zext i8 %rowAbove_load_48

]]></Node>
<StgValue><ssdm name="zext_ln27_113"/></StgValue>
</operation>

<operation id="1204" st_id="50" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="7">
<![CDATA[
:717 %rowBelow_load_48 = load i7 %rowBelow_addr_17

]]></Node>
<StgValue><ssdm name="rowBelow_load_48"/></StgValue>
</operation>

<operation id="1205" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="9" op_0_bw="8">
<![CDATA[
:718 %zext_ln27_114 = zext i8 %rowBelow_load_48

]]></Node>
<StgValue><ssdm name="zext_ln27_114"/></StgValue>
</operation>

<operation id="1206" st_id="50" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="7">
<![CDATA[
:719 %rowCenter_load_49 = load i7 %rowCenter_addr_16

]]></Node>
<StgValue><ssdm name="rowCenter_load_49"/></StgValue>
</operation>

<operation id="1207" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:724 %add_ln27_48 = add i9 %zext_ln27_114, i9 %zext_ln27_113

]]></Node>
<StgValue><ssdm name="add_ln27_48"/></StgValue>
</operation>

<operation id="1208" st_id="50" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="7">
<![CDATA[
:731 %rowAbove_load_49 = load i7 %rowAbove_addr_16

]]></Node>
<StgValue><ssdm name="rowAbove_load_49"/></StgValue>
</operation>

<operation id="1209" st_id="50" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="7">
<![CDATA[
:736 %rowBelow_load_49 = load i7 %rowBelow_addr_16

]]></Node>
<StgValue><ssdm name="rowBelow_load_49"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1210" st_id="51" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="7">
<![CDATA[
:719 %rowCenter_load_49 = load i7 %rowCenter_addr_16

]]></Node>
<StgValue><ssdm name="rowCenter_load_49"/></StgValue>
</operation>

<operation id="1211" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:721 %rowCenter_addr_18 = getelementptr i8 %rowCenter, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="rowCenter_addr_18"/></StgValue>
</operation>

<operation id="1212" st_id="51" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="7">
<![CDATA[
:722 %rowCenter_load_50 = load i7 %rowCenter_addr_18

]]></Node>
<StgValue><ssdm name="rowCenter_load_50"/></StgValue>
</operation>

<operation id="1213" st_id="51" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="7">
<![CDATA[
:731 %rowAbove_load_49 = load i7 %rowAbove_addr_16

]]></Node>
<StgValue><ssdm name="rowAbove_load_49"/></StgValue>
</operation>

<operation id="1214" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:733 %rowAbove_addr_18 = getelementptr i8 %rowAbove, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="rowAbove_addr_18"/></StgValue>
</operation>

<operation id="1215" st_id="51" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="7">
<![CDATA[
:734 %rowAbove_load_50 = load i7 %rowAbove_addr_18

]]></Node>
<StgValue><ssdm name="rowAbove_load_50"/></StgValue>
</operation>

<operation id="1216" st_id="51" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="7">
<![CDATA[
:736 %rowBelow_load_49 = load i7 %rowBelow_addr_16

]]></Node>
<StgValue><ssdm name="rowBelow_load_49"/></StgValue>
</operation>

<operation id="1217" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:738 %rowBelow_addr_18 = getelementptr i8 %rowBelow, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="rowBelow_addr_18"/></StgValue>
</operation>

<operation id="1218" st_id="51" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="7">
<![CDATA[
:739 %rowBelow_load_50 = load i7 %rowBelow_addr_18

]]></Node>
<StgValue><ssdm name="rowBelow_load_50"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1219" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:713 %shl_ln25_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_48, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_15"/></StgValue>
</operation>

<operation id="1220" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="14" op_0_bw="12">
<![CDATA[
:714 %zext_ln27_112 = zext i12 %shl_ln25_15

]]></Node>
<StgValue><ssdm name="zext_ln27_112"/></StgValue>
</operation>

<operation id="1221" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="9" op_0_bw="8">
<![CDATA[
:720 %zext_ln27_115 = zext i8 %rowCenter_load_49

]]></Node>
<StgValue><ssdm name="zext_ln27_115"/></StgValue>
</operation>

<operation id="1222" st_id="52" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="7">
<![CDATA[
:722 %rowCenter_load_50 = load i7 %rowCenter_addr_18

]]></Node>
<StgValue><ssdm name="rowCenter_load_50"/></StgValue>
</operation>

<operation id="1223" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="9" op_0_bw="8">
<![CDATA[
:723 %zext_ln27_116 = zext i8 %rowCenter_load_50

]]></Node>
<StgValue><ssdm name="zext_ln27_116"/></StgValue>
</operation>

<operation id="1224" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="9">
<![CDATA[
:725 %zext_ln27_117 = zext i9 %add_ln27_48

]]></Node>
<StgValue><ssdm name="zext_ln27_117"/></StgValue>
</operation>

<operation id="1225" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:726 %add_ln27_49 = add i9 %zext_ln27_115, i9 %zext_ln27_116

]]></Node>
<StgValue><ssdm name="add_ln27_49"/></StgValue>
</operation>

<operation id="1226" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="9">
<![CDATA[
:727 %zext_ln27_118 = zext i9 %add_ln27_49

]]></Node>
<StgValue><ssdm name="zext_ln27_118"/></StgValue>
</operation>

<operation id="1227" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:728 %sum_adjacent_16 = add i10 %zext_ln27_118, i10 %zext_ln27_117

]]></Node>
<StgValue><ssdm name="sum_adjacent_16"/></StgValue>
</operation>

<operation id="1228" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:729 %shl_ln28_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_16, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_15"/></StgValue>
</operation>

<operation id="1229" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="14" op_0_bw="13">
<![CDATA[
:730 %zext_ln30_112 = zext i13 %shl_ln28_15

]]></Node>
<StgValue><ssdm name="zext_ln30_112"/></StgValue>
</operation>

<operation id="1230" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="9" op_0_bw="8">
<![CDATA[
:732 %zext_ln30_113 = zext i8 %rowAbove_load_49

]]></Node>
<StgValue><ssdm name="zext_ln30_113"/></StgValue>
</operation>

<operation id="1231" st_id="52" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="7">
<![CDATA[
:734 %rowAbove_load_50 = load i7 %rowAbove_addr_18

]]></Node>
<StgValue><ssdm name="rowAbove_load_50"/></StgValue>
</operation>

<operation id="1232" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="9" op_0_bw="8">
<![CDATA[
:735 %zext_ln30_114 = zext i8 %rowAbove_load_50

]]></Node>
<StgValue><ssdm name="zext_ln30_114"/></StgValue>
</operation>

<operation id="1233" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="8">
<![CDATA[
:737 %zext_ln30_115 = zext i8 %rowBelow_load_49

]]></Node>
<StgValue><ssdm name="zext_ln30_115"/></StgValue>
</operation>

<operation id="1234" st_id="52" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="7">
<![CDATA[
:739 %rowBelow_load_50 = load i7 %rowBelow_addr_18

]]></Node>
<StgValue><ssdm name="rowBelow_load_50"/></StgValue>
</operation>

<operation id="1235" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="8">
<![CDATA[
:740 %zext_ln30_116 = zext i8 %rowBelow_load_50

]]></Node>
<StgValue><ssdm name="zext_ln30_116"/></StgValue>
</operation>

<operation id="1236" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:741 %add_ln30_48 = add i9 %zext_ln30_114, i9 %zext_ln30_113

]]></Node>
<StgValue><ssdm name="add_ln30_48"/></StgValue>
</operation>

<operation id="1237" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="10" op_0_bw="9">
<![CDATA[
:742 %zext_ln30_117 = zext i9 %add_ln30_48

]]></Node>
<StgValue><ssdm name="zext_ln30_117"/></StgValue>
</operation>

<operation id="1238" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:743 %add_ln30_49 = add i9 %zext_ln30_115, i9 %zext_ln30_116

]]></Node>
<StgValue><ssdm name="add_ln30_49"/></StgValue>
</operation>

<operation id="1239" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="10" op_0_bw="9">
<![CDATA[
:744 %zext_ln30_118 = zext i9 %add_ln30_49

]]></Node>
<StgValue><ssdm name="zext_ln30_118"/></StgValue>
</operation>

<operation id="1240" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:745 %sum_diagonal_16 = add i10 %zext_ln30_118, i10 %zext_ln30_117

]]></Node>
<StgValue><ssdm name="sum_diagonal_16"/></StgValue>
</operation>

<operation id="1241" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:746 %shl_ln31_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_16, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_15"/></StgValue>
</operation>

<operation id="1242" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="13" op_0_bw="12">
<![CDATA[
:747 %zext_ln34_32 = zext i12 %shl_ln31_15

]]></Node>
<StgValue><ssdm name="zext_ln34_32"/></StgValue>
</operation>

<operation id="1243" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:748 %add_ln34_150 = add i14 %zext_ln27_112, i14 %zext_ln30_112

]]></Node>
<StgValue><ssdm name="add_ln34_150"/></StgValue>
</operation>

<operation id="1244" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:749 %add_ln34_151 = add i13 %zext_ln34_32, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_151"/></StgValue>
</operation>

<operation id="1245" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="14" op_0_bw="13">
<![CDATA[
:750 %zext_ln34_33 = zext i13 %add_ln34_151

]]></Node>
<StgValue><ssdm name="zext_ln34_33"/></StgValue>
</operation>

<operation id="1246" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:751 %add_ln34_16 = add i14 %zext_ln34_33, i14 %add_ln34_150

]]></Node>
<StgValue><ssdm name="add_ln34_16"/></StgValue>
</operation>

<operation id="1247" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:752 %trunc_ln35_15 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_16, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_15"/></StgValue>
</operation>

<operation id="1248" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:753 %outputRow_addr_16 = getelementptr i8 %outputRow, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="outputRow_addr_16"/></StgValue>
</operation>

<operation id="1249" st_id="52" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:754 %store_ln35 = store i8 %trunc_ln35_15, i7 %outputRow_addr_16

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1250" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="7">
<![CDATA[
:755 %rowCenter_load_51 = load i7 %rowCenter_addr_18

]]></Node>
<StgValue><ssdm name="rowCenter_load_51"/></StgValue>
</operation>

<operation id="1251" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="7">
<![CDATA[
:758 %rowAbove_load_51 = load i7 %rowAbove_addr_18

]]></Node>
<StgValue><ssdm name="rowAbove_load_51"/></StgValue>
</operation>

<operation id="1252" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="7">
<![CDATA[
:760 %rowBelow_load_51 = load i7 %rowBelow_addr_18

]]></Node>
<StgValue><ssdm name="rowBelow_load_51"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1253" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="7">
<![CDATA[
:755 %rowCenter_load_51 = load i7 %rowCenter_addr_18

]]></Node>
<StgValue><ssdm name="rowCenter_load_51"/></StgValue>
</operation>

<operation id="1254" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="7">
<![CDATA[
:758 %rowAbove_load_51 = load i7 %rowAbove_addr_18

]]></Node>
<StgValue><ssdm name="rowAbove_load_51"/></StgValue>
</operation>

<operation id="1255" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="9" op_0_bw="8">
<![CDATA[
:759 %zext_ln27_120 = zext i8 %rowAbove_load_51

]]></Node>
<StgValue><ssdm name="zext_ln27_120"/></StgValue>
</operation>

<operation id="1256" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="7">
<![CDATA[
:760 %rowBelow_load_51 = load i7 %rowBelow_addr_18

]]></Node>
<StgValue><ssdm name="rowBelow_load_51"/></StgValue>
</operation>

<operation id="1257" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="9" op_0_bw="8">
<![CDATA[
:761 %zext_ln27_121 = zext i8 %rowBelow_load_51

]]></Node>
<StgValue><ssdm name="zext_ln27_121"/></StgValue>
</operation>

<operation id="1258" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="7">
<![CDATA[
:762 %rowCenter_load_52 = load i7 %rowCenter_addr_17

]]></Node>
<StgValue><ssdm name="rowCenter_load_52"/></StgValue>
</operation>

<operation id="1259" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:767 %add_ln27_51 = add i9 %zext_ln27_121, i9 %zext_ln27_120

]]></Node>
<StgValue><ssdm name="add_ln27_51"/></StgValue>
</operation>

<operation id="1260" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="7">
<![CDATA[
:774 %rowAbove_load_52 = load i7 %rowAbove_addr_17

]]></Node>
<StgValue><ssdm name="rowAbove_load_52"/></StgValue>
</operation>

<operation id="1261" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="7">
<![CDATA[
:779 %rowBelow_load_52 = load i7 %rowBelow_addr_17

]]></Node>
<StgValue><ssdm name="rowBelow_load_52"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1262" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="7">
<![CDATA[
:762 %rowCenter_load_52 = load i7 %rowCenter_addr_17

]]></Node>
<StgValue><ssdm name="rowCenter_load_52"/></StgValue>
</operation>

<operation id="1263" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:764 %rowCenter_addr_19 = getelementptr i8 %rowCenter, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="rowCenter_addr_19"/></StgValue>
</operation>

<operation id="1264" st_id="54" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="7">
<![CDATA[
:765 %rowCenter_load_53 = load i7 %rowCenter_addr_19

]]></Node>
<StgValue><ssdm name="rowCenter_load_53"/></StgValue>
</operation>

<operation id="1265" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="7">
<![CDATA[
:774 %rowAbove_load_52 = load i7 %rowAbove_addr_17

]]></Node>
<StgValue><ssdm name="rowAbove_load_52"/></StgValue>
</operation>

<operation id="1266" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:776 %rowAbove_addr_19 = getelementptr i8 %rowAbove, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="rowAbove_addr_19"/></StgValue>
</operation>

<operation id="1267" st_id="54" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="7">
<![CDATA[
:777 %rowAbove_load_53 = load i7 %rowAbove_addr_19

]]></Node>
<StgValue><ssdm name="rowAbove_load_53"/></StgValue>
</operation>

<operation id="1268" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="7">
<![CDATA[
:779 %rowBelow_load_52 = load i7 %rowBelow_addr_17

]]></Node>
<StgValue><ssdm name="rowBelow_load_52"/></StgValue>
</operation>

<operation id="1269" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:781 %rowBelow_addr_19 = getelementptr i8 %rowBelow, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="rowBelow_addr_19"/></StgValue>
</operation>

<operation id="1270" st_id="54" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="7">
<![CDATA[
:782 %rowBelow_load_53 = load i7 %rowBelow_addr_19

]]></Node>
<StgValue><ssdm name="rowBelow_load_53"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1271" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:756 %shl_ln25_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_51, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_16"/></StgValue>
</operation>

<operation id="1272" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="14" op_0_bw="12">
<![CDATA[
:757 %zext_ln27_119 = zext i12 %shl_ln25_16

]]></Node>
<StgValue><ssdm name="zext_ln27_119"/></StgValue>
</operation>

<operation id="1273" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="8">
<![CDATA[
:763 %zext_ln27_122 = zext i8 %rowCenter_load_52

]]></Node>
<StgValue><ssdm name="zext_ln27_122"/></StgValue>
</operation>

<operation id="1274" st_id="55" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="7">
<![CDATA[
:765 %rowCenter_load_53 = load i7 %rowCenter_addr_19

]]></Node>
<StgValue><ssdm name="rowCenter_load_53"/></StgValue>
</operation>

<operation id="1275" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="9" op_0_bw="8">
<![CDATA[
:766 %zext_ln27_123 = zext i8 %rowCenter_load_53

]]></Node>
<StgValue><ssdm name="zext_ln27_123"/></StgValue>
</operation>

<operation id="1276" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="10" op_0_bw="9">
<![CDATA[
:768 %zext_ln27_124 = zext i9 %add_ln27_51

]]></Node>
<StgValue><ssdm name="zext_ln27_124"/></StgValue>
</operation>

<operation id="1277" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:769 %add_ln27_52 = add i9 %zext_ln27_122, i9 %zext_ln27_123

]]></Node>
<StgValue><ssdm name="add_ln27_52"/></StgValue>
</operation>

<operation id="1278" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="10" op_0_bw="9">
<![CDATA[
:770 %zext_ln27_125 = zext i9 %add_ln27_52

]]></Node>
<StgValue><ssdm name="zext_ln27_125"/></StgValue>
</operation>

<operation id="1279" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:771 %sum_adjacent_17 = add i10 %zext_ln27_125, i10 %zext_ln27_124

]]></Node>
<StgValue><ssdm name="sum_adjacent_17"/></StgValue>
</operation>

<operation id="1280" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:772 %shl_ln28_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_17, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_16"/></StgValue>
</operation>

<operation id="1281" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="14" op_0_bw="13">
<![CDATA[
:773 %zext_ln30_119 = zext i13 %shl_ln28_16

]]></Node>
<StgValue><ssdm name="zext_ln30_119"/></StgValue>
</operation>

<operation id="1282" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="9" op_0_bw="8">
<![CDATA[
:775 %zext_ln30_120 = zext i8 %rowAbove_load_52

]]></Node>
<StgValue><ssdm name="zext_ln30_120"/></StgValue>
</operation>

<operation id="1283" st_id="55" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="7">
<![CDATA[
:777 %rowAbove_load_53 = load i7 %rowAbove_addr_19

]]></Node>
<StgValue><ssdm name="rowAbove_load_53"/></StgValue>
</operation>

<operation id="1284" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="9" op_0_bw="8">
<![CDATA[
:778 %zext_ln30_121 = zext i8 %rowAbove_load_53

]]></Node>
<StgValue><ssdm name="zext_ln30_121"/></StgValue>
</operation>

<operation id="1285" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="8">
<![CDATA[
:780 %zext_ln30_122 = zext i8 %rowBelow_load_52

]]></Node>
<StgValue><ssdm name="zext_ln30_122"/></StgValue>
</operation>

<operation id="1286" st_id="55" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="7">
<![CDATA[
:782 %rowBelow_load_53 = load i7 %rowBelow_addr_19

]]></Node>
<StgValue><ssdm name="rowBelow_load_53"/></StgValue>
</operation>

<operation id="1287" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="8">
<![CDATA[
:783 %zext_ln30_123 = zext i8 %rowBelow_load_53

]]></Node>
<StgValue><ssdm name="zext_ln30_123"/></StgValue>
</operation>

<operation id="1288" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:784 %add_ln30_51 = add i9 %zext_ln30_121, i9 %zext_ln30_120

]]></Node>
<StgValue><ssdm name="add_ln30_51"/></StgValue>
</operation>

<operation id="1289" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="10" op_0_bw="9">
<![CDATA[
:785 %zext_ln30_124 = zext i9 %add_ln30_51

]]></Node>
<StgValue><ssdm name="zext_ln30_124"/></StgValue>
</operation>

<operation id="1290" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:786 %add_ln30_52 = add i9 %zext_ln30_122, i9 %zext_ln30_123

]]></Node>
<StgValue><ssdm name="add_ln30_52"/></StgValue>
</operation>

<operation id="1291" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="10" op_0_bw="9">
<![CDATA[
:787 %zext_ln30_125 = zext i9 %add_ln30_52

]]></Node>
<StgValue><ssdm name="zext_ln30_125"/></StgValue>
</operation>

<operation id="1292" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:788 %sum_diagonal_17 = add i10 %zext_ln30_125, i10 %zext_ln30_124

]]></Node>
<StgValue><ssdm name="sum_diagonal_17"/></StgValue>
</operation>

<operation id="1293" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:789 %shl_ln31_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_17, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_16"/></StgValue>
</operation>

<operation id="1294" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="13" op_0_bw="12">
<![CDATA[
:790 %zext_ln34_34 = zext i12 %shl_ln31_16

]]></Node>
<StgValue><ssdm name="zext_ln34_34"/></StgValue>
</operation>

<operation id="1295" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:791 %add_ln34_152 = add i14 %zext_ln27_119, i14 %zext_ln30_119

]]></Node>
<StgValue><ssdm name="add_ln34_152"/></StgValue>
</operation>

<operation id="1296" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:792 %add_ln34_153 = add i13 %zext_ln34_34, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_153"/></StgValue>
</operation>

<operation id="1297" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="14" op_0_bw="13">
<![CDATA[
:793 %zext_ln34_35 = zext i13 %add_ln34_153

]]></Node>
<StgValue><ssdm name="zext_ln34_35"/></StgValue>
</operation>

<operation id="1298" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:794 %add_ln34_17 = add i14 %zext_ln34_35, i14 %add_ln34_152

]]></Node>
<StgValue><ssdm name="add_ln34_17"/></StgValue>
</operation>

<operation id="1299" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:795 %trunc_ln35_16 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_17, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_16"/></StgValue>
</operation>

<operation id="1300" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:796 %outputRow_addr_17 = getelementptr i8 %outputRow, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="outputRow_addr_17"/></StgValue>
</operation>

<operation id="1301" st_id="55" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:797 %store_ln35 = store i8 %trunc_ln35_16, i7 %outputRow_addr_17

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1302" st_id="55" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="7">
<![CDATA[
:798 %rowCenter_load_54 = load i7 %rowCenter_addr_19

]]></Node>
<StgValue><ssdm name="rowCenter_load_54"/></StgValue>
</operation>

<operation id="1303" st_id="55" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="7">
<![CDATA[
:801 %rowAbove_load_54 = load i7 %rowAbove_addr_19

]]></Node>
<StgValue><ssdm name="rowAbove_load_54"/></StgValue>
</operation>

<operation id="1304" st_id="55" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="7">
<![CDATA[
:803 %rowBelow_load_54 = load i7 %rowBelow_addr_19

]]></Node>
<StgValue><ssdm name="rowBelow_load_54"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1305" st_id="56" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="7">
<![CDATA[
:798 %rowCenter_load_54 = load i7 %rowCenter_addr_19

]]></Node>
<StgValue><ssdm name="rowCenter_load_54"/></StgValue>
</operation>

<operation id="1306" st_id="56" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="7">
<![CDATA[
:801 %rowAbove_load_54 = load i7 %rowAbove_addr_19

]]></Node>
<StgValue><ssdm name="rowAbove_load_54"/></StgValue>
</operation>

<operation id="1307" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="8">
<![CDATA[
:802 %zext_ln27_127 = zext i8 %rowAbove_load_54

]]></Node>
<StgValue><ssdm name="zext_ln27_127"/></StgValue>
</operation>

<operation id="1308" st_id="56" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="7">
<![CDATA[
:803 %rowBelow_load_54 = load i7 %rowBelow_addr_19

]]></Node>
<StgValue><ssdm name="rowBelow_load_54"/></StgValue>
</operation>

<operation id="1309" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="9" op_0_bw="8">
<![CDATA[
:804 %zext_ln27_128 = zext i8 %rowBelow_load_54

]]></Node>
<StgValue><ssdm name="zext_ln27_128"/></StgValue>
</operation>

<operation id="1310" st_id="56" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="7">
<![CDATA[
:805 %rowCenter_load_55 = load i7 %rowCenter_addr_18

]]></Node>
<StgValue><ssdm name="rowCenter_load_55"/></StgValue>
</operation>

<operation id="1311" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:810 %add_ln27_54 = add i9 %zext_ln27_128, i9 %zext_ln27_127

]]></Node>
<StgValue><ssdm name="add_ln27_54"/></StgValue>
</operation>

<operation id="1312" st_id="56" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="7">
<![CDATA[
:817 %rowAbove_load_55 = load i7 %rowAbove_addr_18

]]></Node>
<StgValue><ssdm name="rowAbove_load_55"/></StgValue>
</operation>

<operation id="1313" st_id="56" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="7">
<![CDATA[
:822 %rowBelow_load_55 = load i7 %rowBelow_addr_18

]]></Node>
<StgValue><ssdm name="rowBelow_load_55"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1314" st_id="57" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="7">
<![CDATA[
:805 %rowCenter_load_55 = load i7 %rowCenter_addr_18

]]></Node>
<StgValue><ssdm name="rowCenter_load_55"/></StgValue>
</operation>

<operation id="1315" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:807 %rowCenter_addr_20 = getelementptr i8 %rowCenter, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="rowCenter_addr_20"/></StgValue>
</operation>

<operation id="1316" st_id="57" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="7">
<![CDATA[
:808 %rowCenter_load_56 = load i7 %rowCenter_addr_20

]]></Node>
<StgValue><ssdm name="rowCenter_load_56"/></StgValue>
</operation>

<operation id="1317" st_id="57" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="7">
<![CDATA[
:817 %rowAbove_load_55 = load i7 %rowAbove_addr_18

]]></Node>
<StgValue><ssdm name="rowAbove_load_55"/></StgValue>
</operation>

<operation id="1318" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:819 %rowAbove_addr_20 = getelementptr i8 %rowAbove, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="rowAbove_addr_20"/></StgValue>
</operation>

<operation id="1319" st_id="57" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="7">
<![CDATA[
:820 %rowAbove_load_56 = load i7 %rowAbove_addr_20

]]></Node>
<StgValue><ssdm name="rowAbove_load_56"/></StgValue>
</operation>

<operation id="1320" st_id="57" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="7">
<![CDATA[
:822 %rowBelow_load_55 = load i7 %rowBelow_addr_18

]]></Node>
<StgValue><ssdm name="rowBelow_load_55"/></StgValue>
</operation>

<operation id="1321" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:824 %rowBelow_addr_20 = getelementptr i8 %rowBelow, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="rowBelow_addr_20"/></StgValue>
</operation>

<operation id="1322" st_id="57" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="7">
<![CDATA[
:825 %rowBelow_load_56 = load i7 %rowBelow_addr_20

]]></Node>
<StgValue><ssdm name="rowBelow_load_56"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1323" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:799 %shl_ln25_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_54, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_17"/></StgValue>
</operation>

<operation id="1324" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="14" op_0_bw="12">
<![CDATA[
:800 %zext_ln27_126 = zext i12 %shl_ln25_17

]]></Node>
<StgValue><ssdm name="zext_ln27_126"/></StgValue>
</operation>

<operation id="1325" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="8">
<![CDATA[
:806 %zext_ln27_129 = zext i8 %rowCenter_load_55

]]></Node>
<StgValue><ssdm name="zext_ln27_129"/></StgValue>
</operation>

<operation id="1326" st_id="58" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="7">
<![CDATA[
:808 %rowCenter_load_56 = load i7 %rowCenter_addr_20

]]></Node>
<StgValue><ssdm name="rowCenter_load_56"/></StgValue>
</operation>

<operation id="1327" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="9" op_0_bw="8">
<![CDATA[
:809 %zext_ln27_130 = zext i8 %rowCenter_load_56

]]></Node>
<StgValue><ssdm name="zext_ln27_130"/></StgValue>
</operation>

<operation id="1328" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="10" op_0_bw="9">
<![CDATA[
:811 %zext_ln27_131 = zext i9 %add_ln27_54

]]></Node>
<StgValue><ssdm name="zext_ln27_131"/></StgValue>
</operation>

<operation id="1329" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:812 %add_ln27_55 = add i9 %zext_ln27_129, i9 %zext_ln27_130

]]></Node>
<StgValue><ssdm name="add_ln27_55"/></StgValue>
</operation>

<operation id="1330" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="9">
<![CDATA[
:813 %zext_ln27_132 = zext i9 %add_ln27_55

]]></Node>
<StgValue><ssdm name="zext_ln27_132"/></StgValue>
</operation>

<operation id="1331" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:814 %sum_adjacent_18 = add i10 %zext_ln27_132, i10 %zext_ln27_131

]]></Node>
<StgValue><ssdm name="sum_adjacent_18"/></StgValue>
</operation>

<operation id="1332" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:815 %shl_ln28_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_18, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_17"/></StgValue>
</operation>

<operation id="1333" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="14" op_0_bw="13">
<![CDATA[
:816 %zext_ln30_126 = zext i13 %shl_ln28_17

]]></Node>
<StgValue><ssdm name="zext_ln30_126"/></StgValue>
</operation>

<operation id="1334" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="8">
<![CDATA[
:818 %zext_ln30_127 = zext i8 %rowAbove_load_55

]]></Node>
<StgValue><ssdm name="zext_ln30_127"/></StgValue>
</operation>

<operation id="1335" st_id="58" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="7">
<![CDATA[
:820 %rowAbove_load_56 = load i7 %rowAbove_addr_20

]]></Node>
<StgValue><ssdm name="rowAbove_load_56"/></StgValue>
</operation>

<operation id="1336" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="8">
<![CDATA[
:821 %zext_ln30_128 = zext i8 %rowAbove_load_56

]]></Node>
<StgValue><ssdm name="zext_ln30_128"/></StgValue>
</operation>

<operation id="1337" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="9" op_0_bw="8">
<![CDATA[
:823 %zext_ln30_129 = zext i8 %rowBelow_load_55

]]></Node>
<StgValue><ssdm name="zext_ln30_129"/></StgValue>
</operation>

<operation id="1338" st_id="58" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="7">
<![CDATA[
:825 %rowBelow_load_56 = load i7 %rowBelow_addr_20

]]></Node>
<StgValue><ssdm name="rowBelow_load_56"/></StgValue>
</operation>

<operation id="1339" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="9" op_0_bw="8">
<![CDATA[
:826 %zext_ln30_130 = zext i8 %rowBelow_load_56

]]></Node>
<StgValue><ssdm name="zext_ln30_130"/></StgValue>
</operation>

<operation id="1340" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:827 %add_ln30_54 = add i9 %zext_ln30_128, i9 %zext_ln30_127

]]></Node>
<StgValue><ssdm name="add_ln30_54"/></StgValue>
</operation>

<operation id="1341" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="9">
<![CDATA[
:828 %zext_ln30_131 = zext i9 %add_ln30_54

]]></Node>
<StgValue><ssdm name="zext_ln30_131"/></StgValue>
</operation>

<operation id="1342" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:829 %add_ln30_55 = add i9 %zext_ln30_129, i9 %zext_ln30_130

]]></Node>
<StgValue><ssdm name="add_ln30_55"/></StgValue>
</operation>

<operation id="1343" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="10" op_0_bw="9">
<![CDATA[
:830 %zext_ln30_132 = zext i9 %add_ln30_55

]]></Node>
<StgValue><ssdm name="zext_ln30_132"/></StgValue>
</operation>

<operation id="1344" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:831 %sum_diagonal_18 = add i10 %zext_ln30_132, i10 %zext_ln30_131

]]></Node>
<StgValue><ssdm name="sum_diagonal_18"/></StgValue>
</operation>

<operation id="1345" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:832 %shl_ln31_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_18, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_17"/></StgValue>
</operation>

<operation id="1346" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="13" op_0_bw="12">
<![CDATA[
:833 %zext_ln34_36 = zext i12 %shl_ln31_17

]]></Node>
<StgValue><ssdm name="zext_ln34_36"/></StgValue>
</operation>

<operation id="1347" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:834 %add_ln34_154 = add i14 %zext_ln27_126, i14 %zext_ln30_126

]]></Node>
<StgValue><ssdm name="add_ln34_154"/></StgValue>
</operation>

<operation id="1348" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:835 %add_ln34_155 = add i13 %zext_ln34_36, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_155"/></StgValue>
</operation>

<operation id="1349" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="14" op_0_bw="13">
<![CDATA[
:836 %zext_ln34_37 = zext i13 %add_ln34_155

]]></Node>
<StgValue><ssdm name="zext_ln34_37"/></StgValue>
</operation>

<operation id="1350" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:837 %add_ln34_18 = add i14 %zext_ln34_37, i14 %add_ln34_154

]]></Node>
<StgValue><ssdm name="add_ln34_18"/></StgValue>
</operation>

<operation id="1351" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:838 %trunc_ln35_17 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_18, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_17"/></StgValue>
</operation>

<operation id="1352" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:839 %outputRow_addr_18 = getelementptr i8 %outputRow, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="outputRow_addr_18"/></StgValue>
</operation>

<operation id="1353" st_id="58" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:840 %store_ln35 = store i8 %trunc_ln35_17, i7 %outputRow_addr_18

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1354" st_id="58" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="7">
<![CDATA[
:841 %rowCenter_load_57 = load i7 %rowCenter_addr_20

]]></Node>
<StgValue><ssdm name="rowCenter_load_57"/></StgValue>
</operation>

<operation id="1355" st_id="58" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="7">
<![CDATA[
:844 %rowAbove_load_57 = load i7 %rowAbove_addr_20

]]></Node>
<StgValue><ssdm name="rowAbove_load_57"/></StgValue>
</operation>

<operation id="1356" st_id="58" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="7">
<![CDATA[
:846 %rowBelow_load_57 = load i7 %rowBelow_addr_20

]]></Node>
<StgValue><ssdm name="rowBelow_load_57"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1357" st_id="59" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="7">
<![CDATA[
:841 %rowCenter_load_57 = load i7 %rowCenter_addr_20

]]></Node>
<StgValue><ssdm name="rowCenter_load_57"/></StgValue>
</operation>

<operation id="1358" st_id="59" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="7">
<![CDATA[
:844 %rowAbove_load_57 = load i7 %rowAbove_addr_20

]]></Node>
<StgValue><ssdm name="rowAbove_load_57"/></StgValue>
</operation>

<operation id="1359" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="8">
<![CDATA[
:845 %zext_ln27_134 = zext i8 %rowAbove_load_57

]]></Node>
<StgValue><ssdm name="zext_ln27_134"/></StgValue>
</operation>

<operation id="1360" st_id="59" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="7">
<![CDATA[
:846 %rowBelow_load_57 = load i7 %rowBelow_addr_20

]]></Node>
<StgValue><ssdm name="rowBelow_load_57"/></StgValue>
</operation>

<operation id="1361" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="9" op_0_bw="8">
<![CDATA[
:847 %zext_ln27_135 = zext i8 %rowBelow_load_57

]]></Node>
<StgValue><ssdm name="zext_ln27_135"/></StgValue>
</operation>

<operation id="1362" st_id="59" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="7">
<![CDATA[
:848 %rowCenter_load_58 = load i7 %rowCenter_addr_19

]]></Node>
<StgValue><ssdm name="rowCenter_load_58"/></StgValue>
</operation>

<operation id="1363" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:853 %add_ln27_57 = add i9 %zext_ln27_135, i9 %zext_ln27_134

]]></Node>
<StgValue><ssdm name="add_ln27_57"/></StgValue>
</operation>

<operation id="1364" st_id="59" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="7">
<![CDATA[
:860 %rowAbove_load_58 = load i7 %rowAbove_addr_19

]]></Node>
<StgValue><ssdm name="rowAbove_load_58"/></StgValue>
</operation>

<operation id="1365" st_id="59" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="7">
<![CDATA[
:865 %rowBelow_load_58 = load i7 %rowBelow_addr_19

]]></Node>
<StgValue><ssdm name="rowBelow_load_58"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1366" st_id="60" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="7">
<![CDATA[
:848 %rowCenter_load_58 = load i7 %rowCenter_addr_19

]]></Node>
<StgValue><ssdm name="rowCenter_load_58"/></StgValue>
</operation>

<operation id="1367" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:850 %rowCenter_addr_21 = getelementptr i8 %rowCenter, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="rowCenter_addr_21"/></StgValue>
</operation>

<operation id="1368" st_id="60" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="7">
<![CDATA[
:851 %rowCenter_load_59 = load i7 %rowCenter_addr_21

]]></Node>
<StgValue><ssdm name="rowCenter_load_59"/></StgValue>
</operation>

<operation id="1369" st_id="60" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="7">
<![CDATA[
:860 %rowAbove_load_58 = load i7 %rowAbove_addr_19

]]></Node>
<StgValue><ssdm name="rowAbove_load_58"/></StgValue>
</operation>

<operation id="1370" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:862 %rowAbove_addr_21 = getelementptr i8 %rowAbove, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="rowAbove_addr_21"/></StgValue>
</operation>

<operation id="1371" st_id="60" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="7">
<![CDATA[
:863 %rowAbove_load_59 = load i7 %rowAbove_addr_21

]]></Node>
<StgValue><ssdm name="rowAbove_load_59"/></StgValue>
</operation>

<operation id="1372" st_id="60" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="7">
<![CDATA[
:865 %rowBelow_load_58 = load i7 %rowBelow_addr_19

]]></Node>
<StgValue><ssdm name="rowBelow_load_58"/></StgValue>
</operation>

<operation id="1373" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:867 %rowBelow_addr_21 = getelementptr i8 %rowBelow, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="rowBelow_addr_21"/></StgValue>
</operation>

<operation id="1374" st_id="60" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="7">
<![CDATA[
:868 %rowBelow_load_59 = load i7 %rowBelow_addr_21

]]></Node>
<StgValue><ssdm name="rowBelow_load_59"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1375" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:842 %shl_ln25_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_57, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_18"/></StgValue>
</operation>

<operation id="1376" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="14" op_0_bw="12">
<![CDATA[
:843 %zext_ln27_133 = zext i12 %shl_ln25_18

]]></Node>
<StgValue><ssdm name="zext_ln27_133"/></StgValue>
</operation>

<operation id="1377" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="9" op_0_bw="8">
<![CDATA[
:849 %zext_ln27_136 = zext i8 %rowCenter_load_58

]]></Node>
<StgValue><ssdm name="zext_ln27_136"/></StgValue>
</operation>

<operation id="1378" st_id="61" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="7">
<![CDATA[
:851 %rowCenter_load_59 = load i7 %rowCenter_addr_21

]]></Node>
<StgValue><ssdm name="rowCenter_load_59"/></StgValue>
</operation>

<operation id="1379" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="9" op_0_bw="8">
<![CDATA[
:852 %zext_ln27_137 = zext i8 %rowCenter_load_59

]]></Node>
<StgValue><ssdm name="zext_ln27_137"/></StgValue>
</operation>

<operation id="1380" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="10" op_0_bw="9">
<![CDATA[
:854 %zext_ln27_138 = zext i9 %add_ln27_57

]]></Node>
<StgValue><ssdm name="zext_ln27_138"/></StgValue>
</operation>

<operation id="1381" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:855 %add_ln27_58 = add i9 %zext_ln27_136, i9 %zext_ln27_137

]]></Node>
<StgValue><ssdm name="add_ln27_58"/></StgValue>
</operation>

<operation id="1382" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="10" op_0_bw="9">
<![CDATA[
:856 %zext_ln27_139 = zext i9 %add_ln27_58

]]></Node>
<StgValue><ssdm name="zext_ln27_139"/></StgValue>
</operation>

<operation id="1383" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:857 %sum_adjacent_19 = add i10 %zext_ln27_139, i10 %zext_ln27_138

]]></Node>
<StgValue><ssdm name="sum_adjacent_19"/></StgValue>
</operation>

<operation id="1384" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:858 %shl_ln28_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_19, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_18"/></StgValue>
</operation>

<operation id="1385" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="14" op_0_bw="13">
<![CDATA[
:859 %zext_ln30_133 = zext i13 %shl_ln28_18

]]></Node>
<StgValue><ssdm name="zext_ln30_133"/></StgValue>
</operation>

<operation id="1386" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="9" op_0_bw="8">
<![CDATA[
:861 %zext_ln30_134 = zext i8 %rowAbove_load_58

]]></Node>
<StgValue><ssdm name="zext_ln30_134"/></StgValue>
</operation>

<operation id="1387" st_id="61" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="7">
<![CDATA[
:863 %rowAbove_load_59 = load i7 %rowAbove_addr_21

]]></Node>
<StgValue><ssdm name="rowAbove_load_59"/></StgValue>
</operation>

<operation id="1388" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="9" op_0_bw="8">
<![CDATA[
:864 %zext_ln30_135 = zext i8 %rowAbove_load_59

]]></Node>
<StgValue><ssdm name="zext_ln30_135"/></StgValue>
</operation>

<operation id="1389" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="9" op_0_bw="8">
<![CDATA[
:866 %zext_ln30_136 = zext i8 %rowBelow_load_58

]]></Node>
<StgValue><ssdm name="zext_ln30_136"/></StgValue>
</operation>

<operation id="1390" st_id="61" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="7">
<![CDATA[
:868 %rowBelow_load_59 = load i7 %rowBelow_addr_21

]]></Node>
<StgValue><ssdm name="rowBelow_load_59"/></StgValue>
</operation>

<operation id="1391" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="9" op_0_bw="8">
<![CDATA[
:869 %zext_ln30_137 = zext i8 %rowBelow_load_59

]]></Node>
<StgValue><ssdm name="zext_ln30_137"/></StgValue>
</operation>

<operation id="1392" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:870 %add_ln30_57 = add i9 %zext_ln30_135, i9 %zext_ln30_134

]]></Node>
<StgValue><ssdm name="add_ln30_57"/></StgValue>
</operation>

<operation id="1393" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="10" op_0_bw="9">
<![CDATA[
:871 %zext_ln30_138 = zext i9 %add_ln30_57

]]></Node>
<StgValue><ssdm name="zext_ln30_138"/></StgValue>
</operation>

<operation id="1394" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:872 %add_ln30_58 = add i9 %zext_ln30_136, i9 %zext_ln30_137

]]></Node>
<StgValue><ssdm name="add_ln30_58"/></StgValue>
</operation>

<operation id="1395" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="9">
<![CDATA[
:873 %zext_ln30_139 = zext i9 %add_ln30_58

]]></Node>
<StgValue><ssdm name="zext_ln30_139"/></StgValue>
</operation>

<operation id="1396" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:874 %sum_diagonal_19 = add i10 %zext_ln30_139, i10 %zext_ln30_138

]]></Node>
<StgValue><ssdm name="sum_diagonal_19"/></StgValue>
</operation>

<operation id="1397" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:875 %shl_ln31_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_19, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_18"/></StgValue>
</operation>

<operation id="1398" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="13" op_0_bw="12">
<![CDATA[
:876 %zext_ln34_38 = zext i12 %shl_ln31_18

]]></Node>
<StgValue><ssdm name="zext_ln34_38"/></StgValue>
</operation>

<operation id="1399" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:877 %add_ln34_156 = add i14 %zext_ln27_133, i14 %zext_ln30_133

]]></Node>
<StgValue><ssdm name="add_ln34_156"/></StgValue>
</operation>

<operation id="1400" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:878 %add_ln34_157 = add i13 %zext_ln34_38, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_157"/></StgValue>
</operation>

<operation id="1401" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="14" op_0_bw="13">
<![CDATA[
:879 %zext_ln34_39 = zext i13 %add_ln34_157

]]></Node>
<StgValue><ssdm name="zext_ln34_39"/></StgValue>
</operation>

<operation id="1402" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:880 %add_ln34_19 = add i14 %zext_ln34_39, i14 %add_ln34_156

]]></Node>
<StgValue><ssdm name="add_ln34_19"/></StgValue>
</operation>

<operation id="1403" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:881 %trunc_ln35_18 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_19, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_18"/></StgValue>
</operation>

<operation id="1404" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:882 %outputRow_addr_19 = getelementptr i8 %outputRow, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="outputRow_addr_19"/></StgValue>
</operation>

<operation id="1405" st_id="61" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:883 %store_ln35 = store i8 %trunc_ln35_18, i7 %outputRow_addr_19

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1406" st_id="61" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="7">
<![CDATA[
:884 %rowCenter_load_60 = load i7 %rowCenter_addr_21

]]></Node>
<StgValue><ssdm name="rowCenter_load_60"/></StgValue>
</operation>

<operation id="1407" st_id="61" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="7">
<![CDATA[
:887 %rowAbove_load_60 = load i7 %rowAbove_addr_21

]]></Node>
<StgValue><ssdm name="rowAbove_load_60"/></StgValue>
</operation>

<operation id="1408" st_id="61" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="7">
<![CDATA[
:889 %rowBelow_load_60 = load i7 %rowBelow_addr_21

]]></Node>
<StgValue><ssdm name="rowBelow_load_60"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1409" st_id="62" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="7">
<![CDATA[
:884 %rowCenter_load_60 = load i7 %rowCenter_addr_21

]]></Node>
<StgValue><ssdm name="rowCenter_load_60"/></StgValue>
</operation>

<operation id="1410" st_id="62" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="7">
<![CDATA[
:887 %rowAbove_load_60 = load i7 %rowAbove_addr_21

]]></Node>
<StgValue><ssdm name="rowAbove_load_60"/></StgValue>
</operation>

<operation id="1411" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="9" op_0_bw="8">
<![CDATA[
:888 %zext_ln27_141 = zext i8 %rowAbove_load_60

]]></Node>
<StgValue><ssdm name="zext_ln27_141"/></StgValue>
</operation>

<operation id="1412" st_id="62" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="7">
<![CDATA[
:889 %rowBelow_load_60 = load i7 %rowBelow_addr_21

]]></Node>
<StgValue><ssdm name="rowBelow_load_60"/></StgValue>
</operation>

<operation id="1413" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="9" op_0_bw="8">
<![CDATA[
:890 %zext_ln27_142 = zext i8 %rowBelow_load_60

]]></Node>
<StgValue><ssdm name="zext_ln27_142"/></StgValue>
</operation>

<operation id="1414" st_id="62" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="7">
<![CDATA[
:891 %rowCenter_load_61 = load i7 %rowCenter_addr_20

]]></Node>
<StgValue><ssdm name="rowCenter_load_61"/></StgValue>
</operation>

<operation id="1415" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:896 %add_ln27_60 = add i9 %zext_ln27_142, i9 %zext_ln27_141

]]></Node>
<StgValue><ssdm name="add_ln27_60"/></StgValue>
</operation>

<operation id="1416" st_id="62" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="7">
<![CDATA[
:903 %rowAbove_load_61 = load i7 %rowAbove_addr_20

]]></Node>
<StgValue><ssdm name="rowAbove_load_61"/></StgValue>
</operation>

<operation id="1417" st_id="62" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="7">
<![CDATA[
:908 %rowBelow_load_61 = load i7 %rowBelow_addr_20

]]></Node>
<StgValue><ssdm name="rowBelow_load_61"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1418" st_id="63" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="7">
<![CDATA[
:891 %rowCenter_load_61 = load i7 %rowCenter_addr_20

]]></Node>
<StgValue><ssdm name="rowCenter_load_61"/></StgValue>
</operation>

<operation id="1419" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:893 %rowCenter_addr_22 = getelementptr i8 %rowCenter, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="rowCenter_addr_22"/></StgValue>
</operation>

<operation id="1420" st_id="63" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="7">
<![CDATA[
:894 %rowCenter_load_62 = load i7 %rowCenter_addr_22

]]></Node>
<StgValue><ssdm name="rowCenter_load_62"/></StgValue>
</operation>

<operation id="1421" st_id="63" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="7">
<![CDATA[
:903 %rowAbove_load_61 = load i7 %rowAbove_addr_20

]]></Node>
<StgValue><ssdm name="rowAbove_load_61"/></StgValue>
</operation>

<operation id="1422" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:905 %rowAbove_addr_22 = getelementptr i8 %rowAbove, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="rowAbove_addr_22"/></StgValue>
</operation>

<operation id="1423" st_id="63" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="7">
<![CDATA[
:906 %rowAbove_load_62 = load i7 %rowAbove_addr_22

]]></Node>
<StgValue><ssdm name="rowAbove_load_62"/></StgValue>
</operation>

<operation id="1424" st_id="63" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="7">
<![CDATA[
:908 %rowBelow_load_61 = load i7 %rowBelow_addr_20

]]></Node>
<StgValue><ssdm name="rowBelow_load_61"/></StgValue>
</operation>

<operation id="1425" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:910 %rowBelow_addr_22 = getelementptr i8 %rowBelow, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="rowBelow_addr_22"/></StgValue>
</operation>

<operation id="1426" st_id="63" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="7">
<![CDATA[
:911 %rowBelow_load_62 = load i7 %rowBelow_addr_22

]]></Node>
<StgValue><ssdm name="rowBelow_load_62"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1427" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:885 %shl_ln25_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_60, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_19"/></StgValue>
</operation>

<operation id="1428" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="14" op_0_bw="12">
<![CDATA[
:886 %zext_ln27_140 = zext i12 %shl_ln25_19

]]></Node>
<StgValue><ssdm name="zext_ln27_140"/></StgValue>
</operation>

<operation id="1429" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="9" op_0_bw="8">
<![CDATA[
:892 %zext_ln27_143 = zext i8 %rowCenter_load_61

]]></Node>
<StgValue><ssdm name="zext_ln27_143"/></StgValue>
</operation>

<operation id="1430" st_id="64" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="7">
<![CDATA[
:894 %rowCenter_load_62 = load i7 %rowCenter_addr_22

]]></Node>
<StgValue><ssdm name="rowCenter_load_62"/></StgValue>
</operation>

<operation id="1431" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="9" op_0_bw="8">
<![CDATA[
:895 %zext_ln27_144 = zext i8 %rowCenter_load_62

]]></Node>
<StgValue><ssdm name="zext_ln27_144"/></StgValue>
</operation>

<operation id="1432" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="10" op_0_bw="9">
<![CDATA[
:897 %zext_ln27_145 = zext i9 %add_ln27_60

]]></Node>
<StgValue><ssdm name="zext_ln27_145"/></StgValue>
</operation>

<operation id="1433" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:898 %add_ln27_61 = add i9 %zext_ln27_143, i9 %zext_ln27_144

]]></Node>
<StgValue><ssdm name="add_ln27_61"/></StgValue>
</operation>

<operation id="1434" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="10" op_0_bw="9">
<![CDATA[
:899 %zext_ln27_146 = zext i9 %add_ln27_61

]]></Node>
<StgValue><ssdm name="zext_ln27_146"/></StgValue>
</operation>

<operation id="1435" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:900 %sum_adjacent_20 = add i10 %zext_ln27_146, i10 %zext_ln27_145

]]></Node>
<StgValue><ssdm name="sum_adjacent_20"/></StgValue>
</operation>

<operation id="1436" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:901 %shl_ln28_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_20, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_19"/></StgValue>
</operation>

<operation id="1437" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="14" op_0_bw="13">
<![CDATA[
:902 %zext_ln30_140 = zext i13 %shl_ln28_19

]]></Node>
<StgValue><ssdm name="zext_ln30_140"/></StgValue>
</operation>

<operation id="1438" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="9" op_0_bw="8">
<![CDATA[
:904 %zext_ln30_141 = zext i8 %rowAbove_load_61

]]></Node>
<StgValue><ssdm name="zext_ln30_141"/></StgValue>
</operation>

<operation id="1439" st_id="64" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="7">
<![CDATA[
:906 %rowAbove_load_62 = load i7 %rowAbove_addr_22

]]></Node>
<StgValue><ssdm name="rowAbove_load_62"/></StgValue>
</operation>

<operation id="1440" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="9" op_0_bw="8">
<![CDATA[
:907 %zext_ln30_142 = zext i8 %rowAbove_load_62

]]></Node>
<StgValue><ssdm name="zext_ln30_142"/></StgValue>
</operation>

<operation id="1441" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="9" op_0_bw="8">
<![CDATA[
:909 %zext_ln30_143 = zext i8 %rowBelow_load_61

]]></Node>
<StgValue><ssdm name="zext_ln30_143"/></StgValue>
</operation>

<operation id="1442" st_id="64" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="7">
<![CDATA[
:911 %rowBelow_load_62 = load i7 %rowBelow_addr_22

]]></Node>
<StgValue><ssdm name="rowBelow_load_62"/></StgValue>
</operation>

<operation id="1443" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="9" op_0_bw="8">
<![CDATA[
:912 %zext_ln30_144 = zext i8 %rowBelow_load_62

]]></Node>
<StgValue><ssdm name="zext_ln30_144"/></StgValue>
</operation>

<operation id="1444" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:913 %add_ln30_60 = add i9 %zext_ln30_142, i9 %zext_ln30_141

]]></Node>
<StgValue><ssdm name="add_ln30_60"/></StgValue>
</operation>

<operation id="1445" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="10" op_0_bw="9">
<![CDATA[
:914 %zext_ln30_145 = zext i9 %add_ln30_60

]]></Node>
<StgValue><ssdm name="zext_ln30_145"/></StgValue>
</operation>

<operation id="1446" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:915 %add_ln30_61 = add i9 %zext_ln30_143, i9 %zext_ln30_144

]]></Node>
<StgValue><ssdm name="add_ln30_61"/></StgValue>
</operation>

<operation id="1447" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="10" op_0_bw="9">
<![CDATA[
:916 %zext_ln30_146 = zext i9 %add_ln30_61

]]></Node>
<StgValue><ssdm name="zext_ln30_146"/></StgValue>
</operation>

<operation id="1448" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:917 %sum_diagonal_20 = add i10 %zext_ln30_146, i10 %zext_ln30_145

]]></Node>
<StgValue><ssdm name="sum_diagonal_20"/></StgValue>
</operation>

<operation id="1449" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:918 %shl_ln31_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_20, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_19"/></StgValue>
</operation>

<operation id="1450" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="13" op_0_bw="12">
<![CDATA[
:919 %zext_ln34_40 = zext i12 %shl_ln31_19

]]></Node>
<StgValue><ssdm name="zext_ln34_40"/></StgValue>
</operation>

<operation id="1451" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:920 %add_ln34_158 = add i14 %zext_ln27_140, i14 %zext_ln30_140

]]></Node>
<StgValue><ssdm name="add_ln34_158"/></StgValue>
</operation>

<operation id="1452" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:921 %add_ln34_159 = add i13 %zext_ln34_40, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_159"/></StgValue>
</operation>

<operation id="1453" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="14" op_0_bw="13">
<![CDATA[
:922 %zext_ln34_41 = zext i13 %add_ln34_159

]]></Node>
<StgValue><ssdm name="zext_ln34_41"/></StgValue>
</operation>

<operation id="1454" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:923 %add_ln34_20 = add i14 %zext_ln34_41, i14 %add_ln34_158

]]></Node>
<StgValue><ssdm name="add_ln34_20"/></StgValue>
</operation>

<operation id="1455" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:924 %trunc_ln35_19 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_20, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_19"/></StgValue>
</operation>

<operation id="1456" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:925 %outputRow_addr_20 = getelementptr i8 %outputRow, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="outputRow_addr_20"/></StgValue>
</operation>

<operation id="1457" st_id="64" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:926 %store_ln35 = store i8 %trunc_ln35_19, i7 %outputRow_addr_20

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1458" st_id="64" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="7">
<![CDATA[
:927 %rowCenter_load_63 = load i7 %rowCenter_addr_22

]]></Node>
<StgValue><ssdm name="rowCenter_load_63"/></StgValue>
</operation>

<operation id="1459" st_id="64" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="7">
<![CDATA[
:930 %rowAbove_load_63 = load i7 %rowAbove_addr_22

]]></Node>
<StgValue><ssdm name="rowAbove_load_63"/></StgValue>
</operation>

<operation id="1460" st_id="64" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="7">
<![CDATA[
:932 %rowBelow_load_63 = load i7 %rowBelow_addr_22

]]></Node>
<StgValue><ssdm name="rowBelow_load_63"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1461" st_id="65" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="7">
<![CDATA[
:927 %rowCenter_load_63 = load i7 %rowCenter_addr_22

]]></Node>
<StgValue><ssdm name="rowCenter_load_63"/></StgValue>
</operation>

<operation id="1462" st_id="65" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="7">
<![CDATA[
:930 %rowAbove_load_63 = load i7 %rowAbove_addr_22

]]></Node>
<StgValue><ssdm name="rowAbove_load_63"/></StgValue>
</operation>

<operation id="1463" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="9" op_0_bw="8">
<![CDATA[
:931 %zext_ln27_148 = zext i8 %rowAbove_load_63

]]></Node>
<StgValue><ssdm name="zext_ln27_148"/></StgValue>
</operation>

<operation id="1464" st_id="65" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="7">
<![CDATA[
:932 %rowBelow_load_63 = load i7 %rowBelow_addr_22

]]></Node>
<StgValue><ssdm name="rowBelow_load_63"/></StgValue>
</operation>

<operation id="1465" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="9" op_0_bw="8">
<![CDATA[
:933 %zext_ln27_149 = zext i8 %rowBelow_load_63

]]></Node>
<StgValue><ssdm name="zext_ln27_149"/></StgValue>
</operation>

<operation id="1466" st_id="65" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="7">
<![CDATA[
:934 %rowCenter_load_64 = load i7 %rowCenter_addr_21

]]></Node>
<StgValue><ssdm name="rowCenter_load_64"/></StgValue>
</operation>

<operation id="1467" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:939 %add_ln27_63 = add i9 %zext_ln27_149, i9 %zext_ln27_148

]]></Node>
<StgValue><ssdm name="add_ln27_63"/></StgValue>
</operation>

<operation id="1468" st_id="65" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="7">
<![CDATA[
:946 %rowAbove_load_64 = load i7 %rowAbove_addr_21

]]></Node>
<StgValue><ssdm name="rowAbove_load_64"/></StgValue>
</operation>

<operation id="1469" st_id="65" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="7">
<![CDATA[
:951 %rowBelow_load_64 = load i7 %rowBelow_addr_21

]]></Node>
<StgValue><ssdm name="rowBelow_load_64"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1470" st_id="66" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="7">
<![CDATA[
:934 %rowCenter_load_64 = load i7 %rowCenter_addr_21

]]></Node>
<StgValue><ssdm name="rowCenter_load_64"/></StgValue>
</operation>

<operation id="1471" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:936 %rowCenter_addr_23 = getelementptr i8 %rowCenter, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="rowCenter_addr_23"/></StgValue>
</operation>

<operation id="1472" st_id="66" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="7">
<![CDATA[
:937 %rowCenter_load_65 = load i7 %rowCenter_addr_23

]]></Node>
<StgValue><ssdm name="rowCenter_load_65"/></StgValue>
</operation>

<operation id="1473" st_id="66" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="7">
<![CDATA[
:946 %rowAbove_load_64 = load i7 %rowAbove_addr_21

]]></Node>
<StgValue><ssdm name="rowAbove_load_64"/></StgValue>
</operation>

<operation id="1474" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:948 %rowAbove_addr_23 = getelementptr i8 %rowAbove, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="rowAbove_addr_23"/></StgValue>
</operation>

<operation id="1475" st_id="66" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="7">
<![CDATA[
:949 %rowAbove_load_65 = load i7 %rowAbove_addr_23

]]></Node>
<StgValue><ssdm name="rowAbove_load_65"/></StgValue>
</operation>

<operation id="1476" st_id="66" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="7">
<![CDATA[
:951 %rowBelow_load_64 = load i7 %rowBelow_addr_21

]]></Node>
<StgValue><ssdm name="rowBelow_load_64"/></StgValue>
</operation>

<operation id="1477" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:953 %rowBelow_addr_23 = getelementptr i8 %rowBelow, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="rowBelow_addr_23"/></StgValue>
</operation>

<operation id="1478" st_id="66" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="7">
<![CDATA[
:954 %rowBelow_load_65 = load i7 %rowBelow_addr_23

]]></Node>
<StgValue><ssdm name="rowBelow_load_65"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1479" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:928 %shl_ln25_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_63, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_20"/></StgValue>
</operation>

<operation id="1480" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="14" op_0_bw="12">
<![CDATA[
:929 %zext_ln27_147 = zext i12 %shl_ln25_20

]]></Node>
<StgValue><ssdm name="zext_ln27_147"/></StgValue>
</operation>

<operation id="1481" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="9" op_0_bw="8">
<![CDATA[
:935 %zext_ln27_150 = zext i8 %rowCenter_load_64

]]></Node>
<StgValue><ssdm name="zext_ln27_150"/></StgValue>
</operation>

<operation id="1482" st_id="67" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="7">
<![CDATA[
:937 %rowCenter_load_65 = load i7 %rowCenter_addr_23

]]></Node>
<StgValue><ssdm name="rowCenter_load_65"/></StgValue>
</operation>

<operation id="1483" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="9" op_0_bw="8">
<![CDATA[
:938 %zext_ln27_151 = zext i8 %rowCenter_load_65

]]></Node>
<StgValue><ssdm name="zext_ln27_151"/></StgValue>
</operation>

<operation id="1484" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="10" op_0_bw="9">
<![CDATA[
:940 %zext_ln27_152 = zext i9 %add_ln27_63

]]></Node>
<StgValue><ssdm name="zext_ln27_152"/></StgValue>
</operation>

<operation id="1485" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:941 %add_ln27_64 = add i9 %zext_ln27_150, i9 %zext_ln27_151

]]></Node>
<StgValue><ssdm name="add_ln27_64"/></StgValue>
</operation>

<operation id="1486" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="10" op_0_bw="9">
<![CDATA[
:942 %zext_ln27_153 = zext i9 %add_ln27_64

]]></Node>
<StgValue><ssdm name="zext_ln27_153"/></StgValue>
</operation>

<operation id="1487" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:943 %sum_adjacent_21 = add i10 %zext_ln27_153, i10 %zext_ln27_152

]]></Node>
<StgValue><ssdm name="sum_adjacent_21"/></StgValue>
</operation>

<operation id="1488" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:944 %shl_ln28_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_21, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_20"/></StgValue>
</operation>

<operation id="1489" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="14" op_0_bw="13">
<![CDATA[
:945 %zext_ln30_147 = zext i13 %shl_ln28_20

]]></Node>
<StgValue><ssdm name="zext_ln30_147"/></StgValue>
</operation>

<operation id="1490" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="9" op_0_bw="8">
<![CDATA[
:947 %zext_ln30_148 = zext i8 %rowAbove_load_64

]]></Node>
<StgValue><ssdm name="zext_ln30_148"/></StgValue>
</operation>

<operation id="1491" st_id="67" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="7">
<![CDATA[
:949 %rowAbove_load_65 = load i7 %rowAbove_addr_23

]]></Node>
<StgValue><ssdm name="rowAbove_load_65"/></StgValue>
</operation>

<operation id="1492" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="9" op_0_bw="8">
<![CDATA[
:950 %zext_ln30_149 = zext i8 %rowAbove_load_65

]]></Node>
<StgValue><ssdm name="zext_ln30_149"/></StgValue>
</operation>

<operation id="1493" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="9" op_0_bw="8">
<![CDATA[
:952 %zext_ln30_150 = zext i8 %rowBelow_load_64

]]></Node>
<StgValue><ssdm name="zext_ln30_150"/></StgValue>
</operation>

<operation id="1494" st_id="67" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="7">
<![CDATA[
:954 %rowBelow_load_65 = load i7 %rowBelow_addr_23

]]></Node>
<StgValue><ssdm name="rowBelow_load_65"/></StgValue>
</operation>

<operation id="1495" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="9" op_0_bw="8">
<![CDATA[
:955 %zext_ln30_151 = zext i8 %rowBelow_load_65

]]></Node>
<StgValue><ssdm name="zext_ln30_151"/></StgValue>
</operation>

<operation id="1496" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:956 %add_ln30_63 = add i9 %zext_ln30_149, i9 %zext_ln30_148

]]></Node>
<StgValue><ssdm name="add_ln30_63"/></StgValue>
</operation>

<operation id="1497" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="10" op_0_bw="9">
<![CDATA[
:957 %zext_ln30_152 = zext i9 %add_ln30_63

]]></Node>
<StgValue><ssdm name="zext_ln30_152"/></StgValue>
</operation>

<operation id="1498" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:958 %add_ln30_64 = add i9 %zext_ln30_150, i9 %zext_ln30_151

]]></Node>
<StgValue><ssdm name="add_ln30_64"/></StgValue>
</operation>

<operation id="1499" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="10" op_0_bw="9">
<![CDATA[
:959 %zext_ln30_153 = zext i9 %add_ln30_64

]]></Node>
<StgValue><ssdm name="zext_ln30_153"/></StgValue>
</operation>

<operation id="1500" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:960 %sum_diagonal_21 = add i10 %zext_ln30_153, i10 %zext_ln30_152

]]></Node>
<StgValue><ssdm name="sum_diagonal_21"/></StgValue>
</operation>

<operation id="1501" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:961 %shl_ln31_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_21, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_20"/></StgValue>
</operation>

<operation id="1502" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="13" op_0_bw="12">
<![CDATA[
:962 %zext_ln34_42 = zext i12 %shl_ln31_20

]]></Node>
<StgValue><ssdm name="zext_ln34_42"/></StgValue>
</operation>

<operation id="1503" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:963 %add_ln34_160 = add i14 %zext_ln27_147, i14 %zext_ln30_147

]]></Node>
<StgValue><ssdm name="add_ln34_160"/></StgValue>
</operation>

<operation id="1504" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:964 %add_ln34_161 = add i13 %zext_ln34_42, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_161"/></StgValue>
</operation>

<operation id="1505" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="14" op_0_bw="13">
<![CDATA[
:965 %zext_ln34_43 = zext i13 %add_ln34_161

]]></Node>
<StgValue><ssdm name="zext_ln34_43"/></StgValue>
</operation>

<operation id="1506" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:966 %add_ln34_21 = add i14 %zext_ln34_43, i14 %add_ln34_160

]]></Node>
<StgValue><ssdm name="add_ln34_21"/></StgValue>
</operation>

<operation id="1507" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:967 %trunc_ln35_20 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_21, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_20"/></StgValue>
</operation>

<operation id="1508" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:968 %outputRow_addr_21 = getelementptr i8 %outputRow, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="outputRow_addr_21"/></StgValue>
</operation>

<operation id="1509" st_id="67" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:969 %store_ln35 = store i8 %trunc_ln35_20, i7 %outputRow_addr_21

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1510" st_id="67" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="7">
<![CDATA[
:970 %rowCenter_load_66 = load i7 %rowCenter_addr_23

]]></Node>
<StgValue><ssdm name="rowCenter_load_66"/></StgValue>
</operation>

<operation id="1511" st_id="67" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="7">
<![CDATA[
:973 %rowAbove_load_66 = load i7 %rowAbove_addr_23

]]></Node>
<StgValue><ssdm name="rowAbove_load_66"/></StgValue>
</operation>

<operation id="1512" st_id="67" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="7">
<![CDATA[
:975 %rowBelow_load_66 = load i7 %rowBelow_addr_23

]]></Node>
<StgValue><ssdm name="rowBelow_load_66"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1513" st_id="68" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="7">
<![CDATA[
:970 %rowCenter_load_66 = load i7 %rowCenter_addr_23

]]></Node>
<StgValue><ssdm name="rowCenter_load_66"/></StgValue>
</operation>

<operation id="1514" st_id="68" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="7">
<![CDATA[
:973 %rowAbove_load_66 = load i7 %rowAbove_addr_23

]]></Node>
<StgValue><ssdm name="rowAbove_load_66"/></StgValue>
</operation>

<operation id="1515" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="9" op_0_bw="8">
<![CDATA[
:974 %zext_ln27_155 = zext i8 %rowAbove_load_66

]]></Node>
<StgValue><ssdm name="zext_ln27_155"/></StgValue>
</operation>

<operation id="1516" st_id="68" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="7">
<![CDATA[
:975 %rowBelow_load_66 = load i7 %rowBelow_addr_23

]]></Node>
<StgValue><ssdm name="rowBelow_load_66"/></StgValue>
</operation>

<operation id="1517" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="9" op_0_bw="8">
<![CDATA[
:976 %zext_ln27_156 = zext i8 %rowBelow_load_66

]]></Node>
<StgValue><ssdm name="zext_ln27_156"/></StgValue>
</operation>

<operation id="1518" st_id="68" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="7">
<![CDATA[
:977 %rowCenter_load_67 = load i7 %rowCenter_addr_22

]]></Node>
<StgValue><ssdm name="rowCenter_load_67"/></StgValue>
</operation>

<operation id="1519" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:982 %add_ln27_66 = add i9 %zext_ln27_156, i9 %zext_ln27_155

]]></Node>
<StgValue><ssdm name="add_ln27_66"/></StgValue>
</operation>

<operation id="1520" st_id="68" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="7">
<![CDATA[
:989 %rowAbove_load_67 = load i7 %rowAbove_addr_22

]]></Node>
<StgValue><ssdm name="rowAbove_load_67"/></StgValue>
</operation>

<operation id="1521" st_id="68" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="7">
<![CDATA[
:994 %rowBelow_load_67 = load i7 %rowBelow_addr_22

]]></Node>
<StgValue><ssdm name="rowBelow_load_67"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1522" st_id="69" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="7">
<![CDATA[
:977 %rowCenter_load_67 = load i7 %rowCenter_addr_22

]]></Node>
<StgValue><ssdm name="rowCenter_load_67"/></StgValue>
</operation>

<operation id="1523" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:979 %rowCenter_addr_24 = getelementptr i8 %rowCenter, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="rowCenter_addr_24"/></StgValue>
</operation>

<operation id="1524" st_id="69" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="7">
<![CDATA[
:980 %rowCenter_load_68 = load i7 %rowCenter_addr_24

]]></Node>
<StgValue><ssdm name="rowCenter_load_68"/></StgValue>
</operation>

<operation id="1525" st_id="69" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="7">
<![CDATA[
:989 %rowAbove_load_67 = load i7 %rowAbove_addr_22

]]></Node>
<StgValue><ssdm name="rowAbove_load_67"/></StgValue>
</operation>

<operation id="1526" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:991 %rowAbove_addr_24 = getelementptr i8 %rowAbove, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="rowAbove_addr_24"/></StgValue>
</operation>

<operation id="1527" st_id="69" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="7">
<![CDATA[
:992 %rowAbove_load_68 = load i7 %rowAbove_addr_24

]]></Node>
<StgValue><ssdm name="rowAbove_load_68"/></StgValue>
</operation>

<operation id="1528" st_id="69" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="7">
<![CDATA[
:994 %rowBelow_load_67 = load i7 %rowBelow_addr_22

]]></Node>
<StgValue><ssdm name="rowBelow_load_67"/></StgValue>
</operation>

<operation id="1529" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:996 %rowBelow_addr_24 = getelementptr i8 %rowBelow, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="rowBelow_addr_24"/></StgValue>
</operation>

<operation id="1530" st_id="69" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="7">
<![CDATA[
:997 %rowBelow_load_68 = load i7 %rowBelow_addr_24

]]></Node>
<StgValue><ssdm name="rowBelow_load_68"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1531" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:971 %shl_ln25_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_66, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_21"/></StgValue>
</operation>

<operation id="1532" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="14" op_0_bw="12">
<![CDATA[
:972 %zext_ln27_154 = zext i12 %shl_ln25_21

]]></Node>
<StgValue><ssdm name="zext_ln27_154"/></StgValue>
</operation>

<operation id="1533" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="9" op_0_bw="8">
<![CDATA[
:978 %zext_ln27_157 = zext i8 %rowCenter_load_67

]]></Node>
<StgValue><ssdm name="zext_ln27_157"/></StgValue>
</operation>

<operation id="1534" st_id="70" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="7">
<![CDATA[
:980 %rowCenter_load_68 = load i7 %rowCenter_addr_24

]]></Node>
<StgValue><ssdm name="rowCenter_load_68"/></StgValue>
</operation>

<operation id="1535" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="9" op_0_bw="8">
<![CDATA[
:981 %zext_ln27_158 = zext i8 %rowCenter_load_68

]]></Node>
<StgValue><ssdm name="zext_ln27_158"/></StgValue>
</operation>

<operation id="1536" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="10" op_0_bw="9">
<![CDATA[
:983 %zext_ln27_159 = zext i9 %add_ln27_66

]]></Node>
<StgValue><ssdm name="zext_ln27_159"/></StgValue>
</operation>

<operation id="1537" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:984 %add_ln27_67 = add i9 %zext_ln27_157, i9 %zext_ln27_158

]]></Node>
<StgValue><ssdm name="add_ln27_67"/></StgValue>
</operation>

<operation id="1538" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="10" op_0_bw="9">
<![CDATA[
:985 %zext_ln27_160 = zext i9 %add_ln27_67

]]></Node>
<StgValue><ssdm name="zext_ln27_160"/></StgValue>
</operation>

<operation id="1539" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:986 %sum_adjacent_22 = add i10 %zext_ln27_160, i10 %zext_ln27_159

]]></Node>
<StgValue><ssdm name="sum_adjacent_22"/></StgValue>
</operation>

<operation id="1540" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:987 %shl_ln28_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_22, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_21"/></StgValue>
</operation>

<operation id="1541" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="14" op_0_bw="13">
<![CDATA[
:988 %zext_ln30_154 = zext i13 %shl_ln28_21

]]></Node>
<StgValue><ssdm name="zext_ln30_154"/></StgValue>
</operation>

<operation id="1542" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="9" op_0_bw="8">
<![CDATA[
:990 %zext_ln30_155 = zext i8 %rowAbove_load_67

]]></Node>
<StgValue><ssdm name="zext_ln30_155"/></StgValue>
</operation>

<operation id="1543" st_id="70" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="7">
<![CDATA[
:992 %rowAbove_load_68 = load i7 %rowAbove_addr_24

]]></Node>
<StgValue><ssdm name="rowAbove_load_68"/></StgValue>
</operation>

<operation id="1544" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="9" op_0_bw="8">
<![CDATA[
:993 %zext_ln30_156 = zext i8 %rowAbove_load_68

]]></Node>
<StgValue><ssdm name="zext_ln30_156"/></StgValue>
</operation>

<operation id="1545" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="9" op_0_bw="8">
<![CDATA[
:995 %zext_ln30_157 = zext i8 %rowBelow_load_67

]]></Node>
<StgValue><ssdm name="zext_ln30_157"/></StgValue>
</operation>

<operation id="1546" st_id="70" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="7">
<![CDATA[
:997 %rowBelow_load_68 = load i7 %rowBelow_addr_24

]]></Node>
<StgValue><ssdm name="rowBelow_load_68"/></StgValue>
</operation>

<operation id="1547" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="9" op_0_bw="8">
<![CDATA[
:998 %zext_ln30_158 = zext i8 %rowBelow_load_68

]]></Node>
<StgValue><ssdm name="zext_ln30_158"/></StgValue>
</operation>

<operation id="1548" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:999 %add_ln30_66 = add i9 %zext_ln30_156, i9 %zext_ln30_155

]]></Node>
<StgValue><ssdm name="add_ln30_66"/></StgValue>
</operation>

<operation id="1549" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="10" op_0_bw="9">
<![CDATA[
:1000 %zext_ln30_159 = zext i9 %add_ln30_66

]]></Node>
<StgValue><ssdm name="zext_ln30_159"/></StgValue>
</operation>

<operation id="1550" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1001 %add_ln30_67 = add i9 %zext_ln30_157, i9 %zext_ln30_158

]]></Node>
<StgValue><ssdm name="add_ln30_67"/></StgValue>
</operation>

<operation id="1551" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="10" op_0_bw="9">
<![CDATA[
:1002 %zext_ln30_160 = zext i9 %add_ln30_67

]]></Node>
<StgValue><ssdm name="zext_ln30_160"/></StgValue>
</operation>

<operation id="1552" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1003 %sum_diagonal_22 = add i10 %zext_ln30_160, i10 %zext_ln30_159

]]></Node>
<StgValue><ssdm name="sum_diagonal_22"/></StgValue>
</operation>

<operation id="1553" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1004 %shl_ln31_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_22, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_21"/></StgValue>
</operation>

<operation id="1554" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="13" op_0_bw="12">
<![CDATA[
:1005 %zext_ln34_44 = zext i12 %shl_ln31_21

]]></Node>
<StgValue><ssdm name="zext_ln34_44"/></StgValue>
</operation>

<operation id="1555" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1006 %add_ln34_162 = add i14 %zext_ln27_154, i14 %zext_ln30_154

]]></Node>
<StgValue><ssdm name="add_ln34_162"/></StgValue>
</operation>

<operation id="1556" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1007 %add_ln34_163 = add i13 %zext_ln34_44, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_163"/></StgValue>
</operation>

<operation id="1557" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="14" op_0_bw="13">
<![CDATA[
:1008 %zext_ln34_45 = zext i13 %add_ln34_163

]]></Node>
<StgValue><ssdm name="zext_ln34_45"/></StgValue>
</operation>

<operation id="1558" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1009 %add_ln34_22 = add i14 %zext_ln34_45, i14 %add_ln34_162

]]></Node>
<StgValue><ssdm name="add_ln34_22"/></StgValue>
</operation>

<operation id="1559" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1010 %trunc_ln35_21 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_22, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_21"/></StgValue>
</operation>

<operation id="1560" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1011 %outputRow_addr_22 = getelementptr i8 %outputRow, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="outputRow_addr_22"/></StgValue>
</operation>

<operation id="1561" st_id="70" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1012 %store_ln35 = store i8 %trunc_ln35_21, i7 %outputRow_addr_22

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1562" st_id="70" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="7">
<![CDATA[
:1013 %rowCenter_load_69 = load i7 %rowCenter_addr_24

]]></Node>
<StgValue><ssdm name="rowCenter_load_69"/></StgValue>
</operation>

<operation id="1563" st_id="70" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="7">
<![CDATA[
:1016 %rowAbove_load_69 = load i7 %rowAbove_addr_24

]]></Node>
<StgValue><ssdm name="rowAbove_load_69"/></StgValue>
</operation>

<operation id="1564" st_id="70" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="7">
<![CDATA[
:1018 %rowBelow_load_69 = load i7 %rowBelow_addr_24

]]></Node>
<StgValue><ssdm name="rowBelow_load_69"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1565" st_id="71" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="7">
<![CDATA[
:1013 %rowCenter_load_69 = load i7 %rowCenter_addr_24

]]></Node>
<StgValue><ssdm name="rowCenter_load_69"/></StgValue>
</operation>

<operation id="1566" st_id="71" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="7">
<![CDATA[
:1016 %rowAbove_load_69 = load i7 %rowAbove_addr_24

]]></Node>
<StgValue><ssdm name="rowAbove_load_69"/></StgValue>
</operation>

<operation id="1567" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="9" op_0_bw="8">
<![CDATA[
:1017 %zext_ln27_162 = zext i8 %rowAbove_load_69

]]></Node>
<StgValue><ssdm name="zext_ln27_162"/></StgValue>
</operation>

<operation id="1568" st_id="71" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="7">
<![CDATA[
:1018 %rowBelow_load_69 = load i7 %rowBelow_addr_24

]]></Node>
<StgValue><ssdm name="rowBelow_load_69"/></StgValue>
</operation>

<operation id="1569" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="9" op_0_bw="8">
<![CDATA[
:1019 %zext_ln27_163 = zext i8 %rowBelow_load_69

]]></Node>
<StgValue><ssdm name="zext_ln27_163"/></StgValue>
</operation>

<operation id="1570" st_id="71" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="7">
<![CDATA[
:1020 %rowCenter_load_70 = load i7 %rowCenter_addr_23

]]></Node>
<StgValue><ssdm name="rowCenter_load_70"/></StgValue>
</operation>

<operation id="1571" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1025 %add_ln27_69 = add i9 %zext_ln27_163, i9 %zext_ln27_162

]]></Node>
<StgValue><ssdm name="add_ln27_69"/></StgValue>
</operation>

<operation id="1572" st_id="71" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="7">
<![CDATA[
:1032 %rowAbove_load_70 = load i7 %rowAbove_addr_23

]]></Node>
<StgValue><ssdm name="rowAbove_load_70"/></StgValue>
</operation>

<operation id="1573" st_id="71" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="7">
<![CDATA[
:1037 %rowBelow_load_70 = load i7 %rowBelow_addr_23

]]></Node>
<StgValue><ssdm name="rowBelow_load_70"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1574" st_id="72" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="7">
<![CDATA[
:1020 %rowCenter_load_70 = load i7 %rowCenter_addr_23

]]></Node>
<StgValue><ssdm name="rowCenter_load_70"/></StgValue>
</operation>

<operation id="1575" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1022 %rowCenter_addr_25 = getelementptr i8 %rowCenter, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="rowCenter_addr_25"/></StgValue>
</operation>

<operation id="1576" st_id="72" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="7">
<![CDATA[
:1023 %rowCenter_load_71 = load i7 %rowCenter_addr_25

]]></Node>
<StgValue><ssdm name="rowCenter_load_71"/></StgValue>
</operation>

<operation id="1577" st_id="72" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="7">
<![CDATA[
:1032 %rowAbove_load_70 = load i7 %rowAbove_addr_23

]]></Node>
<StgValue><ssdm name="rowAbove_load_70"/></StgValue>
</operation>

<operation id="1578" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1034 %rowAbove_addr_25 = getelementptr i8 %rowAbove, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="rowAbove_addr_25"/></StgValue>
</operation>

<operation id="1579" st_id="72" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="7">
<![CDATA[
:1035 %rowAbove_load_71 = load i7 %rowAbove_addr_25

]]></Node>
<StgValue><ssdm name="rowAbove_load_71"/></StgValue>
</operation>

<operation id="1580" st_id="72" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="7">
<![CDATA[
:1037 %rowBelow_load_70 = load i7 %rowBelow_addr_23

]]></Node>
<StgValue><ssdm name="rowBelow_load_70"/></StgValue>
</operation>

<operation id="1581" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1039 %rowBelow_addr_25 = getelementptr i8 %rowBelow, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="rowBelow_addr_25"/></StgValue>
</operation>

<operation id="1582" st_id="72" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="7">
<![CDATA[
:1040 %rowBelow_load_71 = load i7 %rowBelow_addr_25

]]></Node>
<StgValue><ssdm name="rowBelow_load_71"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1583" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1014 %shl_ln25_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_69, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_22"/></StgValue>
</operation>

<operation id="1584" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="14" op_0_bw="12">
<![CDATA[
:1015 %zext_ln27_161 = zext i12 %shl_ln25_22

]]></Node>
<StgValue><ssdm name="zext_ln27_161"/></StgValue>
</operation>

<operation id="1585" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="9" op_0_bw="8">
<![CDATA[
:1021 %zext_ln27_164 = zext i8 %rowCenter_load_70

]]></Node>
<StgValue><ssdm name="zext_ln27_164"/></StgValue>
</operation>

<operation id="1586" st_id="73" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="7">
<![CDATA[
:1023 %rowCenter_load_71 = load i7 %rowCenter_addr_25

]]></Node>
<StgValue><ssdm name="rowCenter_load_71"/></StgValue>
</operation>

<operation id="1587" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="9" op_0_bw="8">
<![CDATA[
:1024 %zext_ln27_165 = zext i8 %rowCenter_load_71

]]></Node>
<StgValue><ssdm name="zext_ln27_165"/></StgValue>
</operation>

<operation id="1588" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="10" op_0_bw="9">
<![CDATA[
:1026 %zext_ln27_166 = zext i9 %add_ln27_69

]]></Node>
<StgValue><ssdm name="zext_ln27_166"/></StgValue>
</operation>

<operation id="1589" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1027 %add_ln27_70 = add i9 %zext_ln27_164, i9 %zext_ln27_165

]]></Node>
<StgValue><ssdm name="add_ln27_70"/></StgValue>
</operation>

<operation id="1590" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="10" op_0_bw="9">
<![CDATA[
:1028 %zext_ln27_167 = zext i9 %add_ln27_70

]]></Node>
<StgValue><ssdm name="zext_ln27_167"/></StgValue>
</operation>

<operation id="1591" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1029 %sum_adjacent_23 = add i10 %zext_ln27_167, i10 %zext_ln27_166

]]></Node>
<StgValue><ssdm name="sum_adjacent_23"/></StgValue>
</operation>

<operation id="1592" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1030 %shl_ln28_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_23, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_22"/></StgValue>
</operation>

<operation id="1593" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="14" op_0_bw="13">
<![CDATA[
:1031 %zext_ln30_161 = zext i13 %shl_ln28_22

]]></Node>
<StgValue><ssdm name="zext_ln30_161"/></StgValue>
</operation>

<operation id="1594" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="9" op_0_bw="8">
<![CDATA[
:1033 %zext_ln30_162 = zext i8 %rowAbove_load_70

]]></Node>
<StgValue><ssdm name="zext_ln30_162"/></StgValue>
</operation>

<operation id="1595" st_id="73" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="7">
<![CDATA[
:1035 %rowAbove_load_71 = load i7 %rowAbove_addr_25

]]></Node>
<StgValue><ssdm name="rowAbove_load_71"/></StgValue>
</operation>

<operation id="1596" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="9" op_0_bw="8">
<![CDATA[
:1036 %zext_ln30_163 = zext i8 %rowAbove_load_71

]]></Node>
<StgValue><ssdm name="zext_ln30_163"/></StgValue>
</operation>

<operation id="1597" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="9" op_0_bw="8">
<![CDATA[
:1038 %zext_ln30_164 = zext i8 %rowBelow_load_70

]]></Node>
<StgValue><ssdm name="zext_ln30_164"/></StgValue>
</operation>

<operation id="1598" st_id="73" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="7">
<![CDATA[
:1040 %rowBelow_load_71 = load i7 %rowBelow_addr_25

]]></Node>
<StgValue><ssdm name="rowBelow_load_71"/></StgValue>
</operation>

<operation id="1599" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="9" op_0_bw="8">
<![CDATA[
:1041 %zext_ln30_165 = zext i8 %rowBelow_load_71

]]></Node>
<StgValue><ssdm name="zext_ln30_165"/></StgValue>
</operation>

<operation id="1600" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1042 %add_ln30_69 = add i9 %zext_ln30_163, i9 %zext_ln30_162

]]></Node>
<StgValue><ssdm name="add_ln30_69"/></StgValue>
</operation>

<operation id="1601" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="10" op_0_bw="9">
<![CDATA[
:1043 %zext_ln30_166 = zext i9 %add_ln30_69

]]></Node>
<StgValue><ssdm name="zext_ln30_166"/></StgValue>
</operation>

<operation id="1602" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1044 %add_ln30_70 = add i9 %zext_ln30_164, i9 %zext_ln30_165

]]></Node>
<StgValue><ssdm name="add_ln30_70"/></StgValue>
</operation>

<operation id="1603" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="10" op_0_bw="9">
<![CDATA[
:1045 %zext_ln30_167 = zext i9 %add_ln30_70

]]></Node>
<StgValue><ssdm name="zext_ln30_167"/></StgValue>
</operation>

<operation id="1604" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1046 %sum_diagonal_23 = add i10 %zext_ln30_167, i10 %zext_ln30_166

]]></Node>
<StgValue><ssdm name="sum_diagonal_23"/></StgValue>
</operation>

<operation id="1605" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1047 %shl_ln31_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_23, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_22"/></StgValue>
</operation>

<operation id="1606" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="13" op_0_bw="12">
<![CDATA[
:1048 %zext_ln34_46 = zext i12 %shl_ln31_22

]]></Node>
<StgValue><ssdm name="zext_ln34_46"/></StgValue>
</operation>

<operation id="1607" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1049 %add_ln34_164 = add i14 %zext_ln27_161, i14 %zext_ln30_161

]]></Node>
<StgValue><ssdm name="add_ln34_164"/></StgValue>
</operation>

<operation id="1608" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1050 %add_ln34_165 = add i13 %zext_ln34_46, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_165"/></StgValue>
</operation>

<operation id="1609" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="14" op_0_bw="13">
<![CDATA[
:1051 %zext_ln34_47 = zext i13 %add_ln34_165

]]></Node>
<StgValue><ssdm name="zext_ln34_47"/></StgValue>
</operation>

<operation id="1610" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1052 %add_ln34_23 = add i14 %zext_ln34_47, i14 %add_ln34_164

]]></Node>
<StgValue><ssdm name="add_ln34_23"/></StgValue>
</operation>

<operation id="1611" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1053 %trunc_ln35_22 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_23, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_22"/></StgValue>
</operation>

<operation id="1612" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1054 %outputRow_addr_23 = getelementptr i8 %outputRow, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="outputRow_addr_23"/></StgValue>
</operation>

<operation id="1613" st_id="73" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1055 %store_ln35 = store i8 %trunc_ln35_22, i7 %outputRow_addr_23

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1614" st_id="73" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="7">
<![CDATA[
:1056 %rowCenter_load_72 = load i7 %rowCenter_addr_25

]]></Node>
<StgValue><ssdm name="rowCenter_load_72"/></StgValue>
</operation>

<operation id="1615" st_id="73" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="7">
<![CDATA[
:1059 %rowAbove_load_72 = load i7 %rowAbove_addr_25

]]></Node>
<StgValue><ssdm name="rowAbove_load_72"/></StgValue>
</operation>

<operation id="1616" st_id="73" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="7">
<![CDATA[
:1061 %rowBelow_load_72 = load i7 %rowBelow_addr_25

]]></Node>
<StgValue><ssdm name="rowBelow_load_72"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1617" st_id="74" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="7">
<![CDATA[
:1056 %rowCenter_load_72 = load i7 %rowCenter_addr_25

]]></Node>
<StgValue><ssdm name="rowCenter_load_72"/></StgValue>
</operation>

<operation id="1618" st_id="74" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="7">
<![CDATA[
:1059 %rowAbove_load_72 = load i7 %rowAbove_addr_25

]]></Node>
<StgValue><ssdm name="rowAbove_load_72"/></StgValue>
</operation>

<operation id="1619" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="9" op_0_bw="8">
<![CDATA[
:1060 %zext_ln27_169 = zext i8 %rowAbove_load_72

]]></Node>
<StgValue><ssdm name="zext_ln27_169"/></StgValue>
</operation>

<operation id="1620" st_id="74" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="7">
<![CDATA[
:1061 %rowBelow_load_72 = load i7 %rowBelow_addr_25

]]></Node>
<StgValue><ssdm name="rowBelow_load_72"/></StgValue>
</operation>

<operation id="1621" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="9" op_0_bw="8">
<![CDATA[
:1062 %zext_ln27_170 = zext i8 %rowBelow_load_72

]]></Node>
<StgValue><ssdm name="zext_ln27_170"/></StgValue>
</operation>

<operation id="1622" st_id="74" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="7">
<![CDATA[
:1063 %rowCenter_load_73 = load i7 %rowCenter_addr_24

]]></Node>
<StgValue><ssdm name="rowCenter_load_73"/></StgValue>
</operation>

<operation id="1623" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1068 %add_ln27_72 = add i9 %zext_ln27_170, i9 %zext_ln27_169

]]></Node>
<StgValue><ssdm name="add_ln27_72"/></StgValue>
</operation>

<operation id="1624" st_id="74" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="7">
<![CDATA[
:1075 %rowAbove_load_73 = load i7 %rowAbove_addr_24

]]></Node>
<StgValue><ssdm name="rowAbove_load_73"/></StgValue>
</operation>

<operation id="1625" st_id="74" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="7">
<![CDATA[
:1080 %rowBelow_load_73 = load i7 %rowBelow_addr_24

]]></Node>
<StgValue><ssdm name="rowBelow_load_73"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1626" st_id="75" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="7">
<![CDATA[
:1063 %rowCenter_load_73 = load i7 %rowCenter_addr_24

]]></Node>
<StgValue><ssdm name="rowCenter_load_73"/></StgValue>
</operation>

<operation id="1627" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1065 %rowCenter_addr_26 = getelementptr i8 %rowCenter, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="rowCenter_addr_26"/></StgValue>
</operation>

<operation id="1628" st_id="75" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="7">
<![CDATA[
:1066 %rowCenter_load_74 = load i7 %rowCenter_addr_26

]]></Node>
<StgValue><ssdm name="rowCenter_load_74"/></StgValue>
</operation>

<operation id="1629" st_id="75" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="7">
<![CDATA[
:1075 %rowAbove_load_73 = load i7 %rowAbove_addr_24

]]></Node>
<StgValue><ssdm name="rowAbove_load_73"/></StgValue>
</operation>

<operation id="1630" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1077 %rowAbove_addr_26 = getelementptr i8 %rowAbove, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="rowAbove_addr_26"/></StgValue>
</operation>

<operation id="1631" st_id="75" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="7">
<![CDATA[
:1078 %rowAbove_load_74 = load i7 %rowAbove_addr_26

]]></Node>
<StgValue><ssdm name="rowAbove_load_74"/></StgValue>
</operation>

<operation id="1632" st_id="75" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="7">
<![CDATA[
:1080 %rowBelow_load_73 = load i7 %rowBelow_addr_24

]]></Node>
<StgValue><ssdm name="rowBelow_load_73"/></StgValue>
</operation>

<operation id="1633" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1082 %rowBelow_addr_26 = getelementptr i8 %rowBelow, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="rowBelow_addr_26"/></StgValue>
</operation>

<operation id="1634" st_id="75" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="7">
<![CDATA[
:1083 %rowBelow_load_74 = load i7 %rowBelow_addr_26

]]></Node>
<StgValue><ssdm name="rowBelow_load_74"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1635" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1057 %shl_ln25_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_72, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_23"/></StgValue>
</operation>

<operation id="1636" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="14" op_0_bw="12">
<![CDATA[
:1058 %zext_ln27_168 = zext i12 %shl_ln25_23

]]></Node>
<StgValue><ssdm name="zext_ln27_168"/></StgValue>
</operation>

<operation id="1637" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="9" op_0_bw="8">
<![CDATA[
:1064 %zext_ln27_171 = zext i8 %rowCenter_load_73

]]></Node>
<StgValue><ssdm name="zext_ln27_171"/></StgValue>
</operation>

<operation id="1638" st_id="76" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="7">
<![CDATA[
:1066 %rowCenter_load_74 = load i7 %rowCenter_addr_26

]]></Node>
<StgValue><ssdm name="rowCenter_load_74"/></StgValue>
</operation>

<operation id="1639" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="9" op_0_bw="8">
<![CDATA[
:1067 %zext_ln27_172 = zext i8 %rowCenter_load_74

]]></Node>
<StgValue><ssdm name="zext_ln27_172"/></StgValue>
</operation>

<operation id="1640" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="10" op_0_bw="9">
<![CDATA[
:1069 %zext_ln27_173 = zext i9 %add_ln27_72

]]></Node>
<StgValue><ssdm name="zext_ln27_173"/></StgValue>
</operation>

<operation id="1641" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1070 %add_ln27_73 = add i9 %zext_ln27_171, i9 %zext_ln27_172

]]></Node>
<StgValue><ssdm name="add_ln27_73"/></StgValue>
</operation>

<operation id="1642" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="10" op_0_bw="9">
<![CDATA[
:1071 %zext_ln27_174 = zext i9 %add_ln27_73

]]></Node>
<StgValue><ssdm name="zext_ln27_174"/></StgValue>
</operation>

<operation id="1643" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1072 %sum_adjacent_24 = add i10 %zext_ln27_174, i10 %zext_ln27_173

]]></Node>
<StgValue><ssdm name="sum_adjacent_24"/></StgValue>
</operation>

<operation id="1644" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1073 %shl_ln28_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_24, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_23"/></StgValue>
</operation>

<operation id="1645" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="14" op_0_bw="13">
<![CDATA[
:1074 %zext_ln30_168 = zext i13 %shl_ln28_23

]]></Node>
<StgValue><ssdm name="zext_ln30_168"/></StgValue>
</operation>

<operation id="1646" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="9" op_0_bw="8">
<![CDATA[
:1076 %zext_ln30_169 = zext i8 %rowAbove_load_73

]]></Node>
<StgValue><ssdm name="zext_ln30_169"/></StgValue>
</operation>

<operation id="1647" st_id="76" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="7">
<![CDATA[
:1078 %rowAbove_load_74 = load i7 %rowAbove_addr_26

]]></Node>
<StgValue><ssdm name="rowAbove_load_74"/></StgValue>
</operation>

<operation id="1648" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="9" op_0_bw="8">
<![CDATA[
:1079 %zext_ln30_170 = zext i8 %rowAbove_load_74

]]></Node>
<StgValue><ssdm name="zext_ln30_170"/></StgValue>
</operation>

<operation id="1649" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="9" op_0_bw="8">
<![CDATA[
:1081 %zext_ln30_171 = zext i8 %rowBelow_load_73

]]></Node>
<StgValue><ssdm name="zext_ln30_171"/></StgValue>
</operation>

<operation id="1650" st_id="76" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="7">
<![CDATA[
:1083 %rowBelow_load_74 = load i7 %rowBelow_addr_26

]]></Node>
<StgValue><ssdm name="rowBelow_load_74"/></StgValue>
</operation>

<operation id="1651" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="9" op_0_bw="8">
<![CDATA[
:1084 %zext_ln30_172 = zext i8 %rowBelow_load_74

]]></Node>
<StgValue><ssdm name="zext_ln30_172"/></StgValue>
</operation>

<operation id="1652" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1085 %add_ln30_72 = add i9 %zext_ln30_170, i9 %zext_ln30_169

]]></Node>
<StgValue><ssdm name="add_ln30_72"/></StgValue>
</operation>

<operation id="1653" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="10" op_0_bw="9">
<![CDATA[
:1086 %zext_ln30_173 = zext i9 %add_ln30_72

]]></Node>
<StgValue><ssdm name="zext_ln30_173"/></StgValue>
</operation>

<operation id="1654" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1087 %add_ln30_73 = add i9 %zext_ln30_171, i9 %zext_ln30_172

]]></Node>
<StgValue><ssdm name="add_ln30_73"/></StgValue>
</operation>

<operation id="1655" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="10" op_0_bw="9">
<![CDATA[
:1088 %zext_ln30_174 = zext i9 %add_ln30_73

]]></Node>
<StgValue><ssdm name="zext_ln30_174"/></StgValue>
</operation>

<operation id="1656" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1089 %sum_diagonal_24 = add i10 %zext_ln30_174, i10 %zext_ln30_173

]]></Node>
<StgValue><ssdm name="sum_diagonal_24"/></StgValue>
</operation>

<operation id="1657" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1090 %shl_ln31_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_24, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_23"/></StgValue>
</operation>

<operation id="1658" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="13" op_0_bw="12">
<![CDATA[
:1091 %zext_ln34_48 = zext i12 %shl_ln31_23

]]></Node>
<StgValue><ssdm name="zext_ln34_48"/></StgValue>
</operation>

<operation id="1659" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1092 %add_ln34_166 = add i14 %zext_ln27_168, i14 %zext_ln30_168

]]></Node>
<StgValue><ssdm name="add_ln34_166"/></StgValue>
</operation>

<operation id="1660" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1093 %add_ln34_167 = add i13 %zext_ln34_48, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_167"/></StgValue>
</operation>

<operation id="1661" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="14" op_0_bw="13">
<![CDATA[
:1094 %zext_ln34_49 = zext i13 %add_ln34_167

]]></Node>
<StgValue><ssdm name="zext_ln34_49"/></StgValue>
</operation>

<operation id="1662" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1095 %add_ln34_24 = add i14 %zext_ln34_49, i14 %add_ln34_166

]]></Node>
<StgValue><ssdm name="add_ln34_24"/></StgValue>
</operation>

<operation id="1663" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1096 %trunc_ln35_23 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_24, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_23"/></StgValue>
</operation>

<operation id="1664" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1097 %outputRow_addr_24 = getelementptr i8 %outputRow, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="outputRow_addr_24"/></StgValue>
</operation>

<operation id="1665" st_id="76" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1098 %store_ln35 = store i8 %trunc_ln35_23, i7 %outputRow_addr_24

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1666" st_id="76" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="7">
<![CDATA[
:1099 %rowCenter_load_75 = load i7 %rowCenter_addr_26

]]></Node>
<StgValue><ssdm name="rowCenter_load_75"/></StgValue>
</operation>

<operation id="1667" st_id="76" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="7">
<![CDATA[
:1102 %rowAbove_load_75 = load i7 %rowAbove_addr_26

]]></Node>
<StgValue><ssdm name="rowAbove_load_75"/></StgValue>
</operation>

<operation id="1668" st_id="76" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="7">
<![CDATA[
:1104 %rowBelow_load_75 = load i7 %rowBelow_addr_26

]]></Node>
<StgValue><ssdm name="rowBelow_load_75"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1669" st_id="77" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="7">
<![CDATA[
:1099 %rowCenter_load_75 = load i7 %rowCenter_addr_26

]]></Node>
<StgValue><ssdm name="rowCenter_load_75"/></StgValue>
</operation>

<operation id="1670" st_id="77" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="7">
<![CDATA[
:1102 %rowAbove_load_75 = load i7 %rowAbove_addr_26

]]></Node>
<StgValue><ssdm name="rowAbove_load_75"/></StgValue>
</operation>

<operation id="1671" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="9" op_0_bw="8">
<![CDATA[
:1103 %zext_ln27_176 = zext i8 %rowAbove_load_75

]]></Node>
<StgValue><ssdm name="zext_ln27_176"/></StgValue>
</operation>

<operation id="1672" st_id="77" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="7">
<![CDATA[
:1104 %rowBelow_load_75 = load i7 %rowBelow_addr_26

]]></Node>
<StgValue><ssdm name="rowBelow_load_75"/></StgValue>
</operation>

<operation id="1673" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="9" op_0_bw="8">
<![CDATA[
:1105 %zext_ln27_177 = zext i8 %rowBelow_load_75

]]></Node>
<StgValue><ssdm name="zext_ln27_177"/></StgValue>
</operation>

<operation id="1674" st_id="77" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="7">
<![CDATA[
:1106 %rowCenter_load_76 = load i7 %rowCenter_addr_25

]]></Node>
<StgValue><ssdm name="rowCenter_load_76"/></StgValue>
</operation>

<operation id="1675" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1111 %add_ln27_75 = add i9 %zext_ln27_177, i9 %zext_ln27_176

]]></Node>
<StgValue><ssdm name="add_ln27_75"/></StgValue>
</operation>

<operation id="1676" st_id="77" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="7">
<![CDATA[
:1118 %rowAbove_load_76 = load i7 %rowAbove_addr_25

]]></Node>
<StgValue><ssdm name="rowAbove_load_76"/></StgValue>
</operation>

<operation id="1677" st_id="77" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="7">
<![CDATA[
:1123 %rowBelow_load_76 = load i7 %rowBelow_addr_25

]]></Node>
<StgValue><ssdm name="rowBelow_load_76"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1678" st_id="78" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="7">
<![CDATA[
:1106 %rowCenter_load_76 = load i7 %rowCenter_addr_25

]]></Node>
<StgValue><ssdm name="rowCenter_load_76"/></StgValue>
</operation>

<operation id="1679" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1108 %rowCenter_addr_27 = getelementptr i8 %rowCenter, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="rowCenter_addr_27"/></StgValue>
</operation>

<operation id="1680" st_id="78" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="8" op_0_bw="7">
<![CDATA[
:1109 %rowCenter_load_77 = load i7 %rowCenter_addr_27

]]></Node>
<StgValue><ssdm name="rowCenter_load_77"/></StgValue>
</operation>

<operation id="1681" st_id="78" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="7">
<![CDATA[
:1118 %rowAbove_load_76 = load i7 %rowAbove_addr_25

]]></Node>
<StgValue><ssdm name="rowAbove_load_76"/></StgValue>
</operation>

<operation id="1682" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1120 %rowAbove_addr_27 = getelementptr i8 %rowAbove, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="rowAbove_addr_27"/></StgValue>
</operation>

<operation id="1683" st_id="78" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="7">
<![CDATA[
:1121 %rowAbove_load_77 = load i7 %rowAbove_addr_27

]]></Node>
<StgValue><ssdm name="rowAbove_load_77"/></StgValue>
</operation>

<operation id="1684" st_id="78" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="7">
<![CDATA[
:1123 %rowBelow_load_76 = load i7 %rowBelow_addr_25

]]></Node>
<StgValue><ssdm name="rowBelow_load_76"/></StgValue>
</operation>

<operation id="1685" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1125 %rowBelow_addr_27 = getelementptr i8 %rowBelow, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="rowBelow_addr_27"/></StgValue>
</operation>

<operation id="1686" st_id="78" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="7">
<![CDATA[
:1126 %rowBelow_load_77 = load i7 %rowBelow_addr_27

]]></Node>
<StgValue><ssdm name="rowBelow_load_77"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1687" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1100 %shl_ln25_24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_75, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_24"/></StgValue>
</operation>

<operation id="1688" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="14" op_0_bw="12">
<![CDATA[
:1101 %zext_ln27_175 = zext i12 %shl_ln25_24

]]></Node>
<StgValue><ssdm name="zext_ln27_175"/></StgValue>
</operation>

<operation id="1689" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="9" op_0_bw="8">
<![CDATA[
:1107 %zext_ln27_178 = zext i8 %rowCenter_load_76

]]></Node>
<StgValue><ssdm name="zext_ln27_178"/></StgValue>
</operation>

<operation id="1690" st_id="79" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="8" op_0_bw="7">
<![CDATA[
:1109 %rowCenter_load_77 = load i7 %rowCenter_addr_27

]]></Node>
<StgValue><ssdm name="rowCenter_load_77"/></StgValue>
</operation>

<operation id="1691" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="9" op_0_bw="8">
<![CDATA[
:1110 %zext_ln27_179 = zext i8 %rowCenter_load_77

]]></Node>
<StgValue><ssdm name="zext_ln27_179"/></StgValue>
</operation>

<operation id="1692" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="9">
<![CDATA[
:1112 %zext_ln27_180 = zext i9 %add_ln27_75

]]></Node>
<StgValue><ssdm name="zext_ln27_180"/></StgValue>
</operation>

<operation id="1693" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1113 %add_ln27_76 = add i9 %zext_ln27_178, i9 %zext_ln27_179

]]></Node>
<StgValue><ssdm name="add_ln27_76"/></StgValue>
</operation>

<operation id="1694" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="10" op_0_bw="9">
<![CDATA[
:1114 %zext_ln27_181 = zext i9 %add_ln27_76

]]></Node>
<StgValue><ssdm name="zext_ln27_181"/></StgValue>
</operation>

<operation id="1695" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1115 %sum_adjacent_25 = add i10 %zext_ln27_181, i10 %zext_ln27_180

]]></Node>
<StgValue><ssdm name="sum_adjacent_25"/></StgValue>
</operation>

<operation id="1696" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1116 %shl_ln28_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_25, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_24"/></StgValue>
</operation>

<operation id="1697" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="14" op_0_bw="13">
<![CDATA[
:1117 %zext_ln30_175 = zext i13 %shl_ln28_24

]]></Node>
<StgValue><ssdm name="zext_ln30_175"/></StgValue>
</operation>

<operation id="1698" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="9" op_0_bw="8">
<![CDATA[
:1119 %zext_ln30_176 = zext i8 %rowAbove_load_76

]]></Node>
<StgValue><ssdm name="zext_ln30_176"/></StgValue>
</operation>

<operation id="1699" st_id="79" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="7">
<![CDATA[
:1121 %rowAbove_load_77 = load i7 %rowAbove_addr_27

]]></Node>
<StgValue><ssdm name="rowAbove_load_77"/></StgValue>
</operation>

<operation id="1700" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="9" op_0_bw="8">
<![CDATA[
:1122 %zext_ln30_177 = zext i8 %rowAbove_load_77

]]></Node>
<StgValue><ssdm name="zext_ln30_177"/></StgValue>
</operation>

<operation id="1701" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="9" op_0_bw="8">
<![CDATA[
:1124 %zext_ln30_178 = zext i8 %rowBelow_load_76

]]></Node>
<StgValue><ssdm name="zext_ln30_178"/></StgValue>
</operation>

<operation id="1702" st_id="79" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="7">
<![CDATA[
:1126 %rowBelow_load_77 = load i7 %rowBelow_addr_27

]]></Node>
<StgValue><ssdm name="rowBelow_load_77"/></StgValue>
</operation>

<operation id="1703" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="9" op_0_bw="8">
<![CDATA[
:1127 %zext_ln30_179 = zext i8 %rowBelow_load_77

]]></Node>
<StgValue><ssdm name="zext_ln30_179"/></StgValue>
</operation>

<operation id="1704" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1128 %add_ln30_75 = add i9 %zext_ln30_177, i9 %zext_ln30_176

]]></Node>
<StgValue><ssdm name="add_ln30_75"/></StgValue>
</operation>

<operation id="1705" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="10" op_0_bw="9">
<![CDATA[
:1129 %zext_ln30_180 = zext i9 %add_ln30_75

]]></Node>
<StgValue><ssdm name="zext_ln30_180"/></StgValue>
</operation>

<operation id="1706" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1130 %add_ln30_76 = add i9 %zext_ln30_178, i9 %zext_ln30_179

]]></Node>
<StgValue><ssdm name="add_ln30_76"/></StgValue>
</operation>

<operation id="1707" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="10" op_0_bw="9">
<![CDATA[
:1131 %zext_ln30_181 = zext i9 %add_ln30_76

]]></Node>
<StgValue><ssdm name="zext_ln30_181"/></StgValue>
</operation>

<operation id="1708" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1132 %sum_diagonal_25 = add i10 %zext_ln30_181, i10 %zext_ln30_180

]]></Node>
<StgValue><ssdm name="sum_diagonal_25"/></StgValue>
</operation>

<operation id="1709" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1133 %shl_ln31_24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_25, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_24"/></StgValue>
</operation>

<operation id="1710" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="13" op_0_bw="12">
<![CDATA[
:1134 %zext_ln34_50 = zext i12 %shl_ln31_24

]]></Node>
<StgValue><ssdm name="zext_ln34_50"/></StgValue>
</operation>

<operation id="1711" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1135 %add_ln34_168 = add i14 %zext_ln27_175, i14 %zext_ln30_175

]]></Node>
<StgValue><ssdm name="add_ln34_168"/></StgValue>
</operation>

<operation id="1712" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1136 %add_ln34_169 = add i13 %zext_ln34_50, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_169"/></StgValue>
</operation>

<operation id="1713" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="14" op_0_bw="13">
<![CDATA[
:1137 %zext_ln34_51 = zext i13 %add_ln34_169

]]></Node>
<StgValue><ssdm name="zext_ln34_51"/></StgValue>
</operation>

<operation id="1714" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1138 %add_ln34_25 = add i14 %zext_ln34_51, i14 %add_ln34_168

]]></Node>
<StgValue><ssdm name="add_ln34_25"/></StgValue>
</operation>

<operation id="1715" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1139 %trunc_ln35_24 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_25, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_24"/></StgValue>
</operation>

<operation id="1716" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1140 %outputRow_addr_25 = getelementptr i8 %outputRow, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="outputRow_addr_25"/></StgValue>
</operation>

<operation id="1717" st_id="79" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1141 %store_ln35 = store i8 %trunc_ln35_24, i7 %outputRow_addr_25

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1718" st_id="79" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="7">
<![CDATA[
:1142 %rowCenter_load_78 = load i7 %rowCenter_addr_27

]]></Node>
<StgValue><ssdm name="rowCenter_load_78"/></StgValue>
</operation>

<operation id="1719" st_id="79" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="8" op_0_bw="7">
<![CDATA[
:1145 %rowAbove_load_78 = load i7 %rowAbove_addr_27

]]></Node>
<StgValue><ssdm name="rowAbove_load_78"/></StgValue>
</operation>

<operation id="1720" st_id="79" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="7">
<![CDATA[
:1147 %rowBelow_load_78 = load i7 %rowBelow_addr_27

]]></Node>
<StgValue><ssdm name="rowBelow_load_78"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1721" st_id="80" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="7">
<![CDATA[
:1142 %rowCenter_load_78 = load i7 %rowCenter_addr_27

]]></Node>
<StgValue><ssdm name="rowCenter_load_78"/></StgValue>
</operation>

<operation id="1722" st_id="80" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="8" op_0_bw="7">
<![CDATA[
:1145 %rowAbove_load_78 = load i7 %rowAbove_addr_27

]]></Node>
<StgValue><ssdm name="rowAbove_load_78"/></StgValue>
</operation>

<operation id="1723" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="9" op_0_bw="8">
<![CDATA[
:1146 %zext_ln27_183 = zext i8 %rowAbove_load_78

]]></Node>
<StgValue><ssdm name="zext_ln27_183"/></StgValue>
</operation>

<operation id="1724" st_id="80" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="7">
<![CDATA[
:1147 %rowBelow_load_78 = load i7 %rowBelow_addr_27

]]></Node>
<StgValue><ssdm name="rowBelow_load_78"/></StgValue>
</operation>

<operation id="1725" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="9" op_0_bw="8">
<![CDATA[
:1148 %zext_ln27_184 = zext i8 %rowBelow_load_78

]]></Node>
<StgValue><ssdm name="zext_ln27_184"/></StgValue>
</operation>

<operation id="1726" st_id="80" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="8" op_0_bw="7">
<![CDATA[
:1149 %rowCenter_load_79 = load i7 %rowCenter_addr_26

]]></Node>
<StgValue><ssdm name="rowCenter_load_79"/></StgValue>
</operation>

<operation id="1727" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1154 %add_ln27_78 = add i9 %zext_ln27_184, i9 %zext_ln27_183

]]></Node>
<StgValue><ssdm name="add_ln27_78"/></StgValue>
</operation>

<operation id="1728" st_id="80" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="7">
<![CDATA[
:1161 %rowAbove_load_79 = load i7 %rowAbove_addr_26

]]></Node>
<StgValue><ssdm name="rowAbove_load_79"/></StgValue>
</operation>

<operation id="1729" st_id="80" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="7">
<![CDATA[
:1166 %rowBelow_load_79 = load i7 %rowBelow_addr_26

]]></Node>
<StgValue><ssdm name="rowBelow_load_79"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1730" st_id="81" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="8" op_0_bw="7">
<![CDATA[
:1149 %rowCenter_load_79 = load i7 %rowCenter_addr_26

]]></Node>
<StgValue><ssdm name="rowCenter_load_79"/></StgValue>
</operation>

<operation id="1731" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1151 %rowCenter_addr_28 = getelementptr i8 %rowCenter, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="rowCenter_addr_28"/></StgValue>
</operation>

<operation id="1732" st_id="81" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="7">
<![CDATA[
:1152 %rowCenter_load_80 = load i7 %rowCenter_addr_28

]]></Node>
<StgValue><ssdm name="rowCenter_load_80"/></StgValue>
</operation>

<operation id="1733" st_id="81" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="7">
<![CDATA[
:1161 %rowAbove_load_79 = load i7 %rowAbove_addr_26

]]></Node>
<StgValue><ssdm name="rowAbove_load_79"/></StgValue>
</operation>

<operation id="1734" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1163 %rowAbove_addr_28 = getelementptr i8 %rowAbove, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="rowAbove_addr_28"/></StgValue>
</operation>

<operation id="1735" st_id="81" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="7">
<![CDATA[
:1164 %rowAbove_load_80 = load i7 %rowAbove_addr_28

]]></Node>
<StgValue><ssdm name="rowAbove_load_80"/></StgValue>
</operation>

<operation id="1736" st_id="81" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="7">
<![CDATA[
:1166 %rowBelow_load_79 = load i7 %rowBelow_addr_26

]]></Node>
<StgValue><ssdm name="rowBelow_load_79"/></StgValue>
</operation>

<operation id="1737" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1168 %rowBelow_addr_28 = getelementptr i8 %rowBelow, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="rowBelow_addr_28"/></StgValue>
</operation>

<operation id="1738" st_id="81" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="7">
<![CDATA[
:1169 %rowBelow_load_80 = load i7 %rowBelow_addr_28

]]></Node>
<StgValue><ssdm name="rowBelow_load_80"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1739" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1143 %shl_ln25_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_78, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_25"/></StgValue>
</operation>

<operation id="1740" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="14" op_0_bw="12">
<![CDATA[
:1144 %zext_ln27_182 = zext i12 %shl_ln25_25

]]></Node>
<StgValue><ssdm name="zext_ln27_182"/></StgValue>
</operation>

<operation id="1741" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="9" op_0_bw="8">
<![CDATA[
:1150 %zext_ln27_185 = zext i8 %rowCenter_load_79

]]></Node>
<StgValue><ssdm name="zext_ln27_185"/></StgValue>
</operation>

<operation id="1742" st_id="82" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="7">
<![CDATA[
:1152 %rowCenter_load_80 = load i7 %rowCenter_addr_28

]]></Node>
<StgValue><ssdm name="rowCenter_load_80"/></StgValue>
</operation>

<operation id="1743" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="9" op_0_bw="8">
<![CDATA[
:1153 %zext_ln27_186 = zext i8 %rowCenter_load_80

]]></Node>
<StgValue><ssdm name="zext_ln27_186"/></StgValue>
</operation>

<operation id="1744" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="10" op_0_bw="9">
<![CDATA[
:1155 %zext_ln27_187 = zext i9 %add_ln27_78

]]></Node>
<StgValue><ssdm name="zext_ln27_187"/></StgValue>
</operation>

<operation id="1745" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1156 %add_ln27_79 = add i9 %zext_ln27_185, i9 %zext_ln27_186

]]></Node>
<StgValue><ssdm name="add_ln27_79"/></StgValue>
</operation>

<operation id="1746" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="10" op_0_bw="9">
<![CDATA[
:1157 %zext_ln27_188 = zext i9 %add_ln27_79

]]></Node>
<StgValue><ssdm name="zext_ln27_188"/></StgValue>
</operation>

<operation id="1747" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1158 %sum_adjacent_26 = add i10 %zext_ln27_188, i10 %zext_ln27_187

]]></Node>
<StgValue><ssdm name="sum_adjacent_26"/></StgValue>
</operation>

<operation id="1748" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1159 %shl_ln28_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_26, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_25"/></StgValue>
</operation>

<operation id="1749" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="14" op_0_bw="13">
<![CDATA[
:1160 %zext_ln30_182 = zext i13 %shl_ln28_25

]]></Node>
<StgValue><ssdm name="zext_ln30_182"/></StgValue>
</operation>

<operation id="1750" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="9" op_0_bw="8">
<![CDATA[
:1162 %zext_ln30_183 = zext i8 %rowAbove_load_79

]]></Node>
<StgValue><ssdm name="zext_ln30_183"/></StgValue>
</operation>

<operation id="1751" st_id="82" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="7">
<![CDATA[
:1164 %rowAbove_load_80 = load i7 %rowAbove_addr_28

]]></Node>
<StgValue><ssdm name="rowAbove_load_80"/></StgValue>
</operation>

<operation id="1752" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="9" op_0_bw="8">
<![CDATA[
:1165 %zext_ln30_184 = zext i8 %rowAbove_load_80

]]></Node>
<StgValue><ssdm name="zext_ln30_184"/></StgValue>
</operation>

<operation id="1753" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="9" op_0_bw="8">
<![CDATA[
:1167 %zext_ln30_185 = zext i8 %rowBelow_load_79

]]></Node>
<StgValue><ssdm name="zext_ln30_185"/></StgValue>
</operation>

<operation id="1754" st_id="82" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="7">
<![CDATA[
:1169 %rowBelow_load_80 = load i7 %rowBelow_addr_28

]]></Node>
<StgValue><ssdm name="rowBelow_load_80"/></StgValue>
</operation>

<operation id="1755" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="9" op_0_bw="8">
<![CDATA[
:1170 %zext_ln30_186 = zext i8 %rowBelow_load_80

]]></Node>
<StgValue><ssdm name="zext_ln30_186"/></StgValue>
</operation>

<operation id="1756" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1171 %add_ln30_78 = add i9 %zext_ln30_184, i9 %zext_ln30_183

]]></Node>
<StgValue><ssdm name="add_ln30_78"/></StgValue>
</operation>

<operation id="1757" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="10" op_0_bw="9">
<![CDATA[
:1172 %zext_ln30_187 = zext i9 %add_ln30_78

]]></Node>
<StgValue><ssdm name="zext_ln30_187"/></StgValue>
</operation>

<operation id="1758" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1173 %add_ln30_79 = add i9 %zext_ln30_185, i9 %zext_ln30_186

]]></Node>
<StgValue><ssdm name="add_ln30_79"/></StgValue>
</operation>

<operation id="1759" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="10" op_0_bw="9">
<![CDATA[
:1174 %zext_ln30_188 = zext i9 %add_ln30_79

]]></Node>
<StgValue><ssdm name="zext_ln30_188"/></StgValue>
</operation>

<operation id="1760" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1175 %sum_diagonal_26 = add i10 %zext_ln30_188, i10 %zext_ln30_187

]]></Node>
<StgValue><ssdm name="sum_diagonal_26"/></StgValue>
</operation>

<operation id="1761" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1176 %shl_ln31_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_26, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_25"/></StgValue>
</operation>

<operation id="1762" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="13" op_0_bw="12">
<![CDATA[
:1177 %zext_ln34_52 = zext i12 %shl_ln31_25

]]></Node>
<StgValue><ssdm name="zext_ln34_52"/></StgValue>
</operation>

<operation id="1763" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1178 %add_ln34_170 = add i14 %zext_ln27_182, i14 %zext_ln30_182

]]></Node>
<StgValue><ssdm name="add_ln34_170"/></StgValue>
</operation>

<operation id="1764" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1179 %add_ln34_171 = add i13 %zext_ln34_52, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_171"/></StgValue>
</operation>

<operation id="1765" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="14" op_0_bw="13">
<![CDATA[
:1180 %zext_ln34_53 = zext i13 %add_ln34_171

]]></Node>
<StgValue><ssdm name="zext_ln34_53"/></StgValue>
</operation>

<operation id="1766" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1181 %add_ln34_26 = add i14 %zext_ln34_53, i14 %add_ln34_170

]]></Node>
<StgValue><ssdm name="add_ln34_26"/></StgValue>
</operation>

<operation id="1767" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1182 %trunc_ln35_25 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_26, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_25"/></StgValue>
</operation>

<operation id="1768" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1183 %outputRow_addr_26 = getelementptr i8 %outputRow, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="outputRow_addr_26"/></StgValue>
</operation>

<operation id="1769" st_id="82" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1184 %store_ln35 = store i8 %trunc_ln35_25, i7 %outputRow_addr_26

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1770" st_id="82" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="7">
<![CDATA[
:1185 %rowCenter_load_81 = load i7 %rowCenter_addr_28

]]></Node>
<StgValue><ssdm name="rowCenter_load_81"/></StgValue>
</operation>

<operation id="1771" st_id="82" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="7">
<![CDATA[
:1188 %rowAbove_load_81 = load i7 %rowAbove_addr_28

]]></Node>
<StgValue><ssdm name="rowAbove_load_81"/></StgValue>
</operation>

<operation id="1772" st_id="82" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="7">
<![CDATA[
:1190 %rowBelow_load_81 = load i7 %rowBelow_addr_28

]]></Node>
<StgValue><ssdm name="rowBelow_load_81"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1773" st_id="83" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="7">
<![CDATA[
:1185 %rowCenter_load_81 = load i7 %rowCenter_addr_28

]]></Node>
<StgValue><ssdm name="rowCenter_load_81"/></StgValue>
</operation>

<operation id="1774" st_id="83" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="7">
<![CDATA[
:1188 %rowAbove_load_81 = load i7 %rowAbove_addr_28

]]></Node>
<StgValue><ssdm name="rowAbove_load_81"/></StgValue>
</operation>

<operation id="1775" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="9" op_0_bw="8">
<![CDATA[
:1189 %zext_ln27_190 = zext i8 %rowAbove_load_81

]]></Node>
<StgValue><ssdm name="zext_ln27_190"/></StgValue>
</operation>

<operation id="1776" st_id="83" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="7">
<![CDATA[
:1190 %rowBelow_load_81 = load i7 %rowBelow_addr_28

]]></Node>
<StgValue><ssdm name="rowBelow_load_81"/></StgValue>
</operation>

<operation id="1777" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="9" op_0_bw="8">
<![CDATA[
:1191 %zext_ln27_191 = zext i8 %rowBelow_load_81

]]></Node>
<StgValue><ssdm name="zext_ln27_191"/></StgValue>
</operation>

<operation id="1778" st_id="83" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="7">
<![CDATA[
:1192 %rowCenter_load_82 = load i7 %rowCenter_addr_27

]]></Node>
<StgValue><ssdm name="rowCenter_load_82"/></StgValue>
</operation>

<operation id="1779" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1197 %add_ln27_81 = add i9 %zext_ln27_191, i9 %zext_ln27_190

]]></Node>
<StgValue><ssdm name="add_ln27_81"/></StgValue>
</operation>

<operation id="1780" st_id="83" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="7">
<![CDATA[
:1204 %rowAbove_load_82 = load i7 %rowAbove_addr_27

]]></Node>
<StgValue><ssdm name="rowAbove_load_82"/></StgValue>
</operation>

<operation id="1781" st_id="83" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="7">
<![CDATA[
:1209 %rowBelow_load_82 = load i7 %rowBelow_addr_27

]]></Node>
<StgValue><ssdm name="rowBelow_load_82"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1782" st_id="84" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="7">
<![CDATA[
:1192 %rowCenter_load_82 = load i7 %rowCenter_addr_27

]]></Node>
<StgValue><ssdm name="rowCenter_load_82"/></StgValue>
</operation>

<operation id="1783" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1194 %rowCenter_addr_29 = getelementptr i8 %rowCenter, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="rowCenter_addr_29"/></StgValue>
</operation>

<operation id="1784" st_id="84" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="7">
<![CDATA[
:1195 %rowCenter_load_83 = load i7 %rowCenter_addr_29

]]></Node>
<StgValue><ssdm name="rowCenter_load_83"/></StgValue>
</operation>

<operation id="1785" st_id="84" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="7">
<![CDATA[
:1204 %rowAbove_load_82 = load i7 %rowAbove_addr_27

]]></Node>
<StgValue><ssdm name="rowAbove_load_82"/></StgValue>
</operation>

<operation id="1786" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1206 %rowAbove_addr_29 = getelementptr i8 %rowAbove, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="rowAbove_addr_29"/></StgValue>
</operation>

<operation id="1787" st_id="84" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="7">
<![CDATA[
:1207 %rowAbove_load_83 = load i7 %rowAbove_addr_29

]]></Node>
<StgValue><ssdm name="rowAbove_load_83"/></StgValue>
</operation>

<operation id="1788" st_id="84" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="7">
<![CDATA[
:1209 %rowBelow_load_82 = load i7 %rowBelow_addr_27

]]></Node>
<StgValue><ssdm name="rowBelow_load_82"/></StgValue>
</operation>

<operation id="1789" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1211 %rowBelow_addr_29 = getelementptr i8 %rowBelow, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="rowBelow_addr_29"/></StgValue>
</operation>

<operation id="1790" st_id="84" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="7">
<![CDATA[
:1212 %rowBelow_load_83 = load i7 %rowBelow_addr_29

]]></Node>
<StgValue><ssdm name="rowBelow_load_83"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1791" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1186 %shl_ln25_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_81, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_26"/></StgValue>
</operation>

<operation id="1792" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="14" op_0_bw="12">
<![CDATA[
:1187 %zext_ln27_189 = zext i12 %shl_ln25_26

]]></Node>
<StgValue><ssdm name="zext_ln27_189"/></StgValue>
</operation>

<operation id="1793" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="9" op_0_bw="8">
<![CDATA[
:1193 %zext_ln27_192 = zext i8 %rowCenter_load_82

]]></Node>
<StgValue><ssdm name="zext_ln27_192"/></StgValue>
</operation>

<operation id="1794" st_id="85" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="7">
<![CDATA[
:1195 %rowCenter_load_83 = load i7 %rowCenter_addr_29

]]></Node>
<StgValue><ssdm name="rowCenter_load_83"/></StgValue>
</operation>

<operation id="1795" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="9" op_0_bw="8">
<![CDATA[
:1196 %zext_ln27_193 = zext i8 %rowCenter_load_83

]]></Node>
<StgValue><ssdm name="zext_ln27_193"/></StgValue>
</operation>

<operation id="1796" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="10" op_0_bw="9">
<![CDATA[
:1198 %zext_ln27_194 = zext i9 %add_ln27_81

]]></Node>
<StgValue><ssdm name="zext_ln27_194"/></StgValue>
</operation>

<operation id="1797" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1199 %add_ln27_82 = add i9 %zext_ln27_192, i9 %zext_ln27_193

]]></Node>
<StgValue><ssdm name="add_ln27_82"/></StgValue>
</operation>

<operation id="1798" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="10" op_0_bw="9">
<![CDATA[
:1200 %zext_ln27_195 = zext i9 %add_ln27_82

]]></Node>
<StgValue><ssdm name="zext_ln27_195"/></StgValue>
</operation>

<operation id="1799" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1201 %sum_adjacent_27 = add i10 %zext_ln27_195, i10 %zext_ln27_194

]]></Node>
<StgValue><ssdm name="sum_adjacent_27"/></StgValue>
</operation>

<operation id="1800" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1202 %shl_ln28_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_27, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_26"/></StgValue>
</operation>

<operation id="1801" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="14" op_0_bw="13">
<![CDATA[
:1203 %zext_ln30_189 = zext i13 %shl_ln28_26

]]></Node>
<StgValue><ssdm name="zext_ln30_189"/></StgValue>
</operation>

<operation id="1802" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="9" op_0_bw="8">
<![CDATA[
:1205 %zext_ln30_190 = zext i8 %rowAbove_load_82

]]></Node>
<StgValue><ssdm name="zext_ln30_190"/></StgValue>
</operation>

<operation id="1803" st_id="85" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="7">
<![CDATA[
:1207 %rowAbove_load_83 = load i7 %rowAbove_addr_29

]]></Node>
<StgValue><ssdm name="rowAbove_load_83"/></StgValue>
</operation>

<operation id="1804" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="9" op_0_bw="8">
<![CDATA[
:1208 %zext_ln30_191 = zext i8 %rowAbove_load_83

]]></Node>
<StgValue><ssdm name="zext_ln30_191"/></StgValue>
</operation>

<operation id="1805" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="9" op_0_bw="8">
<![CDATA[
:1210 %zext_ln30_192 = zext i8 %rowBelow_load_82

]]></Node>
<StgValue><ssdm name="zext_ln30_192"/></StgValue>
</operation>

<operation id="1806" st_id="85" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="7">
<![CDATA[
:1212 %rowBelow_load_83 = load i7 %rowBelow_addr_29

]]></Node>
<StgValue><ssdm name="rowBelow_load_83"/></StgValue>
</operation>

<operation id="1807" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="9" op_0_bw="8">
<![CDATA[
:1213 %zext_ln30_193 = zext i8 %rowBelow_load_83

]]></Node>
<StgValue><ssdm name="zext_ln30_193"/></StgValue>
</operation>

<operation id="1808" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1214 %add_ln30_81 = add i9 %zext_ln30_191, i9 %zext_ln30_190

]]></Node>
<StgValue><ssdm name="add_ln30_81"/></StgValue>
</operation>

<operation id="1809" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="10" op_0_bw="9">
<![CDATA[
:1215 %zext_ln30_194 = zext i9 %add_ln30_81

]]></Node>
<StgValue><ssdm name="zext_ln30_194"/></StgValue>
</operation>

<operation id="1810" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1216 %add_ln30_82 = add i9 %zext_ln30_192, i9 %zext_ln30_193

]]></Node>
<StgValue><ssdm name="add_ln30_82"/></StgValue>
</operation>

<operation id="1811" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="10" op_0_bw="9">
<![CDATA[
:1217 %zext_ln30_195 = zext i9 %add_ln30_82

]]></Node>
<StgValue><ssdm name="zext_ln30_195"/></StgValue>
</operation>

<operation id="1812" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1218 %sum_diagonal_27 = add i10 %zext_ln30_195, i10 %zext_ln30_194

]]></Node>
<StgValue><ssdm name="sum_diagonal_27"/></StgValue>
</operation>

<operation id="1813" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1219 %shl_ln31_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_27, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_26"/></StgValue>
</operation>

<operation id="1814" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="13" op_0_bw="12">
<![CDATA[
:1220 %zext_ln34_54 = zext i12 %shl_ln31_26

]]></Node>
<StgValue><ssdm name="zext_ln34_54"/></StgValue>
</operation>

<operation id="1815" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1221 %add_ln34_172 = add i14 %zext_ln27_189, i14 %zext_ln30_189

]]></Node>
<StgValue><ssdm name="add_ln34_172"/></StgValue>
</operation>

<operation id="1816" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1222 %add_ln34_173 = add i13 %zext_ln34_54, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_173"/></StgValue>
</operation>

<operation id="1817" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="14" op_0_bw="13">
<![CDATA[
:1223 %zext_ln34_55 = zext i13 %add_ln34_173

]]></Node>
<StgValue><ssdm name="zext_ln34_55"/></StgValue>
</operation>

<operation id="1818" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1224 %add_ln34_27 = add i14 %zext_ln34_55, i14 %add_ln34_172

]]></Node>
<StgValue><ssdm name="add_ln34_27"/></StgValue>
</operation>

<operation id="1819" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1225 %trunc_ln35_26 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_27, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_26"/></StgValue>
</operation>

<operation id="1820" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1226 %outputRow_addr_27 = getelementptr i8 %outputRow, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="outputRow_addr_27"/></StgValue>
</operation>

<operation id="1821" st_id="85" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1227 %store_ln35 = store i8 %trunc_ln35_26, i7 %outputRow_addr_27

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1822" st_id="85" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="7">
<![CDATA[
:1228 %rowCenter_load_84 = load i7 %rowCenter_addr_29

]]></Node>
<StgValue><ssdm name="rowCenter_load_84"/></StgValue>
</operation>

<operation id="1823" st_id="85" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="8" op_0_bw="7">
<![CDATA[
:1231 %rowAbove_load_84 = load i7 %rowAbove_addr_29

]]></Node>
<StgValue><ssdm name="rowAbove_load_84"/></StgValue>
</operation>

<operation id="1824" st_id="85" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="7">
<![CDATA[
:1233 %rowBelow_load_84 = load i7 %rowBelow_addr_29

]]></Node>
<StgValue><ssdm name="rowBelow_load_84"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1825" st_id="86" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="7">
<![CDATA[
:1228 %rowCenter_load_84 = load i7 %rowCenter_addr_29

]]></Node>
<StgValue><ssdm name="rowCenter_load_84"/></StgValue>
</operation>

<operation id="1826" st_id="86" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="8" op_0_bw="7">
<![CDATA[
:1231 %rowAbove_load_84 = load i7 %rowAbove_addr_29

]]></Node>
<StgValue><ssdm name="rowAbove_load_84"/></StgValue>
</operation>

<operation id="1827" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="9" op_0_bw="8">
<![CDATA[
:1232 %zext_ln27_197 = zext i8 %rowAbove_load_84

]]></Node>
<StgValue><ssdm name="zext_ln27_197"/></StgValue>
</operation>

<operation id="1828" st_id="86" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="7">
<![CDATA[
:1233 %rowBelow_load_84 = load i7 %rowBelow_addr_29

]]></Node>
<StgValue><ssdm name="rowBelow_load_84"/></StgValue>
</operation>

<operation id="1829" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="9" op_0_bw="8">
<![CDATA[
:1234 %zext_ln27_198 = zext i8 %rowBelow_load_84

]]></Node>
<StgValue><ssdm name="zext_ln27_198"/></StgValue>
</operation>

<operation id="1830" st_id="86" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="7">
<![CDATA[
:1235 %rowCenter_load_85 = load i7 %rowCenter_addr_28

]]></Node>
<StgValue><ssdm name="rowCenter_load_85"/></StgValue>
</operation>

<operation id="1831" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1240 %add_ln27_84 = add i9 %zext_ln27_198, i9 %zext_ln27_197

]]></Node>
<StgValue><ssdm name="add_ln27_84"/></StgValue>
</operation>

<operation id="1832" st_id="86" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="7">
<![CDATA[
:1247 %rowAbove_load_85 = load i7 %rowAbove_addr_28

]]></Node>
<StgValue><ssdm name="rowAbove_load_85"/></StgValue>
</operation>

<operation id="1833" st_id="86" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="7">
<![CDATA[
:1252 %rowBelow_load_85 = load i7 %rowBelow_addr_28

]]></Node>
<StgValue><ssdm name="rowBelow_load_85"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1834" st_id="87" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="7">
<![CDATA[
:1235 %rowCenter_load_85 = load i7 %rowCenter_addr_28

]]></Node>
<StgValue><ssdm name="rowCenter_load_85"/></StgValue>
</operation>

<operation id="1835" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1237 %rowCenter_addr_30 = getelementptr i8 %rowCenter, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="rowCenter_addr_30"/></StgValue>
</operation>

<operation id="1836" st_id="87" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="7">
<![CDATA[
:1238 %rowCenter_load_86 = load i7 %rowCenter_addr_30

]]></Node>
<StgValue><ssdm name="rowCenter_load_86"/></StgValue>
</operation>

<operation id="1837" st_id="87" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="7">
<![CDATA[
:1247 %rowAbove_load_85 = load i7 %rowAbove_addr_28

]]></Node>
<StgValue><ssdm name="rowAbove_load_85"/></StgValue>
</operation>

<operation id="1838" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1249 %rowAbove_addr_30 = getelementptr i8 %rowAbove, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="rowAbove_addr_30"/></StgValue>
</operation>

<operation id="1839" st_id="87" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="7">
<![CDATA[
:1250 %rowAbove_load_86 = load i7 %rowAbove_addr_30

]]></Node>
<StgValue><ssdm name="rowAbove_load_86"/></StgValue>
</operation>

<operation id="1840" st_id="87" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="7">
<![CDATA[
:1252 %rowBelow_load_85 = load i7 %rowBelow_addr_28

]]></Node>
<StgValue><ssdm name="rowBelow_load_85"/></StgValue>
</operation>

<operation id="1841" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1254 %rowBelow_addr_30 = getelementptr i8 %rowBelow, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="rowBelow_addr_30"/></StgValue>
</operation>

<operation id="1842" st_id="87" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="7">
<![CDATA[
:1255 %rowBelow_load_86 = load i7 %rowBelow_addr_30

]]></Node>
<StgValue><ssdm name="rowBelow_load_86"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1843" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1229 %shl_ln25_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_84, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_27"/></StgValue>
</operation>

<operation id="1844" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="14" op_0_bw="12">
<![CDATA[
:1230 %zext_ln27_196 = zext i12 %shl_ln25_27

]]></Node>
<StgValue><ssdm name="zext_ln27_196"/></StgValue>
</operation>

<operation id="1845" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="9" op_0_bw="8">
<![CDATA[
:1236 %zext_ln27_199 = zext i8 %rowCenter_load_85

]]></Node>
<StgValue><ssdm name="zext_ln27_199"/></StgValue>
</operation>

<operation id="1846" st_id="88" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="7">
<![CDATA[
:1238 %rowCenter_load_86 = load i7 %rowCenter_addr_30

]]></Node>
<StgValue><ssdm name="rowCenter_load_86"/></StgValue>
</operation>

<operation id="1847" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="9" op_0_bw="8">
<![CDATA[
:1239 %zext_ln27_200 = zext i8 %rowCenter_load_86

]]></Node>
<StgValue><ssdm name="zext_ln27_200"/></StgValue>
</operation>

<operation id="1848" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="10" op_0_bw="9">
<![CDATA[
:1241 %zext_ln27_201 = zext i9 %add_ln27_84

]]></Node>
<StgValue><ssdm name="zext_ln27_201"/></StgValue>
</operation>

<operation id="1849" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1242 %add_ln27_85 = add i9 %zext_ln27_199, i9 %zext_ln27_200

]]></Node>
<StgValue><ssdm name="add_ln27_85"/></StgValue>
</operation>

<operation id="1850" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="10" op_0_bw="9">
<![CDATA[
:1243 %zext_ln27_202 = zext i9 %add_ln27_85

]]></Node>
<StgValue><ssdm name="zext_ln27_202"/></StgValue>
</operation>

<operation id="1851" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1244 %sum_adjacent_28 = add i10 %zext_ln27_202, i10 %zext_ln27_201

]]></Node>
<StgValue><ssdm name="sum_adjacent_28"/></StgValue>
</operation>

<operation id="1852" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1245 %shl_ln28_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_28, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_27"/></StgValue>
</operation>

<operation id="1853" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="14" op_0_bw="13">
<![CDATA[
:1246 %zext_ln30_196 = zext i13 %shl_ln28_27

]]></Node>
<StgValue><ssdm name="zext_ln30_196"/></StgValue>
</operation>

<operation id="1854" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="9" op_0_bw="8">
<![CDATA[
:1248 %zext_ln30_197 = zext i8 %rowAbove_load_85

]]></Node>
<StgValue><ssdm name="zext_ln30_197"/></StgValue>
</operation>

<operation id="1855" st_id="88" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="7">
<![CDATA[
:1250 %rowAbove_load_86 = load i7 %rowAbove_addr_30

]]></Node>
<StgValue><ssdm name="rowAbove_load_86"/></StgValue>
</operation>

<operation id="1856" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="9" op_0_bw="8">
<![CDATA[
:1251 %zext_ln30_198 = zext i8 %rowAbove_load_86

]]></Node>
<StgValue><ssdm name="zext_ln30_198"/></StgValue>
</operation>

<operation id="1857" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="9" op_0_bw="8">
<![CDATA[
:1253 %zext_ln30_199 = zext i8 %rowBelow_load_85

]]></Node>
<StgValue><ssdm name="zext_ln30_199"/></StgValue>
</operation>

<operation id="1858" st_id="88" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="7">
<![CDATA[
:1255 %rowBelow_load_86 = load i7 %rowBelow_addr_30

]]></Node>
<StgValue><ssdm name="rowBelow_load_86"/></StgValue>
</operation>

<operation id="1859" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="9" op_0_bw="8">
<![CDATA[
:1256 %zext_ln30_200 = zext i8 %rowBelow_load_86

]]></Node>
<StgValue><ssdm name="zext_ln30_200"/></StgValue>
</operation>

<operation id="1860" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1257 %add_ln30_84 = add i9 %zext_ln30_198, i9 %zext_ln30_197

]]></Node>
<StgValue><ssdm name="add_ln30_84"/></StgValue>
</operation>

<operation id="1861" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="10" op_0_bw="9">
<![CDATA[
:1258 %zext_ln30_201 = zext i9 %add_ln30_84

]]></Node>
<StgValue><ssdm name="zext_ln30_201"/></StgValue>
</operation>

<operation id="1862" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1259 %add_ln30_85 = add i9 %zext_ln30_199, i9 %zext_ln30_200

]]></Node>
<StgValue><ssdm name="add_ln30_85"/></StgValue>
</operation>

<operation id="1863" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="10" op_0_bw="9">
<![CDATA[
:1260 %zext_ln30_202 = zext i9 %add_ln30_85

]]></Node>
<StgValue><ssdm name="zext_ln30_202"/></StgValue>
</operation>

<operation id="1864" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1261 %sum_diagonal_28 = add i10 %zext_ln30_202, i10 %zext_ln30_201

]]></Node>
<StgValue><ssdm name="sum_diagonal_28"/></StgValue>
</operation>

<operation id="1865" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1262 %shl_ln31_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_28, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_27"/></StgValue>
</operation>

<operation id="1866" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="13" op_0_bw="12">
<![CDATA[
:1263 %zext_ln34_56 = zext i12 %shl_ln31_27

]]></Node>
<StgValue><ssdm name="zext_ln34_56"/></StgValue>
</operation>

<operation id="1867" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1264 %add_ln34_174 = add i14 %zext_ln27_196, i14 %zext_ln30_196

]]></Node>
<StgValue><ssdm name="add_ln34_174"/></StgValue>
</operation>

<operation id="1868" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1265 %add_ln34_175 = add i13 %zext_ln34_56, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_175"/></StgValue>
</operation>

<operation id="1869" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="14" op_0_bw="13">
<![CDATA[
:1266 %zext_ln34_57 = zext i13 %add_ln34_175

]]></Node>
<StgValue><ssdm name="zext_ln34_57"/></StgValue>
</operation>

<operation id="1870" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1267 %add_ln34_28 = add i14 %zext_ln34_57, i14 %add_ln34_174

]]></Node>
<StgValue><ssdm name="add_ln34_28"/></StgValue>
</operation>

<operation id="1871" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1268 %trunc_ln35_27 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_28, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_27"/></StgValue>
</operation>

<operation id="1872" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1269 %outputRow_addr_28 = getelementptr i8 %outputRow, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="outputRow_addr_28"/></StgValue>
</operation>

<operation id="1873" st_id="88" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1270 %store_ln35 = store i8 %trunc_ln35_27, i7 %outputRow_addr_28

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1874" st_id="88" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="7">
<![CDATA[
:1271 %rowCenter_load_87 = load i7 %rowCenter_addr_30

]]></Node>
<StgValue><ssdm name="rowCenter_load_87"/></StgValue>
</operation>

<operation id="1875" st_id="88" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="7">
<![CDATA[
:1274 %rowAbove_load_87 = load i7 %rowAbove_addr_30

]]></Node>
<StgValue><ssdm name="rowAbove_load_87"/></StgValue>
</operation>

<operation id="1876" st_id="88" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="7">
<![CDATA[
:1276 %rowBelow_load_87 = load i7 %rowBelow_addr_30

]]></Node>
<StgValue><ssdm name="rowBelow_load_87"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1877" st_id="89" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="7">
<![CDATA[
:1271 %rowCenter_load_87 = load i7 %rowCenter_addr_30

]]></Node>
<StgValue><ssdm name="rowCenter_load_87"/></StgValue>
</operation>

<operation id="1878" st_id="89" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="7">
<![CDATA[
:1274 %rowAbove_load_87 = load i7 %rowAbove_addr_30

]]></Node>
<StgValue><ssdm name="rowAbove_load_87"/></StgValue>
</operation>

<operation id="1879" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="9" op_0_bw="8">
<![CDATA[
:1275 %zext_ln27_204 = zext i8 %rowAbove_load_87

]]></Node>
<StgValue><ssdm name="zext_ln27_204"/></StgValue>
</operation>

<operation id="1880" st_id="89" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="7">
<![CDATA[
:1276 %rowBelow_load_87 = load i7 %rowBelow_addr_30

]]></Node>
<StgValue><ssdm name="rowBelow_load_87"/></StgValue>
</operation>

<operation id="1881" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="9" op_0_bw="8">
<![CDATA[
:1277 %zext_ln27_205 = zext i8 %rowBelow_load_87

]]></Node>
<StgValue><ssdm name="zext_ln27_205"/></StgValue>
</operation>

<operation id="1882" st_id="89" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="7">
<![CDATA[
:1278 %rowCenter_load_88 = load i7 %rowCenter_addr_29

]]></Node>
<StgValue><ssdm name="rowCenter_load_88"/></StgValue>
</operation>

<operation id="1883" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1283 %add_ln27_87 = add i9 %zext_ln27_205, i9 %zext_ln27_204

]]></Node>
<StgValue><ssdm name="add_ln27_87"/></StgValue>
</operation>

<operation id="1884" st_id="89" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="7">
<![CDATA[
:1290 %rowAbove_load_88 = load i7 %rowAbove_addr_29

]]></Node>
<StgValue><ssdm name="rowAbove_load_88"/></StgValue>
</operation>

<operation id="1885" st_id="89" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="8" op_0_bw="7">
<![CDATA[
:1295 %rowBelow_load_88 = load i7 %rowBelow_addr_29

]]></Node>
<StgValue><ssdm name="rowBelow_load_88"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1886" st_id="90" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="7">
<![CDATA[
:1278 %rowCenter_load_88 = load i7 %rowCenter_addr_29

]]></Node>
<StgValue><ssdm name="rowCenter_load_88"/></StgValue>
</operation>

<operation id="1887" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1280 %rowCenter_addr_31 = getelementptr i8 %rowCenter, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="rowCenter_addr_31"/></StgValue>
</operation>

<operation id="1888" st_id="90" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="7">
<![CDATA[
:1281 %rowCenter_load_89 = load i7 %rowCenter_addr_31

]]></Node>
<StgValue><ssdm name="rowCenter_load_89"/></StgValue>
</operation>

<operation id="1889" st_id="90" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="7">
<![CDATA[
:1290 %rowAbove_load_88 = load i7 %rowAbove_addr_29

]]></Node>
<StgValue><ssdm name="rowAbove_load_88"/></StgValue>
</operation>

<operation id="1890" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1292 %rowAbove_addr_31 = getelementptr i8 %rowAbove, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="rowAbove_addr_31"/></StgValue>
</operation>

<operation id="1891" st_id="90" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="7">
<![CDATA[
:1293 %rowAbove_load_89 = load i7 %rowAbove_addr_31

]]></Node>
<StgValue><ssdm name="rowAbove_load_89"/></StgValue>
</operation>

<operation id="1892" st_id="90" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="8" op_0_bw="7">
<![CDATA[
:1295 %rowBelow_load_88 = load i7 %rowBelow_addr_29

]]></Node>
<StgValue><ssdm name="rowBelow_load_88"/></StgValue>
</operation>

<operation id="1893" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1297 %rowBelow_addr_31 = getelementptr i8 %rowBelow, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="rowBelow_addr_31"/></StgValue>
</operation>

<operation id="1894" st_id="90" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="7">
<![CDATA[
:1298 %rowBelow_load_89 = load i7 %rowBelow_addr_31

]]></Node>
<StgValue><ssdm name="rowBelow_load_89"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1895" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1272 %shl_ln25_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_87, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_28"/></StgValue>
</operation>

<operation id="1896" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="14" op_0_bw="12">
<![CDATA[
:1273 %zext_ln27_203 = zext i12 %shl_ln25_28

]]></Node>
<StgValue><ssdm name="zext_ln27_203"/></StgValue>
</operation>

<operation id="1897" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="9" op_0_bw="8">
<![CDATA[
:1279 %zext_ln27_206 = zext i8 %rowCenter_load_88

]]></Node>
<StgValue><ssdm name="zext_ln27_206"/></StgValue>
</operation>

<operation id="1898" st_id="91" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="7">
<![CDATA[
:1281 %rowCenter_load_89 = load i7 %rowCenter_addr_31

]]></Node>
<StgValue><ssdm name="rowCenter_load_89"/></StgValue>
</operation>

<operation id="1899" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="9" op_0_bw="8">
<![CDATA[
:1282 %zext_ln27_207 = zext i8 %rowCenter_load_89

]]></Node>
<StgValue><ssdm name="zext_ln27_207"/></StgValue>
</operation>

<operation id="1900" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="10" op_0_bw="9">
<![CDATA[
:1284 %zext_ln27_208 = zext i9 %add_ln27_87

]]></Node>
<StgValue><ssdm name="zext_ln27_208"/></StgValue>
</operation>

<operation id="1901" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1285 %add_ln27_88 = add i9 %zext_ln27_206, i9 %zext_ln27_207

]]></Node>
<StgValue><ssdm name="add_ln27_88"/></StgValue>
</operation>

<operation id="1902" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="10" op_0_bw="9">
<![CDATA[
:1286 %zext_ln27_209 = zext i9 %add_ln27_88

]]></Node>
<StgValue><ssdm name="zext_ln27_209"/></StgValue>
</operation>

<operation id="1903" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1287 %sum_adjacent_29 = add i10 %zext_ln27_209, i10 %zext_ln27_208

]]></Node>
<StgValue><ssdm name="sum_adjacent_29"/></StgValue>
</operation>

<operation id="1904" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1288 %shl_ln28_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_29, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_28"/></StgValue>
</operation>

<operation id="1905" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="14" op_0_bw="13">
<![CDATA[
:1289 %zext_ln30_203 = zext i13 %shl_ln28_28

]]></Node>
<StgValue><ssdm name="zext_ln30_203"/></StgValue>
</operation>

<operation id="1906" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="9" op_0_bw="8">
<![CDATA[
:1291 %zext_ln30_204 = zext i8 %rowAbove_load_88

]]></Node>
<StgValue><ssdm name="zext_ln30_204"/></StgValue>
</operation>

<operation id="1907" st_id="91" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="7">
<![CDATA[
:1293 %rowAbove_load_89 = load i7 %rowAbove_addr_31

]]></Node>
<StgValue><ssdm name="rowAbove_load_89"/></StgValue>
</operation>

<operation id="1908" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="9" op_0_bw="8">
<![CDATA[
:1294 %zext_ln30_205 = zext i8 %rowAbove_load_89

]]></Node>
<StgValue><ssdm name="zext_ln30_205"/></StgValue>
</operation>

<operation id="1909" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="9" op_0_bw="8">
<![CDATA[
:1296 %zext_ln30_206 = zext i8 %rowBelow_load_88

]]></Node>
<StgValue><ssdm name="zext_ln30_206"/></StgValue>
</operation>

<operation id="1910" st_id="91" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="7">
<![CDATA[
:1298 %rowBelow_load_89 = load i7 %rowBelow_addr_31

]]></Node>
<StgValue><ssdm name="rowBelow_load_89"/></StgValue>
</operation>

<operation id="1911" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="9" op_0_bw="8">
<![CDATA[
:1299 %zext_ln30_207 = zext i8 %rowBelow_load_89

]]></Node>
<StgValue><ssdm name="zext_ln30_207"/></StgValue>
</operation>

<operation id="1912" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1300 %add_ln30_87 = add i9 %zext_ln30_205, i9 %zext_ln30_204

]]></Node>
<StgValue><ssdm name="add_ln30_87"/></StgValue>
</operation>

<operation id="1913" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="10" op_0_bw="9">
<![CDATA[
:1301 %zext_ln30_208 = zext i9 %add_ln30_87

]]></Node>
<StgValue><ssdm name="zext_ln30_208"/></StgValue>
</operation>

<operation id="1914" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1302 %add_ln30_88 = add i9 %zext_ln30_206, i9 %zext_ln30_207

]]></Node>
<StgValue><ssdm name="add_ln30_88"/></StgValue>
</operation>

<operation id="1915" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="10" op_0_bw="9">
<![CDATA[
:1303 %zext_ln30_209 = zext i9 %add_ln30_88

]]></Node>
<StgValue><ssdm name="zext_ln30_209"/></StgValue>
</operation>

<operation id="1916" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1304 %sum_diagonal_29 = add i10 %zext_ln30_209, i10 %zext_ln30_208

]]></Node>
<StgValue><ssdm name="sum_diagonal_29"/></StgValue>
</operation>

<operation id="1917" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1305 %shl_ln31_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_29, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_28"/></StgValue>
</operation>

<operation id="1918" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="13" op_0_bw="12">
<![CDATA[
:1306 %zext_ln34_58 = zext i12 %shl_ln31_28

]]></Node>
<StgValue><ssdm name="zext_ln34_58"/></StgValue>
</operation>

<operation id="1919" st_id="91" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1307 %add_ln34_176 = add i14 %zext_ln27_203, i14 %zext_ln30_203

]]></Node>
<StgValue><ssdm name="add_ln34_176"/></StgValue>
</operation>

<operation id="1920" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1308 %add_ln34_177 = add i13 %zext_ln34_58, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_177"/></StgValue>
</operation>

<operation id="1921" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="14" op_0_bw="13">
<![CDATA[
:1309 %zext_ln34_59 = zext i13 %add_ln34_177

]]></Node>
<StgValue><ssdm name="zext_ln34_59"/></StgValue>
</operation>

<operation id="1922" st_id="91" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1310 %add_ln34_29 = add i14 %zext_ln34_59, i14 %add_ln34_176

]]></Node>
<StgValue><ssdm name="add_ln34_29"/></StgValue>
</operation>

<operation id="1923" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1311 %trunc_ln35_28 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_29, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_28"/></StgValue>
</operation>

<operation id="1924" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1312 %outputRow_addr_29 = getelementptr i8 %outputRow, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="outputRow_addr_29"/></StgValue>
</operation>

<operation id="1925" st_id="91" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1313 %store_ln35 = store i8 %trunc_ln35_28, i7 %outputRow_addr_29

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1926" st_id="91" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="7">
<![CDATA[
:1314 %rowCenter_load_90 = load i7 %rowCenter_addr_31

]]></Node>
<StgValue><ssdm name="rowCenter_load_90"/></StgValue>
</operation>

<operation id="1927" st_id="91" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="7">
<![CDATA[
:1317 %rowAbove_load_90 = load i7 %rowAbove_addr_31

]]></Node>
<StgValue><ssdm name="rowAbove_load_90"/></StgValue>
</operation>

<operation id="1928" st_id="91" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="7">
<![CDATA[
:1319 %rowBelow_load_90 = load i7 %rowBelow_addr_31

]]></Node>
<StgValue><ssdm name="rowBelow_load_90"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1929" st_id="92" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="7">
<![CDATA[
:1314 %rowCenter_load_90 = load i7 %rowCenter_addr_31

]]></Node>
<StgValue><ssdm name="rowCenter_load_90"/></StgValue>
</operation>

<operation id="1930" st_id="92" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="7">
<![CDATA[
:1317 %rowAbove_load_90 = load i7 %rowAbove_addr_31

]]></Node>
<StgValue><ssdm name="rowAbove_load_90"/></StgValue>
</operation>

<operation id="1931" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="9" op_0_bw="8">
<![CDATA[
:1318 %zext_ln27_211 = zext i8 %rowAbove_load_90

]]></Node>
<StgValue><ssdm name="zext_ln27_211"/></StgValue>
</operation>

<operation id="1932" st_id="92" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="7">
<![CDATA[
:1319 %rowBelow_load_90 = load i7 %rowBelow_addr_31

]]></Node>
<StgValue><ssdm name="rowBelow_load_90"/></StgValue>
</operation>

<operation id="1933" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="9" op_0_bw="8">
<![CDATA[
:1320 %zext_ln27_212 = zext i8 %rowBelow_load_90

]]></Node>
<StgValue><ssdm name="zext_ln27_212"/></StgValue>
</operation>

<operation id="1934" st_id="92" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="8" op_0_bw="7">
<![CDATA[
:1321 %rowCenter_load_91 = load i7 %rowCenter_addr_30

]]></Node>
<StgValue><ssdm name="rowCenter_load_91"/></StgValue>
</operation>

<operation id="1935" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1326 %add_ln27_90 = add i9 %zext_ln27_212, i9 %zext_ln27_211

]]></Node>
<StgValue><ssdm name="add_ln27_90"/></StgValue>
</operation>

<operation id="1936" st_id="92" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="7">
<![CDATA[
:1333 %rowAbove_load_91 = load i7 %rowAbove_addr_30

]]></Node>
<StgValue><ssdm name="rowAbove_load_91"/></StgValue>
</operation>

<operation id="1937" st_id="92" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="7">
<![CDATA[
:1338 %rowBelow_load_91 = load i7 %rowBelow_addr_30

]]></Node>
<StgValue><ssdm name="rowBelow_load_91"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1938" st_id="93" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="8" op_0_bw="7">
<![CDATA[
:1321 %rowCenter_load_91 = load i7 %rowCenter_addr_30

]]></Node>
<StgValue><ssdm name="rowCenter_load_91"/></StgValue>
</operation>

<operation id="1939" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1323 %rowCenter_addr_32 = getelementptr i8 %rowCenter, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="rowCenter_addr_32"/></StgValue>
</operation>

<operation id="1940" st_id="93" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="7">
<![CDATA[
:1324 %rowCenter_load_92 = load i7 %rowCenter_addr_32

]]></Node>
<StgValue><ssdm name="rowCenter_load_92"/></StgValue>
</operation>

<operation id="1941" st_id="93" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="7">
<![CDATA[
:1333 %rowAbove_load_91 = load i7 %rowAbove_addr_30

]]></Node>
<StgValue><ssdm name="rowAbove_load_91"/></StgValue>
</operation>

<operation id="1942" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1335 %rowAbove_addr_32 = getelementptr i8 %rowAbove, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="rowAbove_addr_32"/></StgValue>
</operation>

<operation id="1943" st_id="93" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="7">
<![CDATA[
:1336 %rowAbove_load_92 = load i7 %rowAbove_addr_32

]]></Node>
<StgValue><ssdm name="rowAbove_load_92"/></StgValue>
</operation>

<operation id="1944" st_id="93" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="7">
<![CDATA[
:1338 %rowBelow_load_91 = load i7 %rowBelow_addr_30

]]></Node>
<StgValue><ssdm name="rowBelow_load_91"/></StgValue>
</operation>

<operation id="1945" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1340 %rowBelow_addr_32 = getelementptr i8 %rowBelow, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="rowBelow_addr_32"/></StgValue>
</operation>

<operation id="1946" st_id="93" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="7">
<![CDATA[
:1341 %rowBelow_load_92 = load i7 %rowBelow_addr_32

]]></Node>
<StgValue><ssdm name="rowBelow_load_92"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1947" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1315 %shl_ln25_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_90, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_29"/></StgValue>
</operation>

<operation id="1948" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="14" op_0_bw="12">
<![CDATA[
:1316 %zext_ln27_210 = zext i12 %shl_ln25_29

]]></Node>
<StgValue><ssdm name="zext_ln27_210"/></StgValue>
</operation>

<operation id="1949" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="9" op_0_bw="8">
<![CDATA[
:1322 %zext_ln27_213 = zext i8 %rowCenter_load_91

]]></Node>
<StgValue><ssdm name="zext_ln27_213"/></StgValue>
</operation>

<operation id="1950" st_id="94" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="7">
<![CDATA[
:1324 %rowCenter_load_92 = load i7 %rowCenter_addr_32

]]></Node>
<StgValue><ssdm name="rowCenter_load_92"/></StgValue>
</operation>

<operation id="1951" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="9" op_0_bw="8">
<![CDATA[
:1325 %zext_ln27_214 = zext i8 %rowCenter_load_92

]]></Node>
<StgValue><ssdm name="zext_ln27_214"/></StgValue>
</operation>

<operation id="1952" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="10" op_0_bw="9">
<![CDATA[
:1327 %zext_ln27_215 = zext i9 %add_ln27_90

]]></Node>
<StgValue><ssdm name="zext_ln27_215"/></StgValue>
</operation>

<operation id="1953" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1328 %add_ln27_91 = add i9 %zext_ln27_213, i9 %zext_ln27_214

]]></Node>
<StgValue><ssdm name="add_ln27_91"/></StgValue>
</operation>

<operation id="1954" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="10" op_0_bw="9">
<![CDATA[
:1329 %zext_ln27_216 = zext i9 %add_ln27_91

]]></Node>
<StgValue><ssdm name="zext_ln27_216"/></StgValue>
</operation>

<operation id="1955" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1330 %sum_adjacent_30 = add i10 %zext_ln27_216, i10 %zext_ln27_215

]]></Node>
<StgValue><ssdm name="sum_adjacent_30"/></StgValue>
</operation>

<operation id="1956" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1331 %shl_ln28_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_30, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_29"/></StgValue>
</operation>

<operation id="1957" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="14" op_0_bw="13">
<![CDATA[
:1332 %zext_ln30_210 = zext i13 %shl_ln28_29

]]></Node>
<StgValue><ssdm name="zext_ln30_210"/></StgValue>
</operation>

<operation id="1958" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="9" op_0_bw="8">
<![CDATA[
:1334 %zext_ln30_211 = zext i8 %rowAbove_load_91

]]></Node>
<StgValue><ssdm name="zext_ln30_211"/></StgValue>
</operation>

<operation id="1959" st_id="94" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="7">
<![CDATA[
:1336 %rowAbove_load_92 = load i7 %rowAbove_addr_32

]]></Node>
<StgValue><ssdm name="rowAbove_load_92"/></StgValue>
</operation>

<operation id="1960" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="9" op_0_bw="8">
<![CDATA[
:1337 %zext_ln30_212 = zext i8 %rowAbove_load_92

]]></Node>
<StgValue><ssdm name="zext_ln30_212"/></StgValue>
</operation>

<operation id="1961" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="9" op_0_bw="8">
<![CDATA[
:1339 %zext_ln30_213 = zext i8 %rowBelow_load_91

]]></Node>
<StgValue><ssdm name="zext_ln30_213"/></StgValue>
</operation>

<operation id="1962" st_id="94" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="7">
<![CDATA[
:1341 %rowBelow_load_92 = load i7 %rowBelow_addr_32

]]></Node>
<StgValue><ssdm name="rowBelow_load_92"/></StgValue>
</operation>

<operation id="1963" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="9" op_0_bw="8">
<![CDATA[
:1342 %zext_ln30_214 = zext i8 %rowBelow_load_92

]]></Node>
<StgValue><ssdm name="zext_ln30_214"/></StgValue>
</operation>

<operation id="1964" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1343 %add_ln30_90 = add i9 %zext_ln30_212, i9 %zext_ln30_211

]]></Node>
<StgValue><ssdm name="add_ln30_90"/></StgValue>
</operation>

<operation id="1965" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="10" op_0_bw="9">
<![CDATA[
:1344 %zext_ln30_215 = zext i9 %add_ln30_90

]]></Node>
<StgValue><ssdm name="zext_ln30_215"/></StgValue>
</operation>

<operation id="1966" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1345 %add_ln30_91 = add i9 %zext_ln30_213, i9 %zext_ln30_214

]]></Node>
<StgValue><ssdm name="add_ln30_91"/></StgValue>
</operation>

<operation id="1967" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="10" op_0_bw="9">
<![CDATA[
:1346 %zext_ln30_216 = zext i9 %add_ln30_91

]]></Node>
<StgValue><ssdm name="zext_ln30_216"/></StgValue>
</operation>

<operation id="1968" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1347 %sum_diagonal_30 = add i10 %zext_ln30_216, i10 %zext_ln30_215

]]></Node>
<StgValue><ssdm name="sum_diagonal_30"/></StgValue>
</operation>

<operation id="1969" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1348 %shl_ln31_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_30, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_29"/></StgValue>
</operation>

<operation id="1970" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="13" op_0_bw="12">
<![CDATA[
:1349 %zext_ln34_60 = zext i12 %shl_ln31_29

]]></Node>
<StgValue><ssdm name="zext_ln34_60"/></StgValue>
</operation>

<operation id="1971" st_id="94" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1350 %add_ln34_178 = add i14 %zext_ln27_210, i14 %zext_ln30_210

]]></Node>
<StgValue><ssdm name="add_ln34_178"/></StgValue>
</operation>

<operation id="1972" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1351 %add_ln34_179 = add i13 %zext_ln34_60, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_179"/></StgValue>
</operation>

<operation id="1973" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="14" op_0_bw="13">
<![CDATA[
:1352 %zext_ln34_61 = zext i13 %add_ln34_179

]]></Node>
<StgValue><ssdm name="zext_ln34_61"/></StgValue>
</operation>

<operation id="1974" st_id="94" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1353 %add_ln34_30 = add i14 %zext_ln34_61, i14 %add_ln34_178

]]></Node>
<StgValue><ssdm name="add_ln34_30"/></StgValue>
</operation>

<operation id="1975" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1354 %trunc_ln35_29 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_30, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_29"/></StgValue>
</operation>

<operation id="1976" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1355 %outputRow_addr_30 = getelementptr i8 %outputRow, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="outputRow_addr_30"/></StgValue>
</operation>

<operation id="1977" st_id="94" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1356 %store_ln35 = store i8 %trunc_ln35_29, i7 %outputRow_addr_30

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1978" st_id="94" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="7">
<![CDATA[
:1357 %rowCenter_load_93 = load i7 %rowCenter_addr_32

]]></Node>
<StgValue><ssdm name="rowCenter_load_93"/></StgValue>
</operation>

<operation id="1979" st_id="94" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="8" op_0_bw="7">
<![CDATA[
:1360 %rowAbove_load_93 = load i7 %rowAbove_addr_32

]]></Node>
<StgValue><ssdm name="rowAbove_load_93"/></StgValue>
</operation>

<operation id="1980" st_id="94" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="7">
<![CDATA[
:1362 %rowBelow_load_93 = load i7 %rowBelow_addr_32

]]></Node>
<StgValue><ssdm name="rowBelow_load_93"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1981" st_id="95" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="7">
<![CDATA[
:1357 %rowCenter_load_93 = load i7 %rowCenter_addr_32

]]></Node>
<StgValue><ssdm name="rowCenter_load_93"/></StgValue>
</operation>

<operation id="1982" st_id="95" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="8" op_0_bw="7">
<![CDATA[
:1360 %rowAbove_load_93 = load i7 %rowAbove_addr_32

]]></Node>
<StgValue><ssdm name="rowAbove_load_93"/></StgValue>
</operation>

<operation id="1983" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="9" op_0_bw="8">
<![CDATA[
:1361 %zext_ln27_218 = zext i8 %rowAbove_load_93

]]></Node>
<StgValue><ssdm name="zext_ln27_218"/></StgValue>
</operation>

<operation id="1984" st_id="95" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="7">
<![CDATA[
:1362 %rowBelow_load_93 = load i7 %rowBelow_addr_32

]]></Node>
<StgValue><ssdm name="rowBelow_load_93"/></StgValue>
</operation>

<operation id="1985" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="9" op_0_bw="8">
<![CDATA[
:1363 %zext_ln27_219 = zext i8 %rowBelow_load_93

]]></Node>
<StgValue><ssdm name="zext_ln27_219"/></StgValue>
</operation>

<operation id="1986" st_id="95" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="7">
<![CDATA[
:1364 %rowCenter_load_94 = load i7 %rowCenter_addr_31

]]></Node>
<StgValue><ssdm name="rowCenter_load_94"/></StgValue>
</operation>

<operation id="1987" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1369 %add_ln27_93 = add i9 %zext_ln27_219, i9 %zext_ln27_218

]]></Node>
<StgValue><ssdm name="add_ln27_93"/></StgValue>
</operation>

<operation id="1988" st_id="95" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="7">
<![CDATA[
:1376 %rowAbove_load_94 = load i7 %rowAbove_addr_31

]]></Node>
<StgValue><ssdm name="rowAbove_load_94"/></StgValue>
</operation>

<operation id="1989" st_id="95" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="7">
<![CDATA[
:1381 %rowBelow_load_94 = load i7 %rowBelow_addr_31

]]></Node>
<StgValue><ssdm name="rowBelow_load_94"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1990" st_id="96" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="7">
<![CDATA[
:1364 %rowCenter_load_94 = load i7 %rowCenter_addr_31

]]></Node>
<StgValue><ssdm name="rowCenter_load_94"/></StgValue>
</operation>

<operation id="1991" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1366 %rowCenter_addr_33 = getelementptr i8 %rowCenter, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="rowCenter_addr_33"/></StgValue>
</operation>

<operation id="1992" st_id="96" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="7">
<![CDATA[
:1367 %rowCenter_load_95 = load i7 %rowCenter_addr_33

]]></Node>
<StgValue><ssdm name="rowCenter_load_95"/></StgValue>
</operation>

<operation id="1993" st_id="96" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="7">
<![CDATA[
:1376 %rowAbove_load_94 = load i7 %rowAbove_addr_31

]]></Node>
<StgValue><ssdm name="rowAbove_load_94"/></StgValue>
</operation>

<operation id="1994" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1378 %rowAbove_addr_33 = getelementptr i8 %rowAbove, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="rowAbove_addr_33"/></StgValue>
</operation>

<operation id="1995" st_id="96" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="7">
<![CDATA[
:1379 %rowAbove_load_95 = load i7 %rowAbove_addr_33

]]></Node>
<StgValue><ssdm name="rowAbove_load_95"/></StgValue>
</operation>

<operation id="1996" st_id="96" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="7">
<![CDATA[
:1381 %rowBelow_load_94 = load i7 %rowBelow_addr_31

]]></Node>
<StgValue><ssdm name="rowBelow_load_94"/></StgValue>
</operation>

<operation id="1997" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1383 %rowBelow_addr_33 = getelementptr i8 %rowBelow, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="rowBelow_addr_33"/></StgValue>
</operation>

<operation id="1998" st_id="96" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="7">
<![CDATA[
:1384 %rowBelow_load_95 = load i7 %rowBelow_addr_33

]]></Node>
<StgValue><ssdm name="rowBelow_load_95"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1999" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1358 %shl_ln25_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_93, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_30"/></StgValue>
</operation>

<operation id="2000" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="14" op_0_bw="12">
<![CDATA[
:1359 %zext_ln27_217 = zext i12 %shl_ln25_30

]]></Node>
<StgValue><ssdm name="zext_ln27_217"/></StgValue>
</operation>

<operation id="2001" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="9" op_0_bw="8">
<![CDATA[
:1365 %zext_ln27_220 = zext i8 %rowCenter_load_94

]]></Node>
<StgValue><ssdm name="zext_ln27_220"/></StgValue>
</operation>

<operation id="2002" st_id="97" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="7">
<![CDATA[
:1367 %rowCenter_load_95 = load i7 %rowCenter_addr_33

]]></Node>
<StgValue><ssdm name="rowCenter_load_95"/></StgValue>
</operation>

<operation id="2003" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="9" op_0_bw="8">
<![CDATA[
:1368 %zext_ln27_221 = zext i8 %rowCenter_load_95

]]></Node>
<StgValue><ssdm name="zext_ln27_221"/></StgValue>
</operation>

<operation id="2004" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="10" op_0_bw="9">
<![CDATA[
:1370 %zext_ln27_222 = zext i9 %add_ln27_93

]]></Node>
<StgValue><ssdm name="zext_ln27_222"/></StgValue>
</operation>

<operation id="2005" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1371 %add_ln27_94 = add i9 %zext_ln27_220, i9 %zext_ln27_221

]]></Node>
<StgValue><ssdm name="add_ln27_94"/></StgValue>
</operation>

<operation id="2006" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="10" op_0_bw="9">
<![CDATA[
:1372 %zext_ln27_223 = zext i9 %add_ln27_94

]]></Node>
<StgValue><ssdm name="zext_ln27_223"/></StgValue>
</operation>

<operation id="2007" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1373 %sum_adjacent_31 = add i10 %zext_ln27_223, i10 %zext_ln27_222

]]></Node>
<StgValue><ssdm name="sum_adjacent_31"/></StgValue>
</operation>

<operation id="2008" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1374 %shl_ln28_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_31, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_30"/></StgValue>
</operation>

<operation id="2009" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="14" op_0_bw="13">
<![CDATA[
:1375 %zext_ln30_217 = zext i13 %shl_ln28_30

]]></Node>
<StgValue><ssdm name="zext_ln30_217"/></StgValue>
</operation>

<operation id="2010" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="9" op_0_bw="8">
<![CDATA[
:1377 %zext_ln30_218 = zext i8 %rowAbove_load_94

]]></Node>
<StgValue><ssdm name="zext_ln30_218"/></StgValue>
</operation>

<operation id="2011" st_id="97" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="7">
<![CDATA[
:1379 %rowAbove_load_95 = load i7 %rowAbove_addr_33

]]></Node>
<StgValue><ssdm name="rowAbove_load_95"/></StgValue>
</operation>

<operation id="2012" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="9" op_0_bw="8">
<![CDATA[
:1380 %zext_ln30_219 = zext i8 %rowAbove_load_95

]]></Node>
<StgValue><ssdm name="zext_ln30_219"/></StgValue>
</operation>

<operation id="2013" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="9" op_0_bw="8">
<![CDATA[
:1382 %zext_ln30_220 = zext i8 %rowBelow_load_94

]]></Node>
<StgValue><ssdm name="zext_ln30_220"/></StgValue>
</operation>

<operation id="2014" st_id="97" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="7">
<![CDATA[
:1384 %rowBelow_load_95 = load i7 %rowBelow_addr_33

]]></Node>
<StgValue><ssdm name="rowBelow_load_95"/></StgValue>
</operation>

<operation id="2015" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="9" op_0_bw="8">
<![CDATA[
:1385 %zext_ln30_221 = zext i8 %rowBelow_load_95

]]></Node>
<StgValue><ssdm name="zext_ln30_221"/></StgValue>
</operation>

<operation id="2016" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1386 %add_ln30_93 = add i9 %zext_ln30_219, i9 %zext_ln30_218

]]></Node>
<StgValue><ssdm name="add_ln30_93"/></StgValue>
</operation>

<operation id="2017" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="10" op_0_bw="9">
<![CDATA[
:1387 %zext_ln30_222 = zext i9 %add_ln30_93

]]></Node>
<StgValue><ssdm name="zext_ln30_222"/></StgValue>
</operation>

<operation id="2018" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1388 %add_ln30_94 = add i9 %zext_ln30_220, i9 %zext_ln30_221

]]></Node>
<StgValue><ssdm name="add_ln30_94"/></StgValue>
</operation>

<operation id="2019" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="10" op_0_bw="9">
<![CDATA[
:1389 %zext_ln30_223 = zext i9 %add_ln30_94

]]></Node>
<StgValue><ssdm name="zext_ln30_223"/></StgValue>
</operation>

<operation id="2020" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1390 %sum_diagonal_31 = add i10 %zext_ln30_223, i10 %zext_ln30_222

]]></Node>
<StgValue><ssdm name="sum_diagonal_31"/></StgValue>
</operation>

<operation id="2021" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1391 %shl_ln31_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_31, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_30"/></StgValue>
</operation>

<operation id="2022" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="13" op_0_bw="12">
<![CDATA[
:1392 %zext_ln34_62 = zext i12 %shl_ln31_30

]]></Node>
<StgValue><ssdm name="zext_ln34_62"/></StgValue>
</operation>

<operation id="2023" st_id="97" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1393 %add_ln34_180 = add i14 %zext_ln27_217, i14 %zext_ln30_217

]]></Node>
<StgValue><ssdm name="add_ln34_180"/></StgValue>
</operation>

<operation id="2024" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1394 %add_ln34_181 = add i13 %zext_ln34_62, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_181"/></StgValue>
</operation>

<operation id="2025" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="14" op_0_bw="13">
<![CDATA[
:1395 %zext_ln34_63 = zext i13 %add_ln34_181

]]></Node>
<StgValue><ssdm name="zext_ln34_63"/></StgValue>
</operation>

<operation id="2026" st_id="97" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1396 %add_ln34_31 = add i14 %zext_ln34_63, i14 %add_ln34_180

]]></Node>
<StgValue><ssdm name="add_ln34_31"/></StgValue>
</operation>

<operation id="2027" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1397 %trunc_ln35_30 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_31, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_30"/></StgValue>
</operation>

<operation id="2028" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1398 %outputRow_addr_31 = getelementptr i8 %outputRow, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="outputRow_addr_31"/></StgValue>
</operation>

<operation id="2029" st_id="97" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1399 %store_ln35 = store i8 %trunc_ln35_30, i7 %outputRow_addr_31

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2030" st_id="97" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="7">
<![CDATA[
:1400 %rowCenter_load_96 = load i7 %rowCenter_addr_33

]]></Node>
<StgValue><ssdm name="rowCenter_load_96"/></StgValue>
</operation>

<operation id="2031" st_id="97" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="8" op_0_bw="7">
<![CDATA[
:1403 %rowAbove_load_96 = load i7 %rowAbove_addr_33

]]></Node>
<StgValue><ssdm name="rowAbove_load_96"/></StgValue>
</operation>

<operation id="2032" st_id="97" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="8" op_0_bw="7">
<![CDATA[
:1405 %rowBelow_load_96 = load i7 %rowBelow_addr_33

]]></Node>
<StgValue><ssdm name="rowBelow_load_96"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2033" st_id="98" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="7">
<![CDATA[
:1400 %rowCenter_load_96 = load i7 %rowCenter_addr_33

]]></Node>
<StgValue><ssdm name="rowCenter_load_96"/></StgValue>
</operation>

<operation id="2034" st_id="98" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="8" op_0_bw="7">
<![CDATA[
:1403 %rowAbove_load_96 = load i7 %rowAbove_addr_33

]]></Node>
<StgValue><ssdm name="rowAbove_load_96"/></StgValue>
</operation>

<operation id="2035" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="9" op_0_bw="8">
<![CDATA[
:1404 %zext_ln27_225 = zext i8 %rowAbove_load_96

]]></Node>
<StgValue><ssdm name="zext_ln27_225"/></StgValue>
</operation>

<operation id="2036" st_id="98" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="8" op_0_bw="7">
<![CDATA[
:1405 %rowBelow_load_96 = load i7 %rowBelow_addr_33

]]></Node>
<StgValue><ssdm name="rowBelow_load_96"/></StgValue>
</operation>

<operation id="2037" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="9" op_0_bw="8">
<![CDATA[
:1406 %zext_ln27_226 = zext i8 %rowBelow_load_96

]]></Node>
<StgValue><ssdm name="zext_ln27_226"/></StgValue>
</operation>

<operation id="2038" st_id="98" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="8" op_0_bw="7">
<![CDATA[
:1407 %rowCenter_load_97 = load i7 %rowCenter_addr_32

]]></Node>
<StgValue><ssdm name="rowCenter_load_97"/></StgValue>
</operation>

<operation id="2039" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1412 %add_ln27_96 = add i9 %zext_ln27_226, i9 %zext_ln27_225

]]></Node>
<StgValue><ssdm name="add_ln27_96"/></StgValue>
</operation>

<operation id="2040" st_id="98" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="7">
<![CDATA[
:1419 %rowAbove_load_97 = load i7 %rowAbove_addr_32

]]></Node>
<StgValue><ssdm name="rowAbove_load_97"/></StgValue>
</operation>

<operation id="2041" st_id="98" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="8" op_0_bw="7">
<![CDATA[
:1424 %rowBelow_load_97 = load i7 %rowBelow_addr_32

]]></Node>
<StgValue><ssdm name="rowBelow_load_97"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2042" st_id="99" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="8" op_0_bw="7">
<![CDATA[
:1407 %rowCenter_load_97 = load i7 %rowCenter_addr_32

]]></Node>
<StgValue><ssdm name="rowCenter_load_97"/></StgValue>
</operation>

<operation id="2043" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1409 %rowCenter_addr_34 = getelementptr i8 %rowCenter, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="rowCenter_addr_34"/></StgValue>
</operation>

<operation id="2044" st_id="99" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="8" op_0_bw="7">
<![CDATA[
:1410 %rowCenter_load_98 = load i7 %rowCenter_addr_34

]]></Node>
<StgValue><ssdm name="rowCenter_load_98"/></StgValue>
</operation>

<operation id="2045" st_id="99" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="7">
<![CDATA[
:1419 %rowAbove_load_97 = load i7 %rowAbove_addr_32

]]></Node>
<StgValue><ssdm name="rowAbove_load_97"/></StgValue>
</operation>

<operation id="2046" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1421 %rowAbove_addr_34 = getelementptr i8 %rowAbove, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="rowAbove_addr_34"/></StgValue>
</operation>

<operation id="2047" st_id="99" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="8" op_0_bw="7">
<![CDATA[
:1422 %rowAbove_load_98 = load i7 %rowAbove_addr_34

]]></Node>
<StgValue><ssdm name="rowAbove_load_98"/></StgValue>
</operation>

<operation id="2048" st_id="99" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="8" op_0_bw="7">
<![CDATA[
:1424 %rowBelow_load_97 = load i7 %rowBelow_addr_32

]]></Node>
<StgValue><ssdm name="rowBelow_load_97"/></StgValue>
</operation>

<operation id="2049" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1426 %rowBelow_addr_34 = getelementptr i8 %rowBelow, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="rowBelow_addr_34"/></StgValue>
</operation>

<operation id="2050" st_id="99" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="7">
<![CDATA[
:1427 %rowBelow_load_98 = load i7 %rowBelow_addr_34

]]></Node>
<StgValue><ssdm name="rowBelow_load_98"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2051" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1401 %shl_ln25_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_96, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_31"/></StgValue>
</operation>

<operation id="2052" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="14" op_0_bw="12">
<![CDATA[
:1402 %zext_ln27_224 = zext i12 %shl_ln25_31

]]></Node>
<StgValue><ssdm name="zext_ln27_224"/></StgValue>
</operation>

<operation id="2053" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="9" op_0_bw="8">
<![CDATA[
:1408 %zext_ln27_227 = zext i8 %rowCenter_load_97

]]></Node>
<StgValue><ssdm name="zext_ln27_227"/></StgValue>
</operation>

<operation id="2054" st_id="100" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="8" op_0_bw="7">
<![CDATA[
:1410 %rowCenter_load_98 = load i7 %rowCenter_addr_34

]]></Node>
<StgValue><ssdm name="rowCenter_load_98"/></StgValue>
</operation>

<operation id="2055" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="9" op_0_bw="8">
<![CDATA[
:1411 %zext_ln27_228 = zext i8 %rowCenter_load_98

]]></Node>
<StgValue><ssdm name="zext_ln27_228"/></StgValue>
</operation>

<operation id="2056" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="10" op_0_bw="9">
<![CDATA[
:1413 %zext_ln27_229 = zext i9 %add_ln27_96

]]></Node>
<StgValue><ssdm name="zext_ln27_229"/></StgValue>
</operation>

<operation id="2057" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1414 %add_ln27_97 = add i9 %zext_ln27_227, i9 %zext_ln27_228

]]></Node>
<StgValue><ssdm name="add_ln27_97"/></StgValue>
</operation>

<operation id="2058" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="10" op_0_bw="9">
<![CDATA[
:1415 %zext_ln27_230 = zext i9 %add_ln27_97

]]></Node>
<StgValue><ssdm name="zext_ln27_230"/></StgValue>
</operation>

<operation id="2059" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1416 %sum_adjacent_32 = add i10 %zext_ln27_230, i10 %zext_ln27_229

]]></Node>
<StgValue><ssdm name="sum_adjacent_32"/></StgValue>
</operation>

<operation id="2060" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1417 %shl_ln28_31 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_32, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_31"/></StgValue>
</operation>

<operation id="2061" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="14" op_0_bw="13">
<![CDATA[
:1418 %zext_ln30_224 = zext i13 %shl_ln28_31

]]></Node>
<StgValue><ssdm name="zext_ln30_224"/></StgValue>
</operation>

<operation id="2062" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="9" op_0_bw="8">
<![CDATA[
:1420 %zext_ln30_225 = zext i8 %rowAbove_load_97

]]></Node>
<StgValue><ssdm name="zext_ln30_225"/></StgValue>
</operation>

<operation id="2063" st_id="100" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="8" op_0_bw="7">
<![CDATA[
:1422 %rowAbove_load_98 = load i7 %rowAbove_addr_34

]]></Node>
<StgValue><ssdm name="rowAbove_load_98"/></StgValue>
</operation>

<operation id="2064" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="9" op_0_bw="8">
<![CDATA[
:1423 %zext_ln30_226 = zext i8 %rowAbove_load_98

]]></Node>
<StgValue><ssdm name="zext_ln30_226"/></StgValue>
</operation>

<operation id="2065" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="9" op_0_bw="8">
<![CDATA[
:1425 %zext_ln30_227 = zext i8 %rowBelow_load_97

]]></Node>
<StgValue><ssdm name="zext_ln30_227"/></StgValue>
</operation>

<operation id="2066" st_id="100" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="7">
<![CDATA[
:1427 %rowBelow_load_98 = load i7 %rowBelow_addr_34

]]></Node>
<StgValue><ssdm name="rowBelow_load_98"/></StgValue>
</operation>

<operation id="2067" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="9" op_0_bw="8">
<![CDATA[
:1428 %zext_ln30_228 = zext i8 %rowBelow_load_98

]]></Node>
<StgValue><ssdm name="zext_ln30_228"/></StgValue>
</operation>

<operation id="2068" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1429 %add_ln30_96 = add i9 %zext_ln30_226, i9 %zext_ln30_225

]]></Node>
<StgValue><ssdm name="add_ln30_96"/></StgValue>
</operation>

<operation id="2069" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="10" op_0_bw="9">
<![CDATA[
:1430 %zext_ln30_229 = zext i9 %add_ln30_96

]]></Node>
<StgValue><ssdm name="zext_ln30_229"/></StgValue>
</operation>

<operation id="2070" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1431 %add_ln30_97 = add i9 %zext_ln30_227, i9 %zext_ln30_228

]]></Node>
<StgValue><ssdm name="add_ln30_97"/></StgValue>
</operation>

<operation id="2071" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="9">
<![CDATA[
:1432 %zext_ln30_230 = zext i9 %add_ln30_97

]]></Node>
<StgValue><ssdm name="zext_ln30_230"/></StgValue>
</operation>

<operation id="2072" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1433 %sum_diagonal_32 = add i10 %zext_ln30_230, i10 %zext_ln30_229

]]></Node>
<StgValue><ssdm name="sum_diagonal_32"/></StgValue>
</operation>

<operation id="2073" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1434 %shl_ln31_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_32, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_31"/></StgValue>
</operation>

<operation id="2074" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="13" op_0_bw="12">
<![CDATA[
:1435 %zext_ln34_64 = zext i12 %shl_ln31_31

]]></Node>
<StgValue><ssdm name="zext_ln34_64"/></StgValue>
</operation>

<operation id="2075" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1436 %add_ln34_182 = add i14 %zext_ln27_224, i14 %zext_ln30_224

]]></Node>
<StgValue><ssdm name="add_ln34_182"/></StgValue>
</operation>

<operation id="2076" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1437 %add_ln34_183 = add i13 %zext_ln34_64, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_183"/></StgValue>
</operation>

<operation id="2077" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="14" op_0_bw="13">
<![CDATA[
:1438 %zext_ln34_65 = zext i13 %add_ln34_183

]]></Node>
<StgValue><ssdm name="zext_ln34_65"/></StgValue>
</operation>

<operation id="2078" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1439 %add_ln34_32 = add i14 %zext_ln34_65, i14 %add_ln34_182

]]></Node>
<StgValue><ssdm name="add_ln34_32"/></StgValue>
</operation>

<operation id="2079" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1440 %trunc_ln35_31 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_32, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_31"/></StgValue>
</operation>

<operation id="2080" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1441 %outputRow_addr_32 = getelementptr i8 %outputRow, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="outputRow_addr_32"/></StgValue>
</operation>

<operation id="2081" st_id="100" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1442 %store_ln35 = store i8 %trunc_ln35_31, i7 %outputRow_addr_32

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2082" st_id="100" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="7">
<![CDATA[
:1443 %rowCenter_load_99 = load i7 %rowCenter_addr_34

]]></Node>
<StgValue><ssdm name="rowCenter_load_99"/></StgValue>
</operation>

<operation id="2083" st_id="100" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="7">
<![CDATA[
:1446 %rowAbove_load_99 = load i7 %rowAbove_addr_34

]]></Node>
<StgValue><ssdm name="rowAbove_load_99"/></StgValue>
</operation>

<operation id="2084" st_id="100" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="7">
<![CDATA[
:1448 %rowBelow_load_99 = load i7 %rowBelow_addr_34

]]></Node>
<StgValue><ssdm name="rowBelow_load_99"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2085" st_id="101" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="7">
<![CDATA[
:1443 %rowCenter_load_99 = load i7 %rowCenter_addr_34

]]></Node>
<StgValue><ssdm name="rowCenter_load_99"/></StgValue>
</operation>

<operation id="2086" st_id="101" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="7">
<![CDATA[
:1446 %rowAbove_load_99 = load i7 %rowAbove_addr_34

]]></Node>
<StgValue><ssdm name="rowAbove_load_99"/></StgValue>
</operation>

<operation id="2087" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="9" op_0_bw="8">
<![CDATA[
:1447 %zext_ln27_232 = zext i8 %rowAbove_load_99

]]></Node>
<StgValue><ssdm name="zext_ln27_232"/></StgValue>
</operation>

<operation id="2088" st_id="101" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="7">
<![CDATA[
:1448 %rowBelow_load_99 = load i7 %rowBelow_addr_34

]]></Node>
<StgValue><ssdm name="rowBelow_load_99"/></StgValue>
</operation>

<operation id="2089" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="9" op_0_bw="8">
<![CDATA[
:1449 %zext_ln27_233 = zext i8 %rowBelow_load_99

]]></Node>
<StgValue><ssdm name="zext_ln27_233"/></StgValue>
</operation>

<operation id="2090" st_id="101" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="8" op_0_bw="7">
<![CDATA[
:1450 %rowCenter_load_100 = load i7 %rowCenter_addr_33

]]></Node>
<StgValue><ssdm name="rowCenter_load_100"/></StgValue>
</operation>

<operation id="2091" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1455 %add_ln27_99 = add i9 %zext_ln27_233, i9 %zext_ln27_232

]]></Node>
<StgValue><ssdm name="add_ln27_99"/></StgValue>
</operation>

<operation id="2092" st_id="101" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="8" op_0_bw="7">
<![CDATA[
:1462 %rowAbove_load_100 = load i7 %rowAbove_addr_33

]]></Node>
<StgValue><ssdm name="rowAbove_load_100"/></StgValue>
</operation>

<operation id="2093" st_id="101" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="8" op_0_bw="7">
<![CDATA[
:1467 %rowBelow_load_100 = load i7 %rowBelow_addr_33

]]></Node>
<StgValue><ssdm name="rowBelow_load_100"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2094" st_id="102" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="8" op_0_bw="7">
<![CDATA[
:1450 %rowCenter_load_100 = load i7 %rowCenter_addr_33

]]></Node>
<StgValue><ssdm name="rowCenter_load_100"/></StgValue>
</operation>

<operation id="2095" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1452 %rowCenter_addr_35 = getelementptr i8 %rowCenter, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="rowCenter_addr_35"/></StgValue>
</operation>

<operation id="2096" st_id="102" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="7">
<![CDATA[
:1453 %rowCenter_load_101 = load i7 %rowCenter_addr_35

]]></Node>
<StgValue><ssdm name="rowCenter_load_101"/></StgValue>
</operation>

<operation id="2097" st_id="102" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="8" op_0_bw="7">
<![CDATA[
:1462 %rowAbove_load_100 = load i7 %rowAbove_addr_33

]]></Node>
<StgValue><ssdm name="rowAbove_load_100"/></StgValue>
</operation>

<operation id="2098" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1464 %rowAbove_addr_35 = getelementptr i8 %rowAbove, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="rowAbove_addr_35"/></StgValue>
</operation>

<operation id="2099" st_id="102" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="7">
<![CDATA[
:1465 %rowAbove_load_101 = load i7 %rowAbove_addr_35

]]></Node>
<StgValue><ssdm name="rowAbove_load_101"/></StgValue>
</operation>

<operation id="2100" st_id="102" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="8" op_0_bw="7">
<![CDATA[
:1467 %rowBelow_load_100 = load i7 %rowBelow_addr_33

]]></Node>
<StgValue><ssdm name="rowBelow_load_100"/></StgValue>
</operation>

<operation id="2101" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1469 %rowBelow_addr_35 = getelementptr i8 %rowBelow, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="rowBelow_addr_35"/></StgValue>
</operation>

<operation id="2102" st_id="102" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="7">
<![CDATA[
:1470 %rowBelow_load_101 = load i7 %rowBelow_addr_35

]]></Node>
<StgValue><ssdm name="rowBelow_load_101"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2103" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1444 %shl_ln25_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_99, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_32"/></StgValue>
</operation>

<operation id="2104" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="14" op_0_bw="12">
<![CDATA[
:1445 %zext_ln27_231 = zext i12 %shl_ln25_32

]]></Node>
<StgValue><ssdm name="zext_ln27_231"/></StgValue>
</operation>

<operation id="2105" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="9" op_0_bw="8">
<![CDATA[
:1451 %zext_ln27_234 = zext i8 %rowCenter_load_100

]]></Node>
<StgValue><ssdm name="zext_ln27_234"/></StgValue>
</operation>

<operation id="2106" st_id="103" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="7">
<![CDATA[
:1453 %rowCenter_load_101 = load i7 %rowCenter_addr_35

]]></Node>
<StgValue><ssdm name="rowCenter_load_101"/></StgValue>
</operation>

<operation id="2107" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="9" op_0_bw="8">
<![CDATA[
:1454 %zext_ln27_235 = zext i8 %rowCenter_load_101

]]></Node>
<StgValue><ssdm name="zext_ln27_235"/></StgValue>
</operation>

<operation id="2108" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="10" op_0_bw="9">
<![CDATA[
:1456 %zext_ln27_236 = zext i9 %add_ln27_99

]]></Node>
<StgValue><ssdm name="zext_ln27_236"/></StgValue>
</operation>

<operation id="2109" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1457 %add_ln27_100 = add i9 %zext_ln27_234, i9 %zext_ln27_235

]]></Node>
<StgValue><ssdm name="add_ln27_100"/></StgValue>
</operation>

<operation id="2110" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="10" op_0_bw="9">
<![CDATA[
:1458 %zext_ln27_237 = zext i9 %add_ln27_100

]]></Node>
<StgValue><ssdm name="zext_ln27_237"/></StgValue>
</operation>

<operation id="2111" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1459 %sum_adjacent_33 = add i10 %zext_ln27_237, i10 %zext_ln27_236

]]></Node>
<StgValue><ssdm name="sum_adjacent_33"/></StgValue>
</operation>

<operation id="2112" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1460 %shl_ln28_32 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_33, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_32"/></StgValue>
</operation>

<operation id="2113" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="14" op_0_bw="13">
<![CDATA[
:1461 %zext_ln30_231 = zext i13 %shl_ln28_32

]]></Node>
<StgValue><ssdm name="zext_ln30_231"/></StgValue>
</operation>

<operation id="2114" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="9" op_0_bw="8">
<![CDATA[
:1463 %zext_ln30_232 = zext i8 %rowAbove_load_100

]]></Node>
<StgValue><ssdm name="zext_ln30_232"/></StgValue>
</operation>

<operation id="2115" st_id="103" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="7">
<![CDATA[
:1465 %rowAbove_load_101 = load i7 %rowAbove_addr_35

]]></Node>
<StgValue><ssdm name="rowAbove_load_101"/></StgValue>
</operation>

<operation id="2116" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="9" op_0_bw="8">
<![CDATA[
:1466 %zext_ln30_233 = zext i8 %rowAbove_load_101

]]></Node>
<StgValue><ssdm name="zext_ln30_233"/></StgValue>
</operation>

<operation id="2117" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="9" op_0_bw="8">
<![CDATA[
:1468 %zext_ln30_234 = zext i8 %rowBelow_load_100

]]></Node>
<StgValue><ssdm name="zext_ln30_234"/></StgValue>
</operation>

<operation id="2118" st_id="103" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="7">
<![CDATA[
:1470 %rowBelow_load_101 = load i7 %rowBelow_addr_35

]]></Node>
<StgValue><ssdm name="rowBelow_load_101"/></StgValue>
</operation>

<operation id="2119" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="9" op_0_bw="8">
<![CDATA[
:1471 %zext_ln30_235 = zext i8 %rowBelow_load_101

]]></Node>
<StgValue><ssdm name="zext_ln30_235"/></StgValue>
</operation>

<operation id="2120" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1472 %add_ln30_99 = add i9 %zext_ln30_233, i9 %zext_ln30_232

]]></Node>
<StgValue><ssdm name="add_ln30_99"/></StgValue>
</operation>

<operation id="2121" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="10" op_0_bw="9">
<![CDATA[
:1473 %zext_ln30_236 = zext i9 %add_ln30_99

]]></Node>
<StgValue><ssdm name="zext_ln30_236"/></StgValue>
</operation>

<operation id="2122" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1474 %add_ln30_100 = add i9 %zext_ln30_234, i9 %zext_ln30_235

]]></Node>
<StgValue><ssdm name="add_ln30_100"/></StgValue>
</operation>

<operation id="2123" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="10" op_0_bw="9">
<![CDATA[
:1475 %zext_ln30_237 = zext i9 %add_ln30_100

]]></Node>
<StgValue><ssdm name="zext_ln30_237"/></StgValue>
</operation>

<operation id="2124" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1476 %sum_diagonal_33 = add i10 %zext_ln30_237, i10 %zext_ln30_236

]]></Node>
<StgValue><ssdm name="sum_diagonal_33"/></StgValue>
</operation>

<operation id="2125" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1477 %shl_ln31_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_33, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_32"/></StgValue>
</operation>

<operation id="2126" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="13" op_0_bw="12">
<![CDATA[
:1478 %zext_ln34_66 = zext i12 %shl_ln31_32

]]></Node>
<StgValue><ssdm name="zext_ln34_66"/></StgValue>
</operation>

<operation id="2127" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1479 %add_ln34_184 = add i14 %zext_ln27_231, i14 %zext_ln30_231

]]></Node>
<StgValue><ssdm name="add_ln34_184"/></StgValue>
</operation>

<operation id="2128" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1480 %add_ln34_185 = add i13 %zext_ln34_66, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_185"/></StgValue>
</operation>

<operation id="2129" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="14" op_0_bw="13">
<![CDATA[
:1481 %zext_ln34_67 = zext i13 %add_ln34_185

]]></Node>
<StgValue><ssdm name="zext_ln34_67"/></StgValue>
</operation>

<operation id="2130" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1482 %add_ln34_33 = add i14 %zext_ln34_67, i14 %add_ln34_184

]]></Node>
<StgValue><ssdm name="add_ln34_33"/></StgValue>
</operation>

<operation id="2131" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1483 %trunc_ln35_32 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_33, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_32"/></StgValue>
</operation>

<operation id="2132" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1484 %outputRow_addr_33 = getelementptr i8 %outputRow, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="outputRow_addr_33"/></StgValue>
</operation>

<operation id="2133" st_id="103" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1485 %store_ln35 = store i8 %trunc_ln35_32, i7 %outputRow_addr_33

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2134" st_id="103" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="7">
<![CDATA[
:1486 %rowCenter_load_102 = load i7 %rowCenter_addr_35

]]></Node>
<StgValue><ssdm name="rowCenter_load_102"/></StgValue>
</operation>

<operation id="2135" st_id="103" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="7">
<![CDATA[
:1489 %rowAbove_load_102 = load i7 %rowAbove_addr_35

]]></Node>
<StgValue><ssdm name="rowAbove_load_102"/></StgValue>
</operation>

<operation id="2136" st_id="103" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="8" op_0_bw="7">
<![CDATA[
:1491 %rowBelow_load_102 = load i7 %rowBelow_addr_35

]]></Node>
<StgValue><ssdm name="rowBelow_load_102"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2137" st_id="104" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="7">
<![CDATA[
:1486 %rowCenter_load_102 = load i7 %rowCenter_addr_35

]]></Node>
<StgValue><ssdm name="rowCenter_load_102"/></StgValue>
</operation>

<operation id="2138" st_id="104" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="7">
<![CDATA[
:1489 %rowAbove_load_102 = load i7 %rowAbove_addr_35

]]></Node>
<StgValue><ssdm name="rowAbove_load_102"/></StgValue>
</operation>

<operation id="2139" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="9" op_0_bw="8">
<![CDATA[
:1490 %zext_ln27_239 = zext i8 %rowAbove_load_102

]]></Node>
<StgValue><ssdm name="zext_ln27_239"/></StgValue>
</operation>

<operation id="2140" st_id="104" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="8" op_0_bw="7">
<![CDATA[
:1491 %rowBelow_load_102 = load i7 %rowBelow_addr_35

]]></Node>
<StgValue><ssdm name="rowBelow_load_102"/></StgValue>
</operation>

<operation id="2141" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="9" op_0_bw="8">
<![CDATA[
:1492 %zext_ln27_240 = zext i8 %rowBelow_load_102

]]></Node>
<StgValue><ssdm name="zext_ln27_240"/></StgValue>
</operation>

<operation id="2142" st_id="104" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="8" op_0_bw="7">
<![CDATA[
:1493 %rowCenter_load_103 = load i7 %rowCenter_addr_34

]]></Node>
<StgValue><ssdm name="rowCenter_load_103"/></StgValue>
</operation>

<operation id="2143" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1498 %add_ln27_102 = add i9 %zext_ln27_240, i9 %zext_ln27_239

]]></Node>
<StgValue><ssdm name="add_ln27_102"/></StgValue>
</operation>

<operation id="2144" st_id="104" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="8" op_0_bw="7">
<![CDATA[
:1505 %rowAbove_load_103 = load i7 %rowAbove_addr_34

]]></Node>
<StgValue><ssdm name="rowAbove_load_103"/></StgValue>
</operation>

<operation id="2145" st_id="104" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="8" op_0_bw="7">
<![CDATA[
:1510 %rowBelow_load_103 = load i7 %rowBelow_addr_34

]]></Node>
<StgValue><ssdm name="rowBelow_load_103"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2146" st_id="105" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="8" op_0_bw="7">
<![CDATA[
:1493 %rowCenter_load_103 = load i7 %rowCenter_addr_34

]]></Node>
<StgValue><ssdm name="rowCenter_load_103"/></StgValue>
</operation>

<operation id="2147" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1495 %rowCenter_addr_36 = getelementptr i8 %rowCenter, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="rowCenter_addr_36"/></StgValue>
</operation>

<operation id="2148" st_id="105" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="7">
<![CDATA[
:1496 %rowCenter_load_104 = load i7 %rowCenter_addr_36

]]></Node>
<StgValue><ssdm name="rowCenter_load_104"/></StgValue>
</operation>

<operation id="2149" st_id="105" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="8" op_0_bw="7">
<![CDATA[
:1505 %rowAbove_load_103 = load i7 %rowAbove_addr_34

]]></Node>
<StgValue><ssdm name="rowAbove_load_103"/></StgValue>
</operation>

<operation id="2150" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1507 %rowAbove_addr_36 = getelementptr i8 %rowAbove, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="rowAbove_addr_36"/></StgValue>
</operation>

<operation id="2151" st_id="105" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="7">
<![CDATA[
:1508 %rowAbove_load_104 = load i7 %rowAbove_addr_36

]]></Node>
<StgValue><ssdm name="rowAbove_load_104"/></StgValue>
</operation>

<operation id="2152" st_id="105" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="8" op_0_bw="7">
<![CDATA[
:1510 %rowBelow_load_103 = load i7 %rowBelow_addr_34

]]></Node>
<StgValue><ssdm name="rowBelow_load_103"/></StgValue>
</operation>

<operation id="2153" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1512 %rowBelow_addr_36 = getelementptr i8 %rowBelow, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="rowBelow_addr_36"/></StgValue>
</operation>

<operation id="2154" st_id="105" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="7">
<![CDATA[
:1513 %rowBelow_load_104 = load i7 %rowBelow_addr_36

]]></Node>
<StgValue><ssdm name="rowBelow_load_104"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2155" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1487 %shl_ln25_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_102, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_33"/></StgValue>
</operation>

<operation id="2156" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="14" op_0_bw="12">
<![CDATA[
:1488 %zext_ln27_238 = zext i12 %shl_ln25_33

]]></Node>
<StgValue><ssdm name="zext_ln27_238"/></StgValue>
</operation>

<operation id="2157" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="9" op_0_bw="8">
<![CDATA[
:1494 %zext_ln27_241 = zext i8 %rowCenter_load_103

]]></Node>
<StgValue><ssdm name="zext_ln27_241"/></StgValue>
</operation>

<operation id="2158" st_id="106" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="7">
<![CDATA[
:1496 %rowCenter_load_104 = load i7 %rowCenter_addr_36

]]></Node>
<StgValue><ssdm name="rowCenter_load_104"/></StgValue>
</operation>

<operation id="2159" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="9" op_0_bw="8">
<![CDATA[
:1497 %zext_ln27_242 = zext i8 %rowCenter_load_104

]]></Node>
<StgValue><ssdm name="zext_ln27_242"/></StgValue>
</operation>

<operation id="2160" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="10" op_0_bw="9">
<![CDATA[
:1499 %zext_ln27_243 = zext i9 %add_ln27_102

]]></Node>
<StgValue><ssdm name="zext_ln27_243"/></StgValue>
</operation>

<operation id="2161" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1500 %add_ln27_103 = add i9 %zext_ln27_241, i9 %zext_ln27_242

]]></Node>
<StgValue><ssdm name="add_ln27_103"/></StgValue>
</operation>

<operation id="2162" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="10" op_0_bw="9">
<![CDATA[
:1501 %zext_ln27_244 = zext i9 %add_ln27_103

]]></Node>
<StgValue><ssdm name="zext_ln27_244"/></StgValue>
</operation>

<operation id="2163" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1502 %sum_adjacent_34 = add i10 %zext_ln27_244, i10 %zext_ln27_243

]]></Node>
<StgValue><ssdm name="sum_adjacent_34"/></StgValue>
</operation>

<operation id="2164" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1503 %shl_ln28_33 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_34, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_33"/></StgValue>
</operation>

<operation id="2165" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="14" op_0_bw="13">
<![CDATA[
:1504 %zext_ln30_238 = zext i13 %shl_ln28_33

]]></Node>
<StgValue><ssdm name="zext_ln30_238"/></StgValue>
</operation>

<operation id="2166" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="9" op_0_bw="8">
<![CDATA[
:1506 %zext_ln30_239 = zext i8 %rowAbove_load_103

]]></Node>
<StgValue><ssdm name="zext_ln30_239"/></StgValue>
</operation>

<operation id="2167" st_id="106" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="7">
<![CDATA[
:1508 %rowAbove_load_104 = load i7 %rowAbove_addr_36

]]></Node>
<StgValue><ssdm name="rowAbove_load_104"/></StgValue>
</operation>

<operation id="2168" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="9" op_0_bw="8">
<![CDATA[
:1509 %zext_ln30_240 = zext i8 %rowAbove_load_104

]]></Node>
<StgValue><ssdm name="zext_ln30_240"/></StgValue>
</operation>

<operation id="2169" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="9" op_0_bw="8">
<![CDATA[
:1511 %zext_ln30_241 = zext i8 %rowBelow_load_103

]]></Node>
<StgValue><ssdm name="zext_ln30_241"/></StgValue>
</operation>

<operation id="2170" st_id="106" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="7">
<![CDATA[
:1513 %rowBelow_load_104 = load i7 %rowBelow_addr_36

]]></Node>
<StgValue><ssdm name="rowBelow_load_104"/></StgValue>
</operation>

<operation id="2171" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="9" op_0_bw="8">
<![CDATA[
:1514 %zext_ln30_242 = zext i8 %rowBelow_load_104

]]></Node>
<StgValue><ssdm name="zext_ln30_242"/></StgValue>
</operation>

<operation id="2172" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1515 %add_ln30_102 = add i9 %zext_ln30_240, i9 %zext_ln30_239

]]></Node>
<StgValue><ssdm name="add_ln30_102"/></StgValue>
</operation>

<operation id="2173" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="10" op_0_bw="9">
<![CDATA[
:1516 %zext_ln30_243 = zext i9 %add_ln30_102

]]></Node>
<StgValue><ssdm name="zext_ln30_243"/></StgValue>
</operation>

<operation id="2174" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1517 %add_ln30_103 = add i9 %zext_ln30_241, i9 %zext_ln30_242

]]></Node>
<StgValue><ssdm name="add_ln30_103"/></StgValue>
</operation>

<operation id="2175" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="10" op_0_bw="9">
<![CDATA[
:1518 %zext_ln30_244 = zext i9 %add_ln30_103

]]></Node>
<StgValue><ssdm name="zext_ln30_244"/></StgValue>
</operation>

<operation id="2176" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1519 %sum_diagonal_34 = add i10 %zext_ln30_244, i10 %zext_ln30_243

]]></Node>
<StgValue><ssdm name="sum_diagonal_34"/></StgValue>
</operation>

<operation id="2177" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1520 %shl_ln31_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_34, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_33"/></StgValue>
</operation>

<operation id="2178" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="13" op_0_bw="12">
<![CDATA[
:1521 %zext_ln34_68 = zext i12 %shl_ln31_33

]]></Node>
<StgValue><ssdm name="zext_ln34_68"/></StgValue>
</operation>

<operation id="2179" st_id="106" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1522 %add_ln34_186 = add i14 %zext_ln27_238, i14 %zext_ln30_238

]]></Node>
<StgValue><ssdm name="add_ln34_186"/></StgValue>
</operation>

<operation id="2180" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1523 %add_ln34_187 = add i13 %zext_ln34_68, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_187"/></StgValue>
</operation>

<operation id="2181" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="14" op_0_bw="13">
<![CDATA[
:1524 %zext_ln34_69 = zext i13 %add_ln34_187

]]></Node>
<StgValue><ssdm name="zext_ln34_69"/></StgValue>
</operation>

<operation id="2182" st_id="106" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1525 %add_ln34_34 = add i14 %zext_ln34_69, i14 %add_ln34_186

]]></Node>
<StgValue><ssdm name="add_ln34_34"/></StgValue>
</operation>

<operation id="2183" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1526 %trunc_ln35_33 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_34, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_33"/></StgValue>
</operation>

<operation id="2184" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1527 %outputRow_addr_34 = getelementptr i8 %outputRow, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="outputRow_addr_34"/></StgValue>
</operation>

<operation id="2185" st_id="106" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1528 %store_ln35 = store i8 %trunc_ln35_33, i7 %outputRow_addr_34

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2186" st_id="106" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="7">
<![CDATA[
:1529 %rowCenter_load_105 = load i7 %rowCenter_addr_36

]]></Node>
<StgValue><ssdm name="rowCenter_load_105"/></StgValue>
</operation>

<operation id="2187" st_id="106" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="8" op_0_bw="7">
<![CDATA[
:1532 %rowAbove_load_105 = load i7 %rowAbove_addr_36

]]></Node>
<StgValue><ssdm name="rowAbove_load_105"/></StgValue>
</operation>

<operation id="2188" st_id="106" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="7">
<![CDATA[
:1534 %rowBelow_load_105 = load i7 %rowBelow_addr_36

]]></Node>
<StgValue><ssdm name="rowBelow_load_105"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2189" st_id="107" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="7">
<![CDATA[
:1529 %rowCenter_load_105 = load i7 %rowCenter_addr_36

]]></Node>
<StgValue><ssdm name="rowCenter_load_105"/></StgValue>
</operation>

<operation id="2190" st_id="107" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="8" op_0_bw="7">
<![CDATA[
:1532 %rowAbove_load_105 = load i7 %rowAbove_addr_36

]]></Node>
<StgValue><ssdm name="rowAbove_load_105"/></StgValue>
</operation>

<operation id="2191" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="9" op_0_bw="8">
<![CDATA[
:1533 %zext_ln27_246 = zext i8 %rowAbove_load_105

]]></Node>
<StgValue><ssdm name="zext_ln27_246"/></StgValue>
</operation>

<operation id="2192" st_id="107" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="7">
<![CDATA[
:1534 %rowBelow_load_105 = load i7 %rowBelow_addr_36

]]></Node>
<StgValue><ssdm name="rowBelow_load_105"/></StgValue>
</operation>

<operation id="2193" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="9" op_0_bw="8">
<![CDATA[
:1535 %zext_ln27_247 = zext i8 %rowBelow_load_105

]]></Node>
<StgValue><ssdm name="zext_ln27_247"/></StgValue>
</operation>

<operation id="2194" st_id="107" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="8" op_0_bw="7">
<![CDATA[
:1536 %rowCenter_load_106 = load i7 %rowCenter_addr_35

]]></Node>
<StgValue><ssdm name="rowCenter_load_106"/></StgValue>
</operation>

<operation id="2195" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1541 %add_ln27_105 = add i9 %zext_ln27_247, i9 %zext_ln27_246

]]></Node>
<StgValue><ssdm name="add_ln27_105"/></StgValue>
</operation>

<operation id="2196" st_id="107" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="8" op_0_bw="7">
<![CDATA[
:1548 %rowAbove_load_106 = load i7 %rowAbove_addr_35

]]></Node>
<StgValue><ssdm name="rowAbove_load_106"/></StgValue>
</operation>

<operation id="2197" st_id="107" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="8" op_0_bw="7">
<![CDATA[
:1553 %rowBelow_load_106 = load i7 %rowBelow_addr_35

]]></Node>
<StgValue><ssdm name="rowBelow_load_106"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2198" st_id="108" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="8" op_0_bw="7">
<![CDATA[
:1536 %rowCenter_load_106 = load i7 %rowCenter_addr_35

]]></Node>
<StgValue><ssdm name="rowCenter_load_106"/></StgValue>
</operation>

<operation id="2199" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1538 %rowCenter_addr_37 = getelementptr i8 %rowCenter, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="rowCenter_addr_37"/></StgValue>
</operation>

<operation id="2200" st_id="108" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="8" op_0_bw="7">
<![CDATA[
:1539 %rowCenter_load_107 = load i7 %rowCenter_addr_37

]]></Node>
<StgValue><ssdm name="rowCenter_load_107"/></StgValue>
</operation>

<operation id="2201" st_id="108" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="8" op_0_bw="7">
<![CDATA[
:1548 %rowAbove_load_106 = load i7 %rowAbove_addr_35

]]></Node>
<StgValue><ssdm name="rowAbove_load_106"/></StgValue>
</operation>

<operation id="2202" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1550 %rowAbove_addr_37 = getelementptr i8 %rowAbove, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="rowAbove_addr_37"/></StgValue>
</operation>

<operation id="2203" st_id="108" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="8" op_0_bw="7">
<![CDATA[
:1551 %rowAbove_load_107 = load i7 %rowAbove_addr_37

]]></Node>
<StgValue><ssdm name="rowAbove_load_107"/></StgValue>
</operation>

<operation id="2204" st_id="108" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="8" op_0_bw="7">
<![CDATA[
:1553 %rowBelow_load_106 = load i7 %rowBelow_addr_35

]]></Node>
<StgValue><ssdm name="rowBelow_load_106"/></StgValue>
</operation>

<operation id="2205" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1555 %rowBelow_addr_37 = getelementptr i8 %rowBelow, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="rowBelow_addr_37"/></StgValue>
</operation>

<operation id="2206" st_id="108" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="8" op_0_bw="7">
<![CDATA[
:1556 %rowBelow_load_107 = load i7 %rowBelow_addr_37

]]></Node>
<StgValue><ssdm name="rowBelow_load_107"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2207" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1530 %shl_ln25_34 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_105, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_34"/></StgValue>
</operation>

<operation id="2208" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="14" op_0_bw="12">
<![CDATA[
:1531 %zext_ln27_245 = zext i12 %shl_ln25_34

]]></Node>
<StgValue><ssdm name="zext_ln27_245"/></StgValue>
</operation>

<operation id="2209" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="9" op_0_bw="8">
<![CDATA[
:1537 %zext_ln27_248 = zext i8 %rowCenter_load_106

]]></Node>
<StgValue><ssdm name="zext_ln27_248"/></StgValue>
</operation>

<operation id="2210" st_id="109" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="8" op_0_bw="7">
<![CDATA[
:1539 %rowCenter_load_107 = load i7 %rowCenter_addr_37

]]></Node>
<StgValue><ssdm name="rowCenter_load_107"/></StgValue>
</operation>

<operation id="2211" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="9" op_0_bw="8">
<![CDATA[
:1540 %zext_ln27_249 = zext i8 %rowCenter_load_107

]]></Node>
<StgValue><ssdm name="zext_ln27_249"/></StgValue>
</operation>

<operation id="2212" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="10" op_0_bw="9">
<![CDATA[
:1542 %zext_ln27_250 = zext i9 %add_ln27_105

]]></Node>
<StgValue><ssdm name="zext_ln27_250"/></StgValue>
</operation>

<operation id="2213" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1543 %add_ln27_106 = add i9 %zext_ln27_248, i9 %zext_ln27_249

]]></Node>
<StgValue><ssdm name="add_ln27_106"/></StgValue>
</operation>

<operation id="2214" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="10" op_0_bw="9">
<![CDATA[
:1544 %zext_ln27_251 = zext i9 %add_ln27_106

]]></Node>
<StgValue><ssdm name="zext_ln27_251"/></StgValue>
</operation>

<operation id="2215" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1545 %sum_adjacent_35 = add i10 %zext_ln27_251, i10 %zext_ln27_250

]]></Node>
<StgValue><ssdm name="sum_adjacent_35"/></StgValue>
</operation>

<operation id="2216" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1546 %shl_ln28_34 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_35, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_34"/></StgValue>
</operation>

<operation id="2217" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="14" op_0_bw="13">
<![CDATA[
:1547 %zext_ln30_245 = zext i13 %shl_ln28_34

]]></Node>
<StgValue><ssdm name="zext_ln30_245"/></StgValue>
</operation>

<operation id="2218" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="9" op_0_bw="8">
<![CDATA[
:1549 %zext_ln30_246 = zext i8 %rowAbove_load_106

]]></Node>
<StgValue><ssdm name="zext_ln30_246"/></StgValue>
</operation>

<operation id="2219" st_id="109" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="8" op_0_bw="7">
<![CDATA[
:1551 %rowAbove_load_107 = load i7 %rowAbove_addr_37

]]></Node>
<StgValue><ssdm name="rowAbove_load_107"/></StgValue>
</operation>

<operation id="2220" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="9" op_0_bw="8">
<![CDATA[
:1552 %zext_ln30_247 = zext i8 %rowAbove_load_107

]]></Node>
<StgValue><ssdm name="zext_ln30_247"/></StgValue>
</operation>

<operation id="2221" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="9" op_0_bw="8">
<![CDATA[
:1554 %zext_ln30_248 = zext i8 %rowBelow_load_106

]]></Node>
<StgValue><ssdm name="zext_ln30_248"/></StgValue>
</operation>

<operation id="2222" st_id="109" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="8" op_0_bw="7">
<![CDATA[
:1556 %rowBelow_load_107 = load i7 %rowBelow_addr_37

]]></Node>
<StgValue><ssdm name="rowBelow_load_107"/></StgValue>
</operation>

<operation id="2223" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="9" op_0_bw="8">
<![CDATA[
:1557 %zext_ln30_249 = zext i8 %rowBelow_load_107

]]></Node>
<StgValue><ssdm name="zext_ln30_249"/></StgValue>
</operation>

<operation id="2224" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1558 %add_ln30_105 = add i9 %zext_ln30_247, i9 %zext_ln30_246

]]></Node>
<StgValue><ssdm name="add_ln30_105"/></StgValue>
</operation>

<operation id="2225" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="10" op_0_bw="9">
<![CDATA[
:1559 %zext_ln30_250 = zext i9 %add_ln30_105

]]></Node>
<StgValue><ssdm name="zext_ln30_250"/></StgValue>
</operation>

<operation id="2226" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1560 %add_ln30_106 = add i9 %zext_ln30_248, i9 %zext_ln30_249

]]></Node>
<StgValue><ssdm name="add_ln30_106"/></StgValue>
</operation>

<operation id="2227" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="10" op_0_bw="9">
<![CDATA[
:1561 %zext_ln30_251 = zext i9 %add_ln30_106

]]></Node>
<StgValue><ssdm name="zext_ln30_251"/></StgValue>
</operation>

<operation id="2228" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1562 %sum_diagonal_35 = add i10 %zext_ln30_251, i10 %zext_ln30_250

]]></Node>
<StgValue><ssdm name="sum_diagonal_35"/></StgValue>
</operation>

<operation id="2229" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1563 %shl_ln31_34 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_35, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_34"/></StgValue>
</operation>

<operation id="2230" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="13" op_0_bw="12">
<![CDATA[
:1564 %zext_ln34_70 = zext i12 %shl_ln31_34

]]></Node>
<StgValue><ssdm name="zext_ln34_70"/></StgValue>
</operation>

<operation id="2231" st_id="109" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1565 %add_ln34_188 = add i14 %zext_ln27_245, i14 %zext_ln30_245

]]></Node>
<StgValue><ssdm name="add_ln34_188"/></StgValue>
</operation>

<operation id="2232" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1566 %add_ln34_189 = add i13 %zext_ln34_70, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_189"/></StgValue>
</operation>

<operation id="2233" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="14" op_0_bw="13">
<![CDATA[
:1567 %zext_ln34_71 = zext i13 %add_ln34_189

]]></Node>
<StgValue><ssdm name="zext_ln34_71"/></StgValue>
</operation>

<operation id="2234" st_id="109" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1568 %add_ln34_35 = add i14 %zext_ln34_71, i14 %add_ln34_188

]]></Node>
<StgValue><ssdm name="add_ln34_35"/></StgValue>
</operation>

<operation id="2235" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1569 %trunc_ln35_34 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_35, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_34"/></StgValue>
</operation>

<operation id="2236" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1570 %outputRow_addr_35 = getelementptr i8 %outputRow, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="outputRow_addr_35"/></StgValue>
</operation>

<operation id="2237" st_id="109" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1571 %store_ln35 = store i8 %trunc_ln35_34, i7 %outputRow_addr_35

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2238" st_id="109" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="8" op_0_bw="7">
<![CDATA[
:1572 %rowCenter_load_108 = load i7 %rowCenter_addr_37

]]></Node>
<StgValue><ssdm name="rowCenter_load_108"/></StgValue>
</operation>

<operation id="2239" st_id="109" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="8" op_0_bw="7">
<![CDATA[
:1575 %rowAbove_load_108 = load i7 %rowAbove_addr_37

]]></Node>
<StgValue><ssdm name="rowAbove_load_108"/></StgValue>
</operation>

<operation id="2240" st_id="109" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="8" op_0_bw="7">
<![CDATA[
:1577 %rowBelow_load_108 = load i7 %rowBelow_addr_37

]]></Node>
<StgValue><ssdm name="rowBelow_load_108"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2241" st_id="110" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="8" op_0_bw="7">
<![CDATA[
:1572 %rowCenter_load_108 = load i7 %rowCenter_addr_37

]]></Node>
<StgValue><ssdm name="rowCenter_load_108"/></StgValue>
</operation>

<operation id="2242" st_id="110" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="8" op_0_bw="7">
<![CDATA[
:1575 %rowAbove_load_108 = load i7 %rowAbove_addr_37

]]></Node>
<StgValue><ssdm name="rowAbove_load_108"/></StgValue>
</operation>

<operation id="2243" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="9" op_0_bw="8">
<![CDATA[
:1576 %zext_ln27_253 = zext i8 %rowAbove_load_108

]]></Node>
<StgValue><ssdm name="zext_ln27_253"/></StgValue>
</operation>

<operation id="2244" st_id="110" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="8" op_0_bw="7">
<![CDATA[
:1577 %rowBelow_load_108 = load i7 %rowBelow_addr_37

]]></Node>
<StgValue><ssdm name="rowBelow_load_108"/></StgValue>
</operation>

<operation id="2245" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="9" op_0_bw="8">
<![CDATA[
:1578 %zext_ln27_254 = zext i8 %rowBelow_load_108

]]></Node>
<StgValue><ssdm name="zext_ln27_254"/></StgValue>
</operation>

<operation id="2246" st_id="110" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="8" op_0_bw="7">
<![CDATA[
:1579 %rowCenter_load_109 = load i7 %rowCenter_addr_36

]]></Node>
<StgValue><ssdm name="rowCenter_load_109"/></StgValue>
</operation>

<operation id="2247" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1584 %add_ln27_108 = add i9 %zext_ln27_254, i9 %zext_ln27_253

]]></Node>
<StgValue><ssdm name="add_ln27_108"/></StgValue>
</operation>

<operation id="2248" st_id="110" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="7">
<![CDATA[
:1591 %rowAbove_load_109 = load i7 %rowAbove_addr_36

]]></Node>
<StgValue><ssdm name="rowAbove_load_109"/></StgValue>
</operation>

<operation id="2249" st_id="110" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="7">
<![CDATA[
:1596 %rowBelow_load_109 = load i7 %rowBelow_addr_36

]]></Node>
<StgValue><ssdm name="rowBelow_load_109"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2250" st_id="111" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="8" op_0_bw="7">
<![CDATA[
:1579 %rowCenter_load_109 = load i7 %rowCenter_addr_36

]]></Node>
<StgValue><ssdm name="rowCenter_load_109"/></StgValue>
</operation>

<operation id="2251" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1581 %rowCenter_addr_38 = getelementptr i8 %rowCenter, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="rowCenter_addr_38"/></StgValue>
</operation>

<operation id="2252" st_id="111" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="8" op_0_bw="7">
<![CDATA[
:1582 %rowCenter_load_110 = load i7 %rowCenter_addr_38

]]></Node>
<StgValue><ssdm name="rowCenter_load_110"/></StgValue>
</operation>

<operation id="2253" st_id="111" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="7">
<![CDATA[
:1591 %rowAbove_load_109 = load i7 %rowAbove_addr_36

]]></Node>
<StgValue><ssdm name="rowAbove_load_109"/></StgValue>
</operation>

<operation id="2254" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1593 %rowAbove_addr_38 = getelementptr i8 %rowAbove, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="rowAbove_addr_38"/></StgValue>
</operation>

<operation id="2255" st_id="111" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="8" op_0_bw="7">
<![CDATA[
:1594 %rowAbove_load_110 = load i7 %rowAbove_addr_38

]]></Node>
<StgValue><ssdm name="rowAbove_load_110"/></StgValue>
</operation>

<operation id="2256" st_id="111" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="7">
<![CDATA[
:1596 %rowBelow_load_109 = load i7 %rowBelow_addr_36

]]></Node>
<StgValue><ssdm name="rowBelow_load_109"/></StgValue>
</operation>

<operation id="2257" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1598 %rowBelow_addr_38 = getelementptr i8 %rowBelow, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="rowBelow_addr_38"/></StgValue>
</operation>

<operation id="2258" st_id="111" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="7">
<![CDATA[
:1599 %rowBelow_load_110 = load i7 %rowBelow_addr_38

]]></Node>
<StgValue><ssdm name="rowBelow_load_110"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2259" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1573 %shl_ln25_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_108, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_35"/></StgValue>
</operation>

<operation id="2260" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="14" op_0_bw="12">
<![CDATA[
:1574 %zext_ln27_252 = zext i12 %shl_ln25_35

]]></Node>
<StgValue><ssdm name="zext_ln27_252"/></StgValue>
</operation>

<operation id="2261" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="9" op_0_bw="8">
<![CDATA[
:1580 %zext_ln27_255 = zext i8 %rowCenter_load_109

]]></Node>
<StgValue><ssdm name="zext_ln27_255"/></StgValue>
</operation>

<operation id="2262" st_id="112" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="8" op_0_bw="7">
<![CDATA[
:1582 %rowCenter_load_110 = load i7 %rowCenter_addr_38

]]></Node>
<StgValue><ssdm name="rowCenter_load_110"/></StgValue>
</operation>

<operation id="2263" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="9" op_0_bw="8">
<![CDATA[
:1583 %zext_ln27_256 = zext i8 %rowCenter_load_110

]]></Node>
<StgValue><ssdm name="zext_ln27_256"/></StgValue>
</operation>

<operation id="2264" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="10" op_0_bw="9">
<![CDATA[
:1585 %zext_ln27_257 = zext i9 %add_ln27_108

]]></Node>
<StgValue><ssdm name="zext_ln27_257"/></StgValue>
</operation>

<operation id="2265" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1586 %add_ln27_109 = add i9 %zext_ln27_255, i9 %zext_ln27_256

]]></Node>
<StgValue><ssdm name="add_ln27_109"/></StgValue>
</operation>

<operation id="2266" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="10" op_0_bw="9">
<![CDATA[
:1587 %zext_ln27_258 = zext i9 %add_ln27_109

]]></Node>
<StgValue><ssdm name="zext_ln27_258"/></StgValue>
</operation>

<operation id="2267" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1588 %sum_adjacent_36 = add i10 %zext_ln27_258, i10 %zext_ln27_257

]]></Node>
<StgValue><ssdm name="sum_adjacent_36"/></StgValue>
</operation>

<operation id="2268" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1589 %shl_ln28_35 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_36, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_35"/></StgValue>
</operation>

<operation id="2269" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="14" op_0_bw="13">
<![CDATA[
:1590 %zext_ln30_252 = zext i13 %shl_ln28_35

]]></Node>
<StgValue><ssdm name="zext_ln30_252"/></StgValue>
</operation>

<operation id="2270" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="9" op_0_bw="8">
<![CDATA[
:1592 %zext_ln30_253 = zext i8 %rowAbove_load_109

]]></Node>
<StgValue><ssdm name="zext_ln30_253"/></StgValue>
</operation>

<operation id="2271" st_id="112" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="8" op_0_bw="7">
<![CDATA[
:1594 %rowAbove_load_110 = load i7 %rowAbove_addr_38

]]></Node>
<StgValue><ssdm name="rowAbove_load_110"/></StgValue>
</operation>

<operation id="2272" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="9" op_0_bw="8">
<![CDATA[
:1595 %zext_ln30_254 = zext i8 %rowAbove_load_110

]]></Node>
<StgValue><ssdm name="zext_ln30_254"/></StgValue>
</operation>

<operation id="2273" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="9" op_0_bw="8">
<![CDATA[
:1597 %zext_ln30_255 = zext i8 %rowBelow_load_109

]]></Node>
<StgValue><ssdm name="zext_ln30_255"/></StgValue>
</operation>

<operation id="2274" st_id="112" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="7">
<![CDATA[
:1599 %rowBelow_load_110 = load i7 %rowBelow_addr_38

]]></Node>
<StgValue><ssdm name="rowBelow_load_110"/></StgValue>
</operation>

<operation id="2275" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="9" op_0_bw="8">
<![CDATA[
:1600 %zext_ln30_256 = zext i8 %rowBelow_load_110

]]></Node>
<StgValue><ssdm name="zext_ln30_256"/></StgValue>
</operation>

<operation id="2276" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1601 %add_ln30_108 = add i9 %zext_ln30_254, i9 %zext_ln30_253

]]></Node>
<StgValue><ssdm name="add_ln30_108"/></StgValue>
</operation>

<operation id="2277" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="10" op_0_bw="9">
<![CDATA[
:1602 %zext_ln30_257 = zext i9 %add_ln30_108

]]></Node>
<StgValue><ssdm name="zext_ln30_257"/></StgValue>
</operation>

<operation id="2278" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1603 %add_ln30_109 = add i9 %zext_ln30_255, i9 %zext_ln30_256

]]></Node>
<StgValue><ssdm name="add_ln30_109"/></StgValue>
</operation>

<operation id="2279" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="10" op_0_bw="9">
<![CDATA[
:1604 %zext_ln30_258 = zext i9 %add_ln30_109

]]></Node>
<StgValue><ssdm name="zext_ln30_258"/></StgValue>
</operation>

<operation id="2280" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1605 %sum_diagonal_36 = add i10 %zext_ln30_258, i10 %zext_ln30_257

]]></Node>
<StgValue><ssdm name="sum_diagonal_36"/></StgValue>
</operation>

<operation id="2281" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1606 %shl_ln31_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_36, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_35"/></StgValue>
</operation>

<operation id="2282" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="13" op_0_bw="12">
<![CDATA[
:1607 %zext_ln34_72 = zext i12 %shl_ln31_35

]]></Node>
<StgValue><ssdm name="zext_ln34_72"/></StgValue>
</operation>

<operation id="2283" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1608 %add_ln34_190 = add i14 %zext_ln27_252, i14 %zext_ln30_252

]]></Node>
<StgValue><ssdm name="add_ln34_190"/></StgValue>
</operation>

<operation id="2284" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1609 %add_ln34_191 = add i13 %zext_ln34_72, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_191"/></StgValue>
</operation>

<operation id="2285" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="14" op_0_bw="13">
<![CDATA[
:1610 %zext_ln34_73 = zext i13 %add_ln34_191

]]></Node>
<StgValue><ssdm name="zext_ln34_73"/></StgValue>
</operation>

<operation id="2286" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1611 %add_ln34_36 = add i14 %zext_ln34_73, i14 %add_ln34_190

]]></Node>
<StgValue><ssdm name="add_ln34_36"/></StgValue>
</operation>

<operation id="2287" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1612 %trunc_ln35_35 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_36, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_35"/></StgValue>
</operation>

<operation id="2288" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1613 %outputRow_addr_36 = getelementptr i8 %outputRow, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="outputRow_addr_36"/></StgValue>
</operation>

<operation id="2289" st_id="112" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1614 %store_ln35 = store i8 %trunc_ln35_35, i7 %outputRow_addr_36

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2290" st_id="112" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="7">
<![CDATA[
:1615 %rowCenter_load_111 = load i7 %rowCenter_addr_38

]]></Node>
<StgValue><ssdm name="rowCenter_load_111"/></StgValue>
</operation>

<operation id="2291" st_id="112" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="8" op_0_bw="7">
<![CDATA[
:1618 %rowAbove_load_111 = load i7 %rowAbove_addr_38

]]></Node>
<StgValue><ssdm name="rowAbove_load_111"/></StgValue>
</operation>

<operation id="2292" st_id="112" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="8" op_0_bw="7">
<![CDATA[
:1620 %rowBelow_load_111 = load i7 %rowBelow_addr_38

]]></Node>
<StgValue><ssdm name="rowBelow_load_111"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2293" st_id="113" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="7">
<![CDATA[
:1615 %rowCenter_load_111 = load i7 %rowCenter_addr_38

]]></Node>
<StgValue><ssdm name="rowCenter_load_111"/></StgValue>
</operation>

<operation id="2294" st_id="113" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="8" op_0_bw="7">
<![CDATA[
:1618 %rowAbove_load_111 = load i7 %rowAbove_addr_38

]]></Node>
<StgValue><ssdm name="rowAbove_load_111"/></StgValue>
</operation>

<operation id="2295" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="9" op_0_bw="8">
<![CDATA[
:1619 %zext_ln27_260 = zext i8 %rowAbove_load_111

]]></Node>
<StgValue><ssdm name="zext_ln27_260"/></StgValue>
</operation>

<operation id="2296" st_id="113" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="8" op_0_bw="7">
<![CDATA[
:1620 %rowBelow_load_111 = load i7 %rowBelow_addr_38

]]></Node>
<StgValue><ssdm name="rowBelow_load_111"/></StgValue>
</operation>

<operation id="2297" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="9" op_0_bw="8">
<![CDATA[
:1621 %zext_ln27_261 = zext i8 %rowBelow_load_111

]]></Node>
<StgValue><ssdm name="zext_ln27_261"/></StgValue>
</operation>

<operation id="2298" st_id="113" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="7">
<![CDATA[
:1622 %rowCenter_load_112 = load i7 %rowCenter_addr_37

]]></Node>
<StgValue><ssdm name="rowCenter_load_112"/></StgValue>
</operation>

<operation id="2299" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1627 %add_ln27_111 = add i9 %zext_ln27_261, i9 %zext_ln27_260

]]></Node>
<StgValue><ssdm name="add_ln27_111"/></StgValue>
</operation>

<operation id="2300" st_id="113" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="8" op_0_bw="7">
<![CDATA[
:1634 %rowAbove_load_112 = load i7 %rowAbove_addr_37

]]></Node>
<StgValue><ssdm name="rowAbove_load_112"/></StgValue>
</operation>

<operation id="2301" st_id="113" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="7">
<![CDATA[
:1639 %rowBelow_load_112 = load i7 %rowBelow_addr_37

]]></Node>
<StgValue><ssdm name="rowBelow_load_112"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2302" st_id="114" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="7">
<![CDATA[
:1622 %rowCenter_load_112 = load i7 %rowCenter_addr_37

]]></Node>
<StgValue><ssdm name="rowCenter_load_112"/></StgValue>
</operation>

<operation id="2303" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1624 %rowCenter_addr_39 = getelementptr i8 %rowCenter, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="rowCenter_addr_39"/></StgValue>
</operation>

<operation id="2304" st_id="114" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="8" op_0_bw="7">
<![CDATA[
:1625 %rowCenter_load_113 = load i7 %rowCenter_addr_39

]]></Node>
<StgValue><ssdm name="rowCenter_load_113"/></StgValue>
</operation>

<operation id="2305" st_id="114" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="8" op_0_bw="7">
<![CDATA[
:1634 %rowAbove_load_112 = load i7 %rowAbove_addr_37

]]></Node>
<StgValue><ssdm name="rowAbove_load_112"/></StgValue>
</operation>

<operation id="2306" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1636 %rowAbove_addr_39 = getelementptr i8 %rowAbove, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="rowAbove_addr_39"/></StgValue>
</operation>

<operation id="2307" st_id="114" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="7">
<![CDATA[
:1637 %rowAbove_load_113 = load i7 %rowAbove_addr_39

]]></Node>
<StgValue><ssdm name="rowAbove_load_113"/></StgValue>
</operation>

<operation id="2308" st_id="114" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="7">
<![CDATA[
:1639 %rowBelow_load_112 = load i7 %rowBelow_addr_37

]]></Node>
<StgValue><ssdm name="rowBelow_load_112"/></StgValue>
</operation>

<operation id="2309" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1641 %rowBelow_addr_39 = getelementptr i8 %rowBelow, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="rowBelow_addr_39"/></StgValue>
</operation>

<operation id="2310" st_id="114" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="7">
<![CDATA[
:1642 %rowBelow_load_113 = load i7 %rowBelow_addr_39

]]></Node>
<StgValue><ssdm name="rowBelow_load_113"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2311" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1616 %shl_ln25_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_111, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_36"/></StgValue>
</operation>

<operation id="2312" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="14" op_0_bw="12">
<![CDATA[
:1617 %zext_ln27_259 = zext i12 %shl_ln25_36

]]></Node>
<StgValue><ssdm name="zext_ln27_259"/></StgValue>
</operation>

<operation id="2313" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="9" op_0_bw="8">
<![CDATA[
:1623 %zext_ln27_262 = zext i8 %rowCenter_load_112

]]></Node>
<StgValue><ssdm name="zext_ln27_262"/></StgValue>
</operation>

<operation id="2314" st_id="115" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="8" op_0_bw="7">
<![CDATA[
:1625 %rowCenter_load_113 = load i7 %rowCenter_addr_39

]]></Node>
<StgValue><ssdm name="rowCenter_load_113"/></StgValue>
</operation>

<operation id="2315" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="9" op_0_bw="8">
<![CDATA[
:1626 %zext_ln27_263 = zext i8 %rowCenter_load_113

]]></Node>
<StgValue><ssdm name="zext_ln27_263"/></StgValue>
</operation>

<operation id="2316" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="10" op_0_bw="9">
<![CDATA[
:1628 %zext_ln27_264 = zext i9 %add_ln27_111

]]></Node>
<StgValue><ssdm name="zext_ln27_264"/></StgValue>
</operation>

<operation id="2317" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1629 %add_ln27_112 = add i9 %zext_ln27_262, i9 %zext_ln27_263

]]></Node>
<StgValue><ssdm name="add_ln27_112"/></StgValue>
</operation>

<operation id="2318" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="10" op_0_bw="9">
<![CDATA[
:1630 %zext_ln27_265 = zext i9 %add_ln27_112

]]></Node>
<StgValue><ssdm name="zext_ln27_265"/></StgValue>
</operation>

<operation id="2319" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1631 %sum_adjacent_37 = add i10 %zext_ln27_265, i10 %zext_ln27_264

]]></Node>
<StgValue><ssdm name="sum_adjacent_37"/></StgValue>
</operation>

<operation id="2320" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1632 %shl_ln28_36 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_37, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_36"/></StgValue>
</operation>

<operation id="2321" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="14" op_0_bw="13">
<![CDATA[
:1633 %zext_ln30_259 = zext i13 %shl_ln28_36

]]></Node>
<StgValue><ssdm name="zext_ln30_259"/></StgValue>
</operation>

<operation id="2322" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="9" op_0_bw="8">
<![CDATA[
:1635 %zext_ln30_260 = zext i8 %rowAbove_load_112

]]></Node>
<StgValue><ssdm name="zext_ln30_260"/></StgValue>
</operation>

<operation id="2323" st_id="115" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="7">
<![CDATA[
:1637 %rowAbove_load_113 = load i7 %rowAbove_addr_39

]]></Node>
<StgValue><ssdm name="rowAbove_load_113"/></StgValue>
</operation>

<operation id="2324" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="9" op_0_bw="8">
<![CDATA[
:1638 %zext_ln30_261 = zext i8 %rowAbove_load_113

]]></Node>
<StgValue><ssdm name="zext_ln30_261"/></StgValue>
</operation>

<operation id="2325" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="9" op_0_bw="8">
<![CDATA[
:1640 %zext_ln30_262 = zext i8 %rowBelow_load_112

]]></Node>
<StgValue><ssdm name="zext_ln30_262"/></StgValue>
</operation>

<operation id="2326" st_id="115" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="7">
<![CDATA[
:1642 %rowBelow_load_113 = load i7 %rowBelow_addr_39

]]></Node>
<StgValue><ssdm name="rowBelow_load_113"/></StgValue>
</operation>

<operation id="2327" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="9" op_0_bw="8">
<![CDATA[
:1643 %zext_ln30_263 = zext i8 %rowBelow_load_113

]]></Node>
<StgValue><ssdm name="zext_ln30_263"/></StgValue>
</operation>

<operation id="2328" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1644 %add_ln30_111 = add i9 %zext_ln30_261, i9 %zext_ln30_260

]]></Node>
<StgValue><ssdm name="add_ln30_111"/></StgValue>
</operation>

<operation id="2329" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="10" op_0_bw="9">
<![CDATA[
:1645 %zext_ln30_264 = zext i9 %add_ln30_111

]]></Node>
<StgValue><ssdm name="zext_ln30_264"/></StgValue>
</operation>

<operation id="2330" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1646 %add_ln30_112 = add i9 %zext_ln30_262, i9 %zext_ln30_263

]]></Node>
<StgValue><ssdm name="add_ln30_112"/></StgValue>
</operation>

<operation id="2331" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="10" op_0_bw="9">
<![CDATA[
:1647 %zext_ln30_265 = zext i9 %add_ln30_112

]]></Node>
<StgValue><ssdm name="zext_ln30_265"/></StgValue>
</operation>

<operation id="2332" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1648 %sum_diagonal_37 = add i10 %zext_ln30_265, i10 %zext_ln30_264

]]></Node>
<StgValue><ssdm name="sum_diagonal_37"/></StgValue>
</operation>

<operation id="2333" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1649 %shl_ln31_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_37, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_36"/></StgValue>
</operation>

<operation id="2334" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="13" op_0_bw="12">
<![CDATA[
:1650 %zext_ln34_74 = zext i12 %shl_ln31_36

]]></Node>
<StgValue><ssdm name="zext_ln34_74"/></StgValue>
</operation>

<operation id="2335" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1651 %add_ln34_192 = add i14 %zext_ln27_259, i14 %zext_ln30_259

]]></Node>
<StgValue><ssdm name="add_ln34_192"/></StgValue>
</operation>

<operation id="2336" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1652 %add_ln34_193 = add i13 %zext_ln34_74, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_193"/></StgValue>
</operation>

<operation id="2337" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="14" op_0_bw="13">
<![CDATA[
:1653 %zext_ln34_75 = zext i13 %add_ln34_193

]]></Node>
<StgValue><ssdm name="zext_ln34_75"/></StgValue>
</operation>

<operation id="2338" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1654 %add_ln34_37 = add i14 %zext_ln34_75, i14 %add_ln34_192

]]></Node>
<StgValue><ssdm name="add_ln34_37"/></StgValue>
</operation>

<operation id="2339" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1655 %trunc_ln35_36 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_37, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_36"/></StgValue>
</operation>

<operation id="2340" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1656 %outputRow_addr_37 = getelementptr i8 %outputRow, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="outputRow_addr_37"/></StgValue>
</operation>

<operation id="2341" st_id="115" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1657 %store_ln35 = store i8 %trunc_ln35_36, i7 %outputRow_addr_37

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2342" st_id="115" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="8" op_0_bw="7">
<![CDATA[
:1658 %rowCenter_load_114 = load i7 %rowCenter_addr_39

]]></Node>
<StgValue><ssdm name="rowCenter_load_114"/></StgValue>
</operation>

<operation id="2343" st_id="115" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="8" op_0_bw="7">
<![CDATA[
:1661 %rowAbove_load_114 = load i7 %rowAbove_addr_39

]]></Node>
<StgValue><ssdm name="rowAbove_load_114"/></StgValue>
</operation>

<operation id="2344" st_id="115" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="8" op_0_bw="7">
<![CDATA[
:1663 %rowBelow_load_114 = load i7 %rowBelow_addr_39

]]></Node>
<StgValue><ssdm name="rowBelow_load_114"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2345" st_id="116" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="8" op_0_bw="7">
<![CDATA[
:1658 %rowCenter_load_114 = load i7 %rowCenter_addr_39

]]></Node>
<StgValue><ssdm name="rowCenter_load_114"/></StgValue>
</operation>

<operation id="2346" st_id="116" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="8" op_0_bw="7">
<![CDATA[
:1661 %rowAbove_load_114 = load i7 %rowAbove_addr_39

]]></Node>
<StgValue><ssdm name="rowAbove_load_114"/></StgValue>
</operation>

<operation id="2347" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="9" op_0_bw="8">
<![CDATA[
:1662 %zext_ln27_267 = zext i8 %rowAbove_load_114

]]></Node>
<StgValue><ssdm name="zext_ln27_267"/></StgValue>
</operation>

<operation id="2348" st_id="116" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="8" op_0_bw="7">
<![CDATA[
:1663 %rowBelow_load_114 = load i7 %rowBelow_addr_39

]]></Node>
<StgValue><ssdm name="rowBelow_load_114"/></StgValue>
</operation>

<operation id="2349" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="9" op_0_bw="8">
<![CDATA[
:1664 %zext_ln27_268 = zext i8 %rowBelow_load_114

]]></Node>
<StgValue><ssdm name="zext_ln27_268"/></StgValue>
</operation>

<operation id="2350" st_id="116" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="8" op_0_bw="7">
<![CDATA[
:1665 %rowCenter_load_115 = load i7 %rowCenter_addr_38

]]></Node>
<StgValue><ssdm name="rowCenter_load_115"/></StgValue>
</operation>

<operation id="2351" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1670 %add_ln27_114 = add i9 %zext_ln27_268, i9 %zext_ln27_267

]]></Node>
<StgValue><ssdm name="add_ln27_114"/></StgValue>
</operation>

<operation id="2352" st_id="116" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="8" op_0_bw="7">
<![CDATA[
:1677 %rowAbove_load_115 = load i7 %rowAbove_addr_38

]]></Node>
<StgValue><ssdm name="rowAbove_load_115"/></StgValue>
</operation>

<operation id="2353" st_id="116" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="8" op_0_bw="7">
<![CDATA[
:1682 %rowBelow_load_115 = load i7 %rowBelow_addr_38

]]></Node>
<StgValue><ssdm name="rowBelow_load_115"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2354" st_id="117" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="8" op_0_bw="7">
<![CDATA[
:1665 %rowCenter_load_115 = load i7 %rowCenter_addr_38

]]></Node>
<StgValue><ssdm name="rowCenter_load_115"/></StgValue>
</operation>

<operation id="2355" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1667 %rowCenter_addr_40 = getelementptr i8 %rowCenter, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="rowCenter_addr_40"/></StgValue>
</operation>

<operation id="2356" st_id="117" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="8" op_0_bw="7">
<![CDATA[
:1668 %rowCenter_load_116 = load i7 %rowCenter_addr_40

]]></Node>
<StgValue><ssdm name="rowCenter_load_116"/></StgValue>
</operation>

<operation id="2357" st_id="117" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="8" op_0_bw="7">
<![CDATA[
:1677 %rowAbove_load_115 = load i7 %rowAbove_addr_38

]]></Node>
<StgValue><ssdm name="rowAbove_load_115"/></StgValue>
</operation>

<operation id="2358" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1679 %rowAbove_addr_40 = getelementptr i8 %rowAbove, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="rowAbove_addr_40"/></StgValue>
</operation>

<operation id="2359" st_id="117" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="8" op_0_bw="7">
<![CDATA[
:1680 %rowAbove_load_116 = load i7 %rowAbove_addr_40

]]></Node>
<StgValue><ssdm name="rowAbove_load_116"/></StgValue>
</operation>

<operation id="2360" st_id="117" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="8" op_0_bw="7">
<![CDATA[
:1682 %rowBelow_load_115 = load i7 %rowBelow_addr_38

]]></Node>
<StgValue><ssdm name="rowBelow_load_115"/></StgValue>
</operation>

<operation id="2361" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1684 %rowBelow_addr_40 = getelementptr i8 %rowBelow, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="rowBelow_addr_40"/></StgValue>
</operation>

<operation id="2362" st_id="117" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="8" op_0_bw="7">
<![CDATA[
:1685 %rowBelow_load_116 = load i7 %rowBelow_addr_40

]]></Node>
<StgValue><ssdm name="rowBelow_load_116"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2363" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1659 %shl_ln25_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_114, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_37"/></StgValue>
</operation>

<operation id="2364" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="14" op_0_bw="12">
<![CDATA[
:1660 %zext_ln27_266 = zext i12 %shl_ln25_37

]]></Node>
<StgValue><ssdm name="zext_ln27_266"/></StgValue>
</operation>

<operation id="2365" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="8">
<![CDATA[
:1666 %zext_ln27_269 = zext i8 %rowCenter_load_115

]]></Node>
<StgValue><ssdm name="zext_ln27_269"/></StgValue>
</operation>

<operation id="2366" st_id="118" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="8" op_0_bw="7">
<![CDATA[
:1668 %rowCenter_load_116 = load i7 %rowCenter_addr_40

]]></Node>
<StgValue><ssdm name="rowCenter_load_116"/></StgValue>
</operation>

<operation id="2367" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="9" op_0_bw="8">
<![CDATA[
:1669 %zext_ln27_270 = zext i8 %rowCenter_load_116

]]></Node>
<StgValue><ssdm name="zext_ln27_270"/></StgValue>
</operation>

<operation id="2368" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="10" op_0_bw="9">
<![CDATA[
:1671 %zext_ln27_271 = zext i9 %add_ln27_114

]]></Node>
<StgValue><ssdm name="zext_ln27_271"/></StgValue>
</operation>

<operation id="2369" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1672 %add_ln27_115 = add i9 %zext_ln27_269, i9 %zext_ln27_270

]]></Node>
<StgValue><ssdm name="add_ln27_115"/></StgValue>
</operation>

<operation id="2370" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="10" op_0_bw="9">
<![CDATA[
:1673 %zext_ln27_272 = zext i9 %add_ln27_115

]]></Node>
<StgValue><ssdm name="zext_ln27_272"/></StgValue>
</operation>

<operation id="2371" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1674 %sum_adjacent_38 = add i10 %zext_ln27_272, i10 %zext_ln27_271

]]></Node>
<StgValue><ssdm name="sum_adjacent_38"/></StgValue>
</operation>

<operation id="2372" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1675 %shl_ln28_37 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_38, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_37"/></StgValue>
</operation>

<operation id="2373" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="14" op_0_bw="13">
<![CDATA[
:1676 %zext_ln30_266 = zext i13 %shl_ln28_37

]]></Node>
<StgValue><ssdm name="zext_ln30_266"/></StgValue>
</operation>

<operation id="2374" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="9" op_0_bw="8">
<![CDATA[
:1678 %zext_ln30_267 = zext i8 %rowAbove_load_115

]]></Node>
<StgValue><ssdm name="zext_ln30_267"/></StgValue>
</operation>

<operation id="2375" st_id="118" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="8" op_0_bw="7">
<![CDATA[
:1680 %rowAbove_load_116 = load i7 %rowAbove_addr_40

]]></Node>
<StgValue><ssdm name="rowAbove_load_116"/></StgValue>
</operation>

<operation id="2376" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="9" op_0_bw="8">
<![CDATA[
:1681 %zext_ln30_268 = zext i8 %rowAbove_load_116

]]></Node>
<StgValue><ssdm name="zext_ln30_268"/></StgValue>
</operation>

<operation id="2377" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="9" op_0_bw="8">
<![CDATA[
:1683 %zext_ln30_269 = zext i8 %rowBelow_load_115

]]></Node>
<StgValue><ssdm name="zext_ln30_269"/></StgValue>
</operation>

<operation id="2378" st_id="118" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="8" op_0_bw="7">
<![CDATA[
:1685 %rowBelow_load_116 = load i7 %rowBelow_addr_40

]]></Node>
<StgValue><ssdm name="rowBelow_load_116"/></StgValue>
</operation>

<operation id="2379" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="8">
<![CDATA[
:1686 %zext_ln30_270 = zext i8 %rowBelow_load_116

]]></Node>
<StgValue><ssdm name="zext_ln30_270"/></StgValue>
</operation>

<operation id="2380" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1687 %add_ln30_114 = add i9 %zext_ln30_268, i9 %zext_ln30_267

]]></Node>
<StgValue><ssdm name="add_ln30_114"/></StgValue>
</operation>

<operation id="2381" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="10" op_0_bw="9">
<![CDATA[
:1688 %zext_ln30_271 = zext i9 %add_ln30_114

]]></Node>
<StgValue><ssdm name="zext_ln30_271"/></StgValue>
</operation>

<operation id="2382" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1689 %add_ln30_115 = add i9 %zext_ln30_269, i9 %zext_ln30_270

]]></Node>
<StgValue><ssdm name="add_ln30_115"/></StgValue>
</operation>

<operation id="2383" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="10" op_0_bw="9">
<![CDATA[
:1690 %zext_ln30_272 = zext i9 %add_ln30_115

]]></Node>
<StgValue><ssdm name="zext_ln30_272"/></StgValue>
</operation>

<operation id="2384" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1691 %sum_diagonal_38 = add i10 %zext_ln30_272, i10 %zext_ln30_271

]]></Node>
<StgValue><ssdm name="sum_diagonal_38"/></StgValue>
</operation>

<operation id="2385" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1692 %shl_ln31_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_38, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_37"/></StgValue>
</operation>

<operation id="2386" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="13" op_0_bw="12">
<![CDATA[
:1693 %zext_ln34_76 = zext i12 %shl_ln31_37

]]></Node>
<StgValue><ssdm name="zext_ln34_76"/></StgValue>
</operation>

<operation id="2387" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1694 %add_ln34_194 = add i14 %zext_ln27_266, i14 %zext_ln30_266

]]></Node>
<StgValue><ssdm name="add_ln34_194"/></StgValue>
</operation>

<operation id="2388" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1695 %add_ln34_195 = add i13 %zext_ln34_76, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_195"/></StgValue>
</operation>

<operation id="2389" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="14" op_0_bw="13">
<![CDATA[
:1696 %zext_ln34_77 = zext i13 %add_ln34_195

]]></Node>
<StgValue><ssdm name="zext_ln34_77"/></StgValue>
</operation>

<operation id="2390" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1697 %add_ln34_38 = add i14 %zext_ln34_77, i14 %add_ln34_194

]]></Node>
<StgValue><ssdm name="add_ln34_38"/></StgValue>
</operation>

<operation id="2391" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1698 %trunc_ln35_37 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_38, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_37"/></StgValue>
</operation>

<operation id="2392" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1699 %outputRow_addr_38 = getelementptr i8 %outputRow, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="outputRow_addr_38"/></StgValue>
</operation>

<operation id="2393" st_id="118" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1700 %store_ln35 = store i8 %trunc_ln35_37, i7 %outputRow_addr_38

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2394" st_id="118" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="8" op_0_bw="7">
<![CDATA[
:1701 %rowCenter_load_117 = load i7 %rowCenter_addr_40

]]></Node>
<StgValue><ssdm name="rowCenter_load_117"/></StgValue>
</operation>

<operation id="2395" st_id="118" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="7">
<![CDATA[
:1704 %rowAbove_load_117 = load i7 %rowAbove_addr_40

]]></Node>
<StgValue><ssdm name="rowAbove_load_117"/></StgValue>
</operation>

<operation id="2396" st_id="118" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="8" op_0_bw="7">
<![CDATA[
:1706 %rowBelow_load_117 = load i7 %rowBelow_addr_40

]]></Node>
<StgValue><ssdm name="rowBelow_load_117"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2397" st_id="119" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="8" op_0_bw="7">
<![CDATA[
:1701 %rowCenter_load_117 = load i7 %rowCenter_addr_40

]]></Node>
<StgValue><ssdm name="rowCenter_load_117"/></StgValue>
</operation>

<operation id="2398" st_id="119" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="7">
<![CDATA[
:1704 %rowAbove_load_117 = load i7 %rowAbove_addr_40

]]></Node>
<StgValue><ssdm name="rowAbove_load_117"/></StgValue>
</operation>

<operation id="2399" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="9" op_0_bw="8">
<![CDATA[
:1705 %zext_ln27_274 = zext i8 %rowAbove_load_117

]]></Node>
<StgValue><ssdm name="zext_ln27_274"/></StgValue>
</operation>

<operation id="2400" st_id="119" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="8" op_0_bw="7">
<![CDATA[
:1706 %rowBelow_load_117 = load i7 %rowBelow_addr_40

]]></Node>
<StgValue><ssdm name="rowBelow_load_117"/></StgValue>
</operation>

<operation id="2401" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="9" op_0_bw="8">
<![CDATA[
:1707 %zext_ln27_275 = zext i8 %rowBelow_load_117

]]></Node>
<StgValue><ssdm name="zext_ln27_275"/></StgValue>
</operation>

<operation id="2402" st_id="119" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="7">
<![CDATA[
:1708 %rowCenter_load_118 = load i7 %rowCenter_addr_39

]]></Node>
<StgValue><ssdm name="rowCenter_load_118"/></StgValue>
</operation>

<operation id="2403" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1713 %add_ln27_117 = add i9 %zext_ln27_275, i9 %zext_ln27_274

]]></Node>
<StgValue><ssdm name="add_ln27_117"/></StgValue>
</operation>

<operation id="2404" st_id="119" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="7">
<![CDATA[
:1720 %rowAbove_load_118 = load i7 %rowAbove_addr_39

]]></Node>
<StgValue><ssdm name="rowAbove_load_118"/></StgValue>
</operation>

<operation id="2405" st_id="119" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="8" op_0_bw="7">
<![CDATA[
:1725 %rowBelow_load_118 = load i7 %rowBelow_addr_39

]]></Node>
<StgValue><ssdm name="rowBelow_load_118"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2406" st_id="120" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="7">
<![CDATA[
:1708 %rowCenter_load_118 = load i7 %rowCenter_addr_39

]]></Node>
<StgValue><ssdm name="rowCenter_load_118"/></StgValue>
</operation>

<operation id="2407" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1710 %rowCenter_addr_41 = getelementptr i8 %rowCenter, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="rowCenter_addr_41"/></StgValue>
</operation>

<operation id="2408" st_id="120" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="8" op_0_bw="7">
<![CDATA[
:1711 %rowCenter_load_119 = load i7 %rowCenter_addr_41

]]></Node>
<StgValue><ssdm name="rowCenter_load_119"/></StgValue>
</operation>

<operation id="2409" st_id="120" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="7">
<![CDATA[
:1720 %rowAbove_load_118 = load i7 %rowAbove_addr_39

]]></Node>
<StgValue><ssdm name="rowAbove_load_118"/></StgValue>
</operation>

<operation id="2410" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1722 %rowAbove_addr_41 = getelementptr i8 %rowAbove, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="rowAbove_addr_41"/></StgValue>
</operation>

<operation id="2411" st_id="120" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="8" op_0_bw="7">
<![CDATA[
:1723 %rowAbove_load_119 = load i7 %rowAbove_addr_41

]]></Node>
<StgValue><ssdm name="rowAbove_load_119"/></StgValue>
</operation>

<operation id="2412" st_id="120" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="8" op_0_bw="7">
<![CDATA[
:1725 %rowBelow_load_118 = load i7 %rowBelow_addr_39

]]></Node>
<StgValue><ssdm name="rowBelow_load_118"/></StgValue>
</operation>

<operation id="2413" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1727 %rowBelow_addr_41 = getelementptr i8 %rowBelow, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="rowBelow_addr_41"/></StgValue>
</operation>

<operation id="2414" st_id="120" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="8" op_0_bw="7">
<![CDATA[
:1728 %rowBelow_load_119 = load i7 %rowBelow_addr_41

]]></Node>
<StgValue><ssdm name="rowBelow_load_119"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2415" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1702 %shl_ln25_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_117, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_38"/></StgValue>
</operation>

<operation id="2416" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="14" op_0_bw="12">
<![CDATA[
:1703 %zext_ln27_273 = zext i12 %shl_ln25_38

]]></Node>
<StgValue><ssdm name="zext_ln27_273"/></StgValue>
</operation>

<operation id="2417" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="9" op_0_bw="8">
<![CDATA[
:1709 %zext_ln27_276 = zext i8 %rowCenter_load_118

]]></Node>
<StgValue><ssdm name="zext_ln27_276"/></StgValue>
</operation>

<operation id="2418" st_id="121" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="8" op_0_bw="7">
<![CDATA[
:1711 %rowCenter_load_119 = load i7 %rowCenter_addr_41

]]></Node>
<StgValue><ssdm name="rowCenter_load_119"/></StgValue>
</operation>

<operation id="2419" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="9" op_0_bw="8">
<![CDATA[
:1712 %zext_ln27_277 = zext i8 %rowCenter_load_119

]]></Node>
<StgValue><ssdm name="zext_ln27_277"/></StgValue>
</operation>

<operation id="2420" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="10" op_0_bw="9">
<![CDATA[
:1714 %zext_ln27_278 = zext i9 %add_ln27_117

]]></Node>
<StgValue><ssdm name="zext_ln27_278"/></StgValue>
</operation>

<operation id="2421" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1715 %add_ln27_118 = add i9 %zext_ln27_276, i9 %zext_ln27_277

]]></Node>
<StgValue><ssdm name="add_ln27_118"/></StgValue>
</operation>

<operation id="2422" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="10" op_0_bw="9">
<![CDATA[
:1716 %zext_ln27_279 = zext i9 %add_ln27_118

]]></Node>
<StgValue><ssdm name="zext_ln27_279"/></StgValue>
</operation>

<operation id="2423" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1717 %sum_adjacent_39 = add i10 %zext_ln27_279, i10 %zext_ln27_278

]]></Node>
<StgValue><ssdm name="sum_adjacent_39"/></StgValue>
</operation>

<operation id="2424" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1718 %shl_ln28_38 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_39, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_38"/></StgValue>
</operation>

<operation id="2425" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="14" op_0_bw="13">
<![CDATA[
:1719 %zext_ln30_273 = zext i13 %shl_ln28_38

]]></Node>
<StgValue><ssdm name="zext_ln30_273"/></StgValue>
</operation>

<operation id="2426" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="9" op_0_bw="8">
<![CDATA[
:1721 %zext_ln30_274 = zext i8 %rowAbove_load_118

]]></Node>
<StgValue><ssdm name="zext_ln30_274"/></StgValue>
</operation>

<operation id="2427" st_id="121" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="8" op_0_bw="7">
<![CDATA[
:1723 %rowAbove_load_119 = load i7 %rowAbove_addr_41

]]></Node>
<StgValue><ssdm name="rowAbove_load_119"/></StgValue>
</operation>

<operation id="2428" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="9" op_0_bw="8">
<![CDATA[
:1724 %zext_ln30_275 = zext i8 %rowAbove_load_119

]]></Node>
<StgValue><ssdm name="zext_ln30_275"/></StgValue>
</operation>

<operation id="2429" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="9" op_0_bw="8">
<![CDATA[
:1726 %zext_ln30_276 = zext i8 %rowBelow_load_118

]]></Node>
<StgValue><ssdm name="zext_ln30_276"/></StgValue>
</operation>

<operation id="2430" st_id="121" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="8" op_0_bw="7">
<![CDATA[
:1728 %rowBelow_load_119 = load i7 %rowBelow_addr_41

]]></Node>
<StgValue><ssdm name="rowBelow_load_119"/></StgValue>
</operation>

<operation id="2431" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="9" op_0_bw="8">
<![CDATA[
:1729 %zext_ln30_277 = zext i8 %rowBelow_load_119

]]></Node>
<StgValue><ssdm name="zext_ln30_277"/></StgValue>
</operation>

<operation id="2432" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1730 %add_ln30_117 = add i9 %zext_ln30_275, i9 %zext_ln30_274

]]></Node>
<StgValue><ssdm name="add_ln30_117"/></StgValue>
</operation>

<operation id="2433" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="10" op_0_bw="9">
<![CDATA[
:1731 %zext_ln30_278 = zext i9 %add_ln30_117

]]></Node>
<StgValue><ssdm name="zext_ln30_278"/></StgValue>
</operation>

<operation id="2434" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1732 %add_ln30_118 = add i9 %zext_ln30_276, i9 %zext_ln30_277

]]></Node>
<StgValue><ssdm name="add_ln30_118"/></StgValue>
</operation>

<operation id="2435" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="10" op_0_bw="9">
<![CDATA[
:1733 %zext_ln30_279 = zext i9 %add_ln30_118

]]></Node>
<StgValue><ssdm name="zext_ln30_279"/></StgValue>
</operation>

<operation id="2436" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1734 %sum_diagonal_39 = add i10 %zext_ln30_279, i10 %zext_ln30_278

]]></Node>
<StgValue><ssdm name="sum_diagonal_39"/></StgValue>
</operation>

<operation id="2437" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1735 %shl_ln31_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_39, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_38"/></StgValue>
</operation>

<operation id="2438" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="13" op_0_bw="12">
<![CDATA[
:1736 %zext_ln34_78 = zext i12 %shl_ln31_38

]]></Node>
<StgValue><ssdm name="zext_ln34_78"/></StgValue>
</operation>

<operation id="2439" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1737 %add_ln34_196 = add i14 %zext_ln27_273, i14 %zext_ln30_273

]]></Node>
<StgValue><ssdm name="add_ln34_196"/></StgValue>
</operation>

<operation id="2440" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1738 %add_ln34_197 = add i13 %zext_ln34_78, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_197"/></StgValue>
</operation>

<operation id="2441" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="14" op_0_bw="13">
<![CDATA[
:1739 %zext_ln34_79 = zext i13 %add_ln34_197

]]></Node>
<StgValue><ssdm name="zext_ln34_79"/></StgValue>
</operation>

<operation id="2442" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1740 %add_ln34_39 = add i14 %zext_ln34_79, i14 %add_ln34_196

]]></Node>
<StgValue><ssdm name="add_ln34_39"/></StgValue>
</operation>

<operation id="2443" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1741 %trunc_ln35_38 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_39, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_38"/></StgValue>
</operation>

<operation id="2444" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1742 %outputRow_addr_39 = getelementptr i8 %outputRow, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="outputRow_addr_39"/></StgValue>
</operation>

<operation id="2445" st_id="121" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1743 %store_ln35 = store i8 %trunc_ln35_38, i7 %outputRow_addr_39

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2446" st_id="121" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="8" op_0_bw="7">
<![CDATA[
:1744 %rowCenter_load_120 = load i7 %rowCenter_addr_41

]]></Node>
<StgValue><ssdm name="rowCenter_load_120"/></StgValue>
</operation>

<operation id="2447" st_id="121" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="8" op_0_bw="7">
<![CDATA[
:1747 %rowAbove_load_120 = load i7 %rowAbove_addr_41

]]></Node>
<StgValue><ssdm name="rowAbove_load_120"/></StgValue>
</operation>

<operation id="2448" st_id="121" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="7">
<![CDATA[
:1749 %rowBelow_load_120 = load i7 %rowBelow_addr_41

]]></Node>
<StgValue><ssdm name="rowBelow_load_120"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2449" st_id="122" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="8" op_0_bw="7">
<![CDATA[
:1744 %rowCenter_load_120 = load i7 %rowCenter_addr_41

]]></Node>
<StgValue><ssdm name="rowCenter_load_120"/></StgValue>
</operation>

<operation id="2450" st_id="122" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="8" op_0_bw="7">
<![CDATA[
:1747 %rowAbove_load_120 = load i7 %rowAbove_addr_41

]]></Node>
<StgValue><ssdm name="rowAbove_load_120"/></StgValue>
</operation>

<operation id="2451" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="9" op_0_bw="8">
<![CDATA[
:1748 %zext_ln27_281 = zext i8 %rowAbove_load_120

]]></Node>
<StgValue><ssdm name="zext_ln27_281"/></StgValue>
</operation>

<operation id="2452" st_id="122" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="7">
<![CDATA[
:1749 %rowBelow_load_120 = load i7 %rowBelow_addr_41

]]></Node>
<StgValue><ssdm name="rowBelow_load_120"/></StgValue>
</operation>

<operation id="2453" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="9" op_0_bw="8">
<![CDATA[
:1750 %zext_ln27_282 = zext i8 %rowBelow_load_120

]]></Node>
<StgValue><ssdm name="zext_ln27_282"/></StgValue>
</operation>

<operation id="2454" st_id="122" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="8" op_0_bw="7">
<![CDATA[
:1751 %rowCenter_load_121 = load i7 %rowCenter_addr_40

]]></Node>
<StgValue><ssdm name="rowCenter_load_121"/></StgValue>
</operation>

<operation id="2455" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1756 %add_ln27_120 = add i9 %zext_ln27_282, i9 %zext_ln27_281

]]></Node>
<StgValue><ssdm name="add_ln27_120"/></StgValue>
</operation>

<operation id="2456" st_id="122" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="8" op_0_bw="7">
<![CDATA[
:1763 %rowAbove_load_121 = load i7 %rowAbove_addr_40

]]></Node>
<StgValue><ssdm name="rowAbove_load_121"/></StgValue>
</operation>

<operation id="2457" st_id="122" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="8" op_0_bw="7">
<![CDATA[
:1768 %rowBelow_load_121 = load i7 %rowBelow_addr_40

]]></Node>
<StgValue><ssdm name="rowBelow_load_121"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2458" st_id="123" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="8" op_0_bw="7">
<![CDATA[
:1751 %rowCenter_load_121 = load i7 %rowCenter_addr_40

]]></Node>
<StgValue><ssdm name="rowCenter_load_121"/></StgValue>
</operation>

<operation id="2459" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1753 %rowCenter_addr_42 = getelementptr i8 %rowCenter, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="rowCenter_addr_42"/></StgValue>
</operation>

<operation id="2460" st_id="123" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="8" op_0_bw="7">
<![CDATA[
:1754 %rowCenter_load_122 = load i7 %rowCenter_addr_42

]]></Node>
<StgValue><ssdm name="rowCenter_load_122"/></StgValue>
</operation>

<operation id="2461" st_id="123" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="8" op_0_bw="7">
<![CDATA[
:1763 %rowAbove_load_121 = load i7 %rowAbove_addr_40

]]></Node>
<StgValue><ssdm name="rowAbove_load_121"/></StgValue>
</operation>

<operation id="2462" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1765 %rowAbove_addr_42 = getelementptr i8 %rowAbove, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="rowAbove_addr_42"/></StgValue>
</operation>

<operation id="2463" st_id="123" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="8" op_0_bw="7">
<![CDATA[
:1766 %rowAbove_load_122 = load i7 %rowAbove_addr_42

]]></Node>
<StgValue><ssdm name="rowAbove_load_122"/></StgValue>
</operation>

<operation id="2464" st_id="123" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="8" op_0_bw="7">
<![CDATA[
:1768 %rowBelow_load_121 = load i7 %rowBelow_addr_40

]]></Node>
<StgValue><ssdm name="rowBelow_load_121"/></StgValue>
</operation>

<operation id="2465" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1770 %rowBelow_addr_42 = getelementptr i8 %rowBelow, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="rowBelow_addr_42"/></StgValue>
</operation>

<operation id="2466" st_id="123" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="8" op_0_bw="7">
<![CDATA[
:1771 %rowBelow_load_122 = load i7 %rowBelow_addr_42

]]></Node>
<StgValue><ssdm name="rowBelow_load_122"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2467" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1745 %shl_ln25_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_120, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_39"/></StgValue>
</operation>

<operation id="2468" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="14" op_0_bw="12">
<![CDATA[
:1746 %zext_ln27_280 = zext i12 %shl_ln25_39

]]></Node>
<StgValue><ssdm name="zext_ln27_280"/></StgValue>
</operation>

<operation id="2469" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="9" op_0_bw="8">
<![CDATA[
:1752 %zext_ln27_283 = zext i8 %rowCenter_load_121

]]></Node>
<StgValue><ssdm name="zext_ln27_283"/></StgValue>
</operation>

<operation id="2470" st_id="124" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="8" op_0_bw="7">
<![CDATA[
:1754 %rowCenter_load_122 = load i7 %rowCenter_addr_42

]]></Node>
<StgValue><ssdm name="rowCenter_load_122"/></StgValue>
</operation>

<operation id="2471" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="9" op_0_bw="8">
<![CDATA[
:1755 %zext_ln27_284 = zext i8 %rowCenter_load_122

]]></Node>
<StgValue><ssdm name="zext_ln27_284"/></StgValue>
</operation>

<operation id="2472" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="10" op_0_bw="9">
<![CDATA[
:1757 %zext_ln27_285 = zext i9 %add_ln27_120

]]></Node>
<StgValue><ssdm name="zext_ln27_285"/></StgValue>
</operation>

<operation id="2473" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1758 %add_ln27_121 = add i9 %zext_ln27_283, i9 %zext_ln27_284

]]></Node>
<StgValue><ssdm name="add_ln27_121"/></StgValue>
</operation>

<operation id="2474" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="10" op_0_bw="9">
<![CDATA[
:1759 %zext_ln27_286 = zext i9 %add_ln27_121

]]></Node>
<StgValue><ssdm name="zext_ln27_286"/></StgValue>
</operation>

<operation id="2475" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1760 %sum_adjacent_40 = add i10 %zext_ln27_286, i10 %zext_ln27_285

]]></Node>
<StgValue><ssdm name="sum_adjacent_40"/></StgValue>
</operation>

<operation id="2476" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1761 %shl_ln28_39 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_40, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_39"/></StgValue>
</operation>

<operation id="2477" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="14" op_0_bw="13">
<![CDATA[
:1762 %zext_ln30_280 = zext i13 %shl_ln28_39

]]></Node>
<StgValue><ssdm name="zext_ln30_280"/></StgValue>
</operation>

<operation id="2478" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="9" op_0_bw="8">
<![CDATA[
:1764 %zext_ln30_281 = zext i8 %rowAbove_load_121

]]></Node>
<StgValue><ssdm name="zext_ln30_281"/></StgValue>
</operation>

<operation id="2479" st_id="124" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="8" op_0_bw="7">
<![CDATA[
:1766 %rowAbove_load_122 = load i7 %rowAbove_addr_42

]]></Node>
<StgValue><ssdm name="rowAbove_load_122"/></StgValue>
</operation>

<operation id="2480" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="9" op_0_bw="8">
<![CDATA[
:1767 %zext_ln30_282 = zext i8 %rowAbove_load_122

]]></Node>
<StgValue><ssdm name="zext_ln30_282"/></StgValue>
</operation>

<operation id="2481" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="9" op_0_bw="8">
<![CDATA[
:1769 %zext_ln30_283 = zext i8 %rowBelow_load_121

]]></Node>
<StgValue><ssdm name="zext_ln30_283"/></StgValue>
</operation>

<operation id="2482" st_id="124" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="8" op_0_bw="7">
<![CDATA[
:1771 %rowBelow_load_122 = load i7 %rowBelow_addr_42

]]></Node>
<StgValue><ssdm name="rowBelow_load_122"/></StgValue>
</operation>

<operation id="2483" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="9" op_0_bw="8">
<![CDATA[
:1772 %zext_ln30_284 = zext i8 %rowBelow_load_122

]]></Node>
<StgValue><ssdm name="zext_ln30_284"/></StgValue>
</operation>

<operation id="2484" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1773 %add_ln30_120 = add i9 %zext_ln30_282, i9 %zext_ln30_281

]]></Node>
<StgValue><ssdm name="add_ln30_120"/></StgValue>
</operation>

<operation id="2485" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="10" op_0_bw="9">
<![CDATA[
:1774 %zext_ln30_285 = zext i9 %add_ln30_120

]]></Node>
<StgValue><ssdm name="zext_ln30_285"/></StgValue>
</operation>

<operation id="2486" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1775 %add_ln30_121 = add i9 %zext_ln30_283, i9 %zext_ln30_284

]]></Node>
<StgValue><ssdm name="add_ln30_121"/></StgValue>
</operation>

<operation id="2487" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="10" op_0_bw="9">
<![CDATA[
:1776 %zext_ln30_286 = zext i9 %add_ln30_121

]]></Node>
<StgValue><ssdm name="zext_ln30_286"/></StgValue>
</operation>

<operation id="2488" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1777 %sum_diagonal_40 = add i10 %zext_ln30_286, i10 %zext_ln30_285

]]></Node>
<StgValue><ssdm name="sum_diagonal_40"/></StgValue>
</operation>

<operation id="2489" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1778 %shl_ln31_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_40, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_39"/></StgValue>
</operation>

<operation id="2490" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="13" op_0_bw="12">
<![CDATA[
:1779 %zext_ln34_80 = zext i12 %shl_ln31_39

]]></Node>
<StgValue><ssdm name="zext_ln34_80"/></StgValue>
</operation>

<operation id="2491" st_id="124" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1780 %add_ln34_198 = add i14 %zext_ln27_280, i14 %zext_ln30_280

]]></Node>
<StgValue><ssdm name="add_ln34_198"/></StgValue>
</operation>

<operation id="2492" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1781 %add_ln34_199 = add i13 %zext_ln34_80, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_199"/></StgValue>
</operation>

<operation id="2493" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="14" op_0_bw="13">
<![CDATA[
:1782 %zext_ln34_81 = zext i13 %add_ln34_199

]]></Node>
<StgValue><ssdm name="zext_ln34_81"/></StgValue>
</operation>

<operation id="2494" st_id="124" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1783 %add_ln34_40 = add i14 %zext_ln34_81, i14 %add_ln34_198

]]></Node>
<StgValue><ssdm name="add_ln34_40"/></StgValue>
</operation>

<operation id="2495" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1784 %trunc_ln35_39 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_40, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_39"/></StgValue>
</operation>

<operation id="2496" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1785 %outputRow_addr_40 = getelementptr i8 %outputRow, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="outputRow_addr_40"/></StgValue>
</operation>

<operation id="2497" st_id="124" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1786 %store_ln35 = store i8 %trunc_ln35_39, i7 %outputRow_addr_40

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2498" st_id="124" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="8" op_0_bw="7">
<![CDATA[
:1787 %rowCenter_load_123 = load i7 %rowCenter_addr_42

]]></Node>
<StgValue><ssdm name="rowCenter_load_123"/></StgValue>
</operation>

<operation id="2499" st_id="124" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="8" op_0_bw="7">
<![CDATA[
:1790 %rowAbove_load_123 = load i7 %rowAbove_addr_42

]]></Node>
<StgValue><ssdm name="rowAbove_load_123"/></StgValue>
</operation>

<operation id="2500" st_id="124" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="8" op_0_bw="7">
<![CDATA[
:1792 %rowBelow_load_123 = load i7 %rowBelow_addr_42

]]></Node>
<StgValue><ssdm name="rowBelow_load_123"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2501" st_id="125" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="8" op_0_bw="7">
<![CDATA[
:1787 %rowCenter_load_123 = load i7 %rowCenter_addr_42

]]></Node>
<StgValue><ssdm name="rowCenter_load_123"/></StgValue>
</operation>

<operation id="2502" st_id="125" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="8" op_0_bw="7">
<![CDATA[
:1790 %rowAbove_load_123 = load i7 %rowAbove_addr_42

]]></Node>
<StgValue><ssdm name="rowAbove_load_123"/></StgValue>
</operation>

<operation id="2503" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="9" op_0_bw="8">
<![CDATA[
:1791 %zext_ln27_288 = zext i8 %rowAbove_load_123

]]></Node>
<StgValue><ssdm name="zext_ln27_288"/></StgValue>
</operation>

<operation id="2504" st_id="125" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="8" op_0_bw="7">
<![CDATA[
:1792 %rowBelow_load_123 = load i7 %rowBelow_addr_42

]]></Node>
<StgValue><ssdm name="rowBelow_load_123"/></StgValue>
</operation>

<operation id="2505" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="9" op_0_bw="8">
<![CDATA[
:1793 %zext_ln27_289 = zext i8 %rowBelow_load_123

]]></Node>
<StgValue><ssdm name="zext_ln27_289"/></StgValue>
</operation>

<operation id="2506" st_id="125" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="8" op_0_bw="7">
<![CDATA[
:1794 %rowCenter_load_124 = load i7 %rowCenter_addr_41

]]></Node>
<StgValue><ssdm name="rowCenter_load_124"/></StgValue>
</operation>

<operation id="2507" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1799 %add_ln27_123 = add i9 %zext_ln27_289, i9 %zext_ln27_288

]]></Node>
<StgValue><ssdm name="add_ln27_123"/></StgValue>
</operation>

<operation id="2508" st_id="125" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="8" op_0_bw="7">
<![CDATA[
:1806 %rowAbove_load_124 = load i7 %rowAbove_addr_41

]]></Node>
<StgValue><ssdm name="rowAbove_load_124"/></StgValue>
</operation>

<operation id="2509" st_id="125" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="8" op_0_bw="7">
<![CDATA[
:1811 %rowBelow_load_124 = load i7 %rowBelow_addr_41

]]></Node>
<StgValue><ssdm name="rowBelow_load_124"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2510" st_id="126" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="8" op_0_bw="7">
<![CDATA[
:1794 %rowCenter_load_124 = load i7 %rowCenter_addr_41

]]></Node>
<StgValue><ssdm name="rowCenter_load_124"/></StgValue>
</operation>

<operation id="2511" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1796 %rowCenter_addr_43 = getelementptr i8 %rowCenter, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="rowCenter_addr_43"/></StgValue>
</operation>

<operation id="2512" st_id="126" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="8" op_0_bw="7">
<![CDATA[
:1797 %rowCenter_load_125 = load i7 %rowCenter_addr_43

]]></Node>
<StgValue><ssdm name="rowCenter_load_125"/></StgValue>
</operation>

<operation id="2513" st_id="126" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="8" op_0_bw="7">
<![CDATA[
:1806 %rowAbove_load_124 = load i7 %rowAbove_addr_41

]]></Node>
<StgValue><ssdm name="rowAbove_load_124"/></StgValue>
</operation>

<operation id="2514" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1808 %rowAbove_addr_43 = getelementptr i8 %rowAbove, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="rowAbove_addr_43"/></StgValue>
</operation>

<operation id="2515" st_id="126" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="8" op_0_bw="7">
<![CDATA[
:1809 %rowAbove_load_125 = load i7 %rowAbove_addr_43

]]></Node>
<StgValue><ssdm name="rowAbove_load_125"/></StgValue>
</operation>

<operation id="2516" st_id="126" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="8" op_0_bw="7">
<![CDATA[
:1811 %rowBelow_load_124 = load i7 %rowBelow_addr_41

]]></Node>
<StgValue><ssdm name="rowBelow_load_124"/></StgValue>
</operation>

<operation id="2517" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1813 %rowBelow_addr_43 = getelementptr i8 %rowBelow, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="rowBelow_addr_43"/></StgValue>
</operation>

<operation id="2518" st_id="126" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="8" op_0_bw="7">
<![CDATA[
:1814 %rowBelow_load_125 = load i7 %rowBelow_addr_43

]]></Node>
<StgValue><ssdm name="rowBelow_load_125"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2519" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1788 %shl_ln25_40 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_123, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_40"/></StgValue>
</operation>

<operation id="2520" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="14" op_0_bw="12">
<![CDATA[
:1789 %zext_ln27_287 = zext i12 %shl_ln25_40

]]></Node>
<StgValue><ssdm name="zext_ln27_287"/></StgValue>
</operation>

<operation id="2521" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="9" op_0_bw="8">
<![CDATA[
:1795 %zext_ln27_290 = zext i8 %rowCenter_load_124

]]></Node>
<StgValue><ssdm name="zext_ln27_290"/></StgValue>
</operation>

<operation id="2522" st_id="127" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="8" op_0_bw="7">
<![CDATA[
:1797 %rowCenter_load_125 = load i7 %rowCenter_addr_43

]]></Node>
<StgValue><ssdm name="rowCenter_load_125"/></StgValue>
</operation>

<operation id="2523" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="9" op_0_bw="8">
<![CDATA[
:1798 %zext_ln27_291 = zext i8 %rowCenter_load_125

]]></Node>
<StgValue><ssdm name="zext_ln27_291"/></StgValue>
</operation>

<operation id="2524" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="10" op_0_bw="9">
<![CDATA[
:1800 %zext_ln27_292 = zext i9 %add_ln27_123

]]></Node>
<StgValue><ssdm name="zext_ln27_292"/></StgValue>
</operation>

<operation id="2525" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1801 %add_ln27_124 = add i9 %zext_ln27_290, i9 %zext_ln27_291

]]></Node>
<StgValue><ssdm name="add_ln27_124"/></StgValue>
</operation>

<operation id="2526" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="10" op_0_bw="9">
<![CDATA[
:1802 %zext_ln27_293 = zext i9 %add_ln27_124

]]></Node>
<StgValue><ssdm name="zext_ln27_293"/></StgValue>
</operation>

<operation id="2527" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1803 %sum_adjacent_41 = add i10 %zext_ln27_293, i10 %zext_ln27_292

]]></Node>
<StgValue><ssdm name="sum_adjacent_41"/></StgValue>
</operation>

<operation id="2528" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1804 %shl_ln28_40 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_41, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_40"/></StgValue>
</operation>

<operation id="2529" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="14" op_0_bw="13">
<![CDATA[
:1805 %zext_ln30_287 = zext i13 %shl_ln28_40

]]></Node>
<StgValue><ssdm name="zext_ln30_287"/></StgValue>
</operation>

<operation id="2530" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="9" op_0_bw="8">
<![CDATA[
:1807 %zext_ln30_288 = zext i8 %rowAbove_load_124

]]></Node>
<StgValue><ssdm name="zext_ln30_288"/></StgValue>
</operation>

<operation id="2531" st_id="127" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="8" op_0_bw="7">
<![CDATA[
:1809 %rowAbove_load_125 = load i7 %rowAbove_addr_43

]]></Node>
<StgValue><ssdm name="rowAbove_load_125"/></StgValue>
</operation>

<operation id="2532" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="9" op_0_bw="8">
<![CDATA[
:1810 %zext_ln30_289 = zext i8 %rowAbove_load_125

]]></Node>
<StgValue><ssdm name="zext_ln30_289"/></StgValue>
</operation>

<operation id="2533" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="9" op_0_bw="8">
<![CDATA[
:1812 %zext_ln30_290 = zext i8 %rowBelow_load_124

]]></Node>
<StgValue><ssdm name="zext_ln30_290"/></StgValue>
</operation>

<operation id="2534" st_id="127" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="8" op_0_bw="7">
<![CDATA[
:1814 %rowBelow_load_125 = load i7 %rowBelow_addr_43

]]></Node>
<StgValue><ssdm name="rowBelow_load_125"/></StgValue>
</operation>

<operation id="2535" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="9" op_0_bw="8">
<![CDATA[
:1815 %zext_ln30_291 = zext i8 %rowBelow_load_125

]]></Node>
<StgValue><ssdm name="zext_ln30_291"/></StgValue>
</operation>

<operation id="2536" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1816 %add_ln30_123 = add i9 %zext_ln30_289, i9 %zext_ln30_288

]]></Node>
<StgValue><ssdm name="add_ln30_123"/></StgValue>
</operation>

<operation id="2537" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="10" op_0_bw="9">
<![CDATA[
:1817 %zext_ln30_292 = zext i9 %add_ln30_123

]]></Node>
<StgValue><ssdm name="zext_ln30_292"/></StgValue>
</operation>

<operation id="2538" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1818 %add_ln30_124 = add i9 %zext_ln30_290, i9 %zext_ln30_291

]]></Node>
<StgValue><ssdm name="add_ln30_124"/></StgValue>
</operation>

<operation id="2539" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="10" op_0_bw="9">
<![CDATA[
:1819 %zext_ln30_293 = zext i9 %add_ln30_124

]]></Node>
<StgValue><ssdm name="zext_ln30_293"/></StgValue>
</operation>

<operation id="2540" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1820 %sum_diagonal_41 = add i10 %zext_ln30_293, i10 %zext_ln30_292

]]></Node>
<StgValue><ssdm name="sum_diagonal_41"/></StgValue>
</operation>

<operation id="2541" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1821 %shl_ln31_40 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_41, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_40"/></StgValue>
</operation>

<operation id="2542" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="13" op_0_bw="12">
<![CDATA[
:1822 %zext_ln34_82 = zext i12 %shl_ln31_40

]]></Node>
<StgValue><ssdm name="zext_ln34_82"/></StgValue>
</operation>

<operation id="2543" st_id="127" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1823 %add_ln34_200 = add i14 %zext_ln27_287, i14 %zext_ln30_287

]]></Node>
<StgValue><ssdm name="add_ln34_200"/></StgValue>
</operation>

<operation id="2544" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1824 %add_ln34_201 = add i13 %zext_ln34_82, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_201"/></StgValue>
</operation>

<operation id="2545" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="14" op_0_bw="13">
<![CDATA[
:1825 %zext_ln34_83 = zext i13 %add_ln34_201

]]></Node>
<StgValue><ssdm name="zext_ln34_83"/></StgValue>
</operation>

<operation id="2546" st_id="127" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1826 %add_ln34_41 = add i14 %zext_ln34_83, i14 %add_ln34_200

]]></Node>
<StgValue><ssdm name="add_ln34_41"/></StgValue>
</operation>

<operation id="2547" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1827 %trunc_ln35_40 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_41, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_40"/></StgValue>
</operation>

<operation id="2548" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1828 %outputRow_addr_41 = getelementptr i8 %outputRow, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="outputRow_addr_41"/></StgValue>
</operation>

<operation id="2549" st_id="127" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1829 %store_ln35 = store i8 %trunc_ln35_40, i7 %outputRow_addr_41

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2550" st_id="127" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="8" op_0_bw="7">
<![CDATA[
:1830 %rowCenter_load_126 = load i7 %rowCenter_addr_43

]]></Node>
<StgValue><ssdm name="rowCenter_load_126"/></StgValue>
</operation>

<operation id="2551" st_id="127" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="7">
<![CDATA[
:1833 %rowAbove_load_126 = load i7 %rowAbove_addr_43

]]></Node>
<StgValue><ssdm name="rowAbove_load_126"/></StgValue>
</operation>

<operation id="2552" st_id="127" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="7">
<![CDATA[
:1835 %rowBelow_load_126 = load i7 %rowBelow_addr_43

]]></Node>
<StgValue><ssdm name="rowBelow_load_126"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2553" st_id="128" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="8" op_0_bw="7">
<![CDATA[
:1830 %rowCenter_load_126 = load i7 %rowCenter_addr_43

]]></Node>
<StgValue><ssdm name="rowCenter_load_126"/></StgValue>
</operation>

<operation id="2554" st_id="128" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="7">
<![CDATA[
:1833 %rowAbove_load_126 = load i7 %rowAbove_addr_43

]]></Node>
<StgValue><ssdm name="rowAbove_load_126"/></StgValue>
</operation>

<operation id="2555" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="9" op_0_bw="8">
<![CDATA[
:1834 %zext_ln27_295 = zext i8 %rowAbove_load_126

]]></Node>
<StgValue><ssdm name="zext_ln27_295"/></StgValue>
</operation>

<operation id="2556" st_id="128" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="7">
<![CDATA[
:1835 %rowBelow_load_126 = load i7 %rowBelow_addr_43

]]></Node>
<StgValue><ssdm name="rowBelow_load_126"/></StgValue>
</operation>

<operation id="2557" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="9" op_0_bw="8">
<![CDATA[
:1836 %zext_ln27_296 = zext i8 %rowBelow_load_126

]]></Node>
<StgValue><ssdm name="zext_ln27_296"/></StgValue>
</operation>

<operation id="2558" st_id="128" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="8" op_0_bw="7">
<![CDATA[
:1837 %rowCenter_load_127 = load i7 %rowCenter_addr_42

]]></Node>
<StgValue><ssdm name="rowCenter_load_127"/></StgValue>
</operation>

<operation id="2559" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1842 %add_ln27_126 = add i9 %zext_ln27_296, i9 %zext_ln27_295

]]></Node>
<StgValue><ssdm name="add_ln27_126"/></StgValue>
</operation>

<operation id="2560" st_id="128" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="8" op_0_bw="7">
<![CDATA[
:1849 %rowAbove_load_127 = load i7 %rowAbove_addr_42

]]></Node>
<StgValue><ssdm name="rowAbove_load_127"/></StgValue>
</operation>

<operation id="2561" st_id="128" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="8" op_0_bw="7">
<![CDATA[
:1854 %rowBelow_load_127 = load i7 %rowBelow_addr_42

]]></Node>
<StgValue><ssdm name="rowBelow_load_127"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2562" st_id="129" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="8" op_0_bw="7">
<![CDATA[
:1837 %rowCenter_load_127 = load i7 %rowCenter_addr_42

]]></Node>
<StgValue><ssdm name="rowCenter_load_127"/></StgValue>
</operation>

<operation id="2563" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1839 %rowCenter_addr_44 = getelementptr i8 %rowCenter, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="rowCenter_addr_44"/></StgValue>
</operation>

<operation id="2564" st_id="129" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="7">
<![CDATA[
:1840 %rowCenter_load_128 = load i7 %rowCenter_addr_44

]]></Node>
<StgValue><ssdm name="rowCenter_load_128"/></StgValue>
</operation>

<operation id="2565" st_id="129" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="8" op_0_bw="7">
<![CDATA[
:1849 %rowAbove_load_127 = load i7 %rowAbove_addr_42

]]></Node>
<StgValue><ssdm name="rowAbove_load_127"/></StgValue>
</operation>

<operation id="2566" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1851 %rowAbove_addr_44 = getelementptr i8 %rowAbove, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="rowAbove_addr_44"/></StgValue>
</operation>

<operation id="2567" st_id="129" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="7">
<![CDATA[
:1852 %rowAbove_load_128 = load i7 %rowAbove_addr_44

]]></Node>
<StgValue><ssdm name="rowAbove_load_128"/></StgValue>
</operation>

<operation id="2568" st_id="129" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="8" op_0_bw="7">
<![CDATA[
:1854 %rowBelow_load_127 = load i7 %rowBelow_addr_42

]]></Node>
<StgValue><ssdm name="rowBelow_load_127"/></StgValue>
</operation>

<operation id="2569" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1856 %rowBelow_addr_44 = getelementptr i8 %rowBelow, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="rowBelow_addr_44"/></StgValue>
</operation>

<operation id="2570" st_id="129" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="8" op_0_bw="7">
<![CDATA[
:1857 %rowBelow_load_128 = load i7 %rowBelow_addr_44

]]></Node>
<StgValue><ssdm name="rowBelow_load_128"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2571" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1831 %shl_ln25_41 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_126, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_41"/></StgValue>
</operation>

<operation id="2572" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="14" op_0_bw="12">
<![CDATA[
:1832 %zext_ln27_294 = zext i12 %shl_ln25_41

]]></Node>
<StgValue><ssdm name="zext_ln27_294"/></StgValue>
</operation>

<operation id="2573" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="9" op_0_bw="8">
<![CDATA[
:1838 %zext_ln27_297 = zext i8 %rowCenter_load_127

]]></Node>
<StgValue><ssdm name="zext_ln27_297"/></StgValue>
</operation>

<operation id="2574" st_id="130" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="7">
<![CDATA[
:1840 %rowCenter_load_128 = load i7 %rowCenter_addr_44

]]></Node>
<StgValue><ssdm name="rowCenter_load_128"/></StgValue>
</operation>

<operation id="2575" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="9" op_0_bw="8">
<![CDATA[
:1841 %zext_ln27_298 = zext i8 %rowCenter_load_128

]]></Node>
<StgValue><ssdm name="zext_ln27_298"/></StgValue>
</operation>

<operation id="2576" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="10" op_0_bw="9">
<![CDATA[
:1843 %zext_ln27_299 = zext i9 %add_ln27_126

]]></Node>
<StgValue><ssdm name="zext_ln27_299"/></StgValue>
</operation>

<operation id="2577" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1844 %add_ln27_127 = add i9 %zext_ln27_297, i9 %zext_ln27_298

]]></Node>
<StgValue><ssdm name="add_ln27_127"/></StgValue>
</operation>

<operation id="2578" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="10" op_0_bw="9">
<![CDATA[
:1845 %zext_ln27_300 = zext i9 %add_ln27_127

]]></Node>
<StgValue><ssdm name="zext_ln27_300"/></StgValue>
</operation>

<operation id="2579" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1846 %sum_adjacent_42 = add i10 %zext_ln27_300, i10 %zext_ln27_299

]]></Node>
<StgValue><ssdm name="sum_adjacent_42"/></StgValue>
</operation>

<operation id="2580" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1847 %shl_ln28_41 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_42, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_41"/></StgValue>
</operation>

<operation id="2581" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="14" op_0_bw="13">
<![CDATA[
:1848 %zext_ln30_294 = zext i13 %shl_ln28_41

]]></Node>
<StgValue><ssdm name="zext_ln30_294"/></StgValue>
</operation>

<operation id="2582" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="9" op_0_bw="8">
<![CDATA[
:1850 %zext_ln30_295 = zext i8 %rowAbove_load_127

]]></Node>
<StgValue><ssdm name="zext_ln30_295"/></StgValue>
</operation>

<operation id="2583" st_id="130" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="7">
<![CDATA[
:1852 %rowAbove_load_128 = load i7 %rowAbove_addr_44

]]></Node>
<StgValue><ssdm name="rowAbove_load_128"/></StgValue>
</operation>

<operation id="2584" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="9" op_0_bw="8">
<![CDATA[
:1853 %zext_ln30_296 = zext i8 %rowAbove_load_128

]]></Node>
<StgValue><ssdm name="zext_ln30_296"/></StgValue>
</operation>

<operation id="2585" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="9" op_0_bw="8">
<![CDATA[
:1855 %zext_ln30_297 = zext i8 %rowBelow_load_127

]]></Node>
<StgValue><ssdm name="zext_ln30_297"/></StgValue>
</operation>

<operation id="2586" st_id="130" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="8" op_0_bw="7">
<![CDATA[
:1857 %rowBelow_load_128 = load i7 %rowBelow_addr_44

]]></Node>
<StgValue><ssdm name="rowBelow_load_128"/></StgValue>
</operation>

<operation id="2587" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="9" op_0_bw="8">
<![CDATA[
:1858 %zext_ln30_298 = zext i8 %rowBelow_load_128

]]></Node>
<StgValue><ssdm name="zext_ln30_298"/></StgValue>
</operation>

<operation id="2588" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1859 %add_ln30_126 = add i9 %zext_ln30_296, i9 %zext_ln30_295

]]></Node>
<StgValue><ssdm name="add_ln30_126"/></StgValue>
</operation>

<operation id="2589" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="10" op_0_bw="9">
<![CDATA[
:1860 %zext_ln30_299 = zext i9 %add_ln30_126

]]></Node>
<StgValue><ssdm name="zext_ln30_299"/></StgValue>
</operation>

<operation id="2590" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1861 %add_ln30_127 = add i9 %zext_ln30_297, i9 %zext_ln30_298

]]></Node>
<StgValue><ssdm name="add_ln30_127"/></StgValue>
</operation>

<operation id="2591" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="10" op_0_bw="9">
<![CDATA[
:1862 %zext_ln30_300 = zext i9 %add_ln30_127

]]></Node>
<StgValue><ssdm name="zext_ln30_300"/></StgValue>
</operation>

<operation id="2592" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1863 %sum_diagonal_42 = add i10 %zext_ln30_300, i10 %zext_ln30_299

]]></Node>
<StgValue><ssdm name="sum_diagonal_42"/></StgValue>
</operation>

<operation id="2593" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1864 %shl_ln31_41 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_42, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_41"/></StgValue>
</operation>

<operation id="2594" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="13" op_0_bw="12">
<![CDATA[
:1865 %zext_ln34_84 = zext i12 %shl_ln31_41

]]></Node>
<StgValue><ssdm name="zext_ln34_84"/></StgValue>
</operation>

<operation id="2595" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1866 %add_ln34_202 = add i14 %zext_ln27_294, i14 %zext_ln30_294

]]></Node>
<StgValue><ssdm name="add_ln34_202"/></StgValue>
</operation>

<operation id="2596" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1867 %add_ln34_203 = add i13 %zext_ln34_84, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_203"/></StgValue>
</operation>

<operation id="2597" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="14" op_0_bw="13">
<![CDATA[
:1868 %zext_ln34_85 = zext i13 %add_ln34_203

]]></Node>
<StgValue><ssdm name="zext_ln34_85"/></StgValue>
</operation>

<operation id="2598" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1869 %add_ln34_42 = add i14 %zext_ln34_85, i14 %add_ln34_202

]]></Node>
<StgValue><ssdm name="add_ln34_42"/></StgValue>
</operation>

<operation id="2599" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1870 %trunc_ln35_41 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_42, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_41"/></StgValue>
</operation>

<operation id="2600" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1871 %outputRow_addr_42 = getelementptr i8 %outputRow, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="outputRow_addr_42"/></StgValue>
</operation>

<operation id="2601" st_id="130" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1872 %store_ln35 = store i8 %trunc_ln35_41, i7 %outputRow_addr_42

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2602" st_id="130" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="8" op_0_bw="7">
<![CDATA[
:1873 %rowCenter_load_129 = load i7 %rowCenter_addr_44

]]></Node>
<StgValue><ssdm name="rowCenter_load_129"/></StgValue>
</operation>

<operation id="2603" st_id="130" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="8" op_0_bw="7">
<![CDATA[
:1876 %rowAbove_load_129 = load i7 %rowAbove_addr_44

]]></Node>
<StgValue><ssdm name="rowAbove_load_129"/></StgValue>
</operation>

<operation id="2604" st_id="130" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="7">
<![CDATA[
:1878 %rowBelow_load_129 = load i7 %rowBelow_addr_44

]]></Node>
<StgValue><ssdm name="rowBelow_load_129"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2605" st_id="131" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="8" op_0_bw="7">
<![CDATA[
:1873 %rowCenter_load_129 = load i7 %rowCenter_addr_44

]]></Node>
<StgValue><ssdm name="rowCenter_load_129"/></StgValue>
</operation>

<operation id="2606" st_id="131" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="8" op_0_bw="7">
<![CDATA[
:1876 %rowAbove_load_129 = load i7 %rowAbove_addr_44

]]></Node>
<StgValue><ssdm name="rowAbove_load_129"/></StgValue>
</operation>

<operation id="2607" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="9" op_0_bw="8">
<![CDATA[
:1877 %zext_ln27_302 = zext i8 %rowAbove_load_129

]]></Node>
<StgValue><ssdm name="zext_ln27_302"/></StgValue>
</operation>

<operation id="2608" st_id="131" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="7">
<![CDATA[
:1878 %rowBelow_load_129 = load i7 %rowBelow_addr_44

]]></Node>
<StgValue><ssdm name="rowBelow_load_129"/></StgValue>
</operation>

<operation id="2609" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="9" op_0_bw="8">
<![CDATA[
:1879 %zext_ln27_303 = zext i8 %rowBelow_load_129

]]></Node>
<StgValue><ssdm name="zext_ln27_303"/></StgValue>
</operation>

<operation id="2610" st_id="131" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="8" op_0_bw="7">
<![CDATA[
:1880 %rowCenter_load_130 = load i7 %rowCenter_addr_43

]]></Node>
<StgValue><ssdm name="rowCenter_load_130"/></StgValue>
</operation>

<operation id="2611" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1885 %add_ln27_129 = add i9 %zext_ln27_303, i9 %zext_ln27_302

]]></Node>
<StgValue><ssdm name="add_ln27_129"/></StgValue>
</operation>

<operation id="2612" st_id="131" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="8" op_0_bw="7">
<![CDATA[
:1892 %rowAbove_load_130 = load i7 %rowAbove_addr_43

]]></Node>
<StgValue><ssdm name="rowAbove_load_130"/></StgValue>
</operation>

<operation id="2613" st_id="131" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="7">
<![CDATA[
:1897 %rowBelow_load_130 = load i7 %rowBelow_addr_43

]]></Node>
<StgValue><ssdm name="rowBelow_load_130"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2614" st_id="132" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="8" op_0_bw="7">
<![CDATA[
:1880 %rowCenter_load_130 = load i7 %rowCenter_addr_43

]]></Node>
<StgValue><ssdm name="rowCenter_load_130"/></StgValue>
</operation>

<operation id="2615" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1882 %rowCenter_addr_45 = getelementptr i8 %rowCenter, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="rowCenter_addr_45"/></StgValue>
</operation>

<operation id="2616" st_id="132" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="8" op_0_bw="7">
<![CDATA[
:1883 %rowCenter_load_131 = load i7 %rowCenter_addr_45

]]></Node>
<StgValue><ssdm name="rowCenter_load_131"/></StgValue>
</operation>

<operation id="2617" st_id="132" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="8" op_0_bw="7">
<![CDATA[
:1892 %rowAbove_load_130 = load i7 %rowAbove_addr_43

]]></Node>
<StgValue><ssdm name="rowAbove_load_130"/></StgValue>
</operation>

<operation id="2618" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1894 %rowAbove_addr_45 = getelementptr i8 %rowAbove, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="rowAbove_addr_45"/></StgValue>
</operation>

<operation id="2619" st_id="132" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="8" op_0_bw="7">
<![CDATA[
:1895 %rowAbove_load_131 = load i7 %rowAbove_addr_45

]]></Node>
<StgValue><ssdm name="rowAbove_load_131"/></StgValue>
</operation>

<operation id="2620" st_id="132" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="7">
<![CDATA[
:1897 %rowBelow_load_130 = load i7 %rowBelow_addr_43

]]></Node>
<StgValue><ssdm name="rowBelow_load_130"/></StgValue>
</operation>

<operation id="2621" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1899 %rowBelow_addr_45 = getelementptr i8 %rowBelow, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="rowBelow_addr_45"/></StgValue>
</operation>

<operation id="2622" st_id="132" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="7">
<![CDATA[
:1900 %rowBelow_load_131 = load i7 %rowBelow_addr_45

]]></Node>
<StgValue><ssdm name="rowBelow_load_131"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2623" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1874 %shl_ln25_42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_129, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_42"/></StgValue>
</operation>

<operation id="2624" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="14" op_0_bw="12">
<![CDATA[
:1875 %zext_ln27_301 = zext i12 %shl_ln25_42

]]></Node>
<StgValue><ssdm name="zext_ln27_301"/></StgValue>
</operation>

<operation id="2625" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="9" op_0_bw="8">
<![CDATA[
:1881 %zext_ln27_304 = zext i8 %rowCenter_load_130

]]></Node>
<StgValue><ssdm name="zext_ln27_304"/></StgValue>
</operation>

<operation id="2626" st_id="133" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="8" op_0_bw="7">
<![CDATA[
:1883 %rowCenter_load_131 = load i7 %rowCenter_addr_45

]]></Node>
<StgValue><ssdm name="rowCenter_load_131"/></StgValue>
</operation>

<operation id="2627" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="9" op_0_bw="8">
<![CDATA[
:1884 %zext_ln27_305 = zext i8 %rowCenter_load_131

]]></Node>
<StgValue><ssdm name="zext_ln27_305"/></StgValue>
</operation>

<operation id="2628" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="10" op_0_bw="9">
<![CDATA[
:1886 %zext_ln27_306 = zext i9 %add_ln27_129

]]></Node>
<StgValue><ssdm name="zext_ln27_306"/></StgValue>
</operation>

<operation id="2629" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1887 %add_ln27_130 = add i9 %zext_ln27_304, i9 %zext_ln27_305

]]></Node>
<StgValue><ssdm name="add_ln27_130"/></StgValue>
</operation>

<operation id="2630" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="10" op_0_bw="9">
<![CDATA[
:1888 %zext_ln27_307 = zext i9 %add_ln27_130

]]></Node>
<StgValue><ssdm name="zext_ln27_307"/></StgValue>
</operation>

<operation id="2631" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1889 %sum_adjacent_43 = add i10 %zext_ln27_307, i10 %zext_ln27_306

]]></Node>
<StgValue><ssdm name="sum_adjacent_43"/></StgValue>
</operation>

<operation id="2632" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1890 %shl_ln28_42 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_43, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_42"/></StgValue>
</operation>

<operation id="2633" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="14" op_0_bw="13">
<![CDATA[
:1891 %zext_ln30_301 = zext i13 %shl_ln28_42

]]></Node>
<StgValue><ssdm name="zext_ln30_301"/></StgValue>
</operation>

<operation id="2634" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="9" op_0_bw="8">
<![CDATA[
:1893 %zext_ln30_302 = zext i8 %rowAbove_load_130

]]></Node>
<StgValue><ssdm name="zext_ln30_302"/></StgValue>
</operation>

<operation id="2635" st_id="133" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="8" op_0_bw="7">
<![CDATA[
:1895 %rowAbove_load_131 = load i7 %rowAbove_addr_45

]]></Node>
<StgValue><ssdm name="rowAbove_load_131"/></StgValue>
</operation>

<operation id="2636" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="9" op_0_bw="8">
<![CDATA[
:1896 %zext_ln30_303 = zext i8 %rowAbove_load_131

]]></Node>
<StgValue><ssdm name="zext_ln30_303"/></StgValue>
</operation>

<operation id="2637" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="9" op_0_bw="8">
<![CDATA[
:1898 %zext_ln30_304 = zext i8 %rowBelow_load_130

]]></Node>
<StgValue><ssdm name="zext_ln30_304"/></StgValue>
</operation>

<operation id="2638" st_id="133" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="7">
<![CDATA[
:1900 %rowBelow_load_131 = load i7 %rowBelow_addr_45

]]></Node>
<StgValue><ssdm name="rowBelow_load_131"/></StgValue>
</operation>

<operation id="2639" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="9" op_0_bw="8">
<![CDATA[
:1901 %zext_ln30_305 = zext i8 %rowBelow_load_131

]]></Node>
<StgValue><ssdm name="zext_ln30_305"/></StgValue>
</operation>

<operation id="2640" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1902 %add_ln30_129 = add i9 %zext_ln30_303, i9 %zext_ln30_302

]]></Node>
<StgValue><ssdm name="add_ln30_129"/></StgValue>
</operation>

<operation id="2641" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="10" op_0_bw="9">
<![CDATA[
:1903 %zext_ln30_306 = zext i9 %add_ln30_129

]]></Node>
<StgValue><ssdm name="zext_ln30_306"/></StgValue>
</operation>

<operation id="2642" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1904 %add_ln30_130 = add i9 %zext_ln30_304, i9 %zext_ln30_305

]]></Node>
<StgValue><ssdm name="add_ln30_130"/></StgValue>
</operation>

<operation id="2643" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="10" op_0_bw="9">
<![CDATA[
:1905 %zext_ln30_307 = zext i9 %add_ln30_130

]]></Node>
<StgValue><ssdm name="zext_ln30_307"/></StgValue>
</operation>

<operation id="2644" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1906 %sum_diagonal_43 = add i10 %zext_ln30_307, i10 %zext_ln30_306

]]></Node>
<StgValue><ssdm name="sum_diagonal_43"/></StgValue>
</operation>

<operation id="2645" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1907 %shl_ln31_42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_43, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_42"/></StgValue>
</operation>

<operation id="2646" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="13" op_0_bw="12">
<![CDATA[
:1908 %zext_ln34_86 = zext i12 %shl_ln31_42

]]></Node>
<StgValue><ssdm name="zext_ln34_86"/></StgValue>
</operation>

<operation id="2647" st_id="133" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1909 %add_ln34_204 = add i14 %zext_ln27_301, i14 %zext_ln30_301

]]></Node>
<StgValue><ssdm name="add_ln34_204"/></StgValue>
</operation>

<operation id="2648" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1910 %add_ln34_205 = add i13 %zext_ln34_86, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_205"/></StgValue>
</operation>

<operation id="2649" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="14" op_0_bw="13">
<![CDATA[
:1911 %zext_ln34_87 = zext i13 %add_ln34_205

]]></Node>
<StgValue><ssdm name="zext_ln34_87"/></StgValue>
</operation>

<operation id="2650" st_id="133" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1912 %add_ln34_43 = add i14 %zext_ln34_87, i14 %add_ln34_204

]]></Node>
<StgValue><ssdm name="add_ln34_43"/></StgValue>
</operation>

<operation id="2651" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1913 %trunc_ln35_42 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_43, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_42"/></StgValue>
</operation>

<operation id="2652" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1914 %outputRow_addr_43 = getelementptr i8 %outputRow, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="outputRow_addr_43"/></StgValue>
</operation>

<operation id="2653" st_id="133" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1915 %store_ln35 = store i8 %trunc_ln35_42, i7 %outputRow_addr_43

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2654" st_id="133" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="8" op_0_bw="7">
<![CDATA[
:1916 %rowCenter_load_132 = load i7 %rowCenter_addr_45

]]></Node>
<StgValue><ssdm name="rowCenter_load_132"/></StgValue>
</operation>

<operation id="2655" st_id="133" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="8" op_0_bw="7">
<![CDATA[
:1919 %rowAbove_load_132 = load i7 %rowAbove_addr_45

]]></Node>
<StgValue><ssdm name="rowAbove_load_132"/></StgValue>
</operation>

<operation id="2656" st_id="133" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="8" op_0_bw="7">
<![CDATA[
:1921 %rowBelow_load_132 = load i7 %rowBelow_addr_45

]]></Node>
<StgValue><ssdm name="rowBelow_load_132"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2657" st_id="134" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="8" op_0_bw="7">
<![CDATA[
:1916 %rowCenter_load_132 = load i7 %rowCenter_addr_45

]]></Node>
<StgValue><ssdm name="rowCenter_load_132"/></StgValue>
</operation>

<operation id="2658" st_id="134" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="8" op_0_bw="7">
<![CDATA[
:1919 %rowAbove_load_132 = load i7 %rowAbove_addr_45

]]></Node>
<StgValue><ssdm name="rowAbove_load_132"/></StgValue>
</operation>

<operation id="2659" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="9" op_0_bw="8">
<![CDATA[
:1920 %zext_ln27_309 = zext i8 %rowAbove_load_132

]]></Node>
<StgValue><ssdm name="zext_ln27_309"/></StgValue>
</operation>

<operation id="2660" st_id="134" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="8" op_0_bw="7">
<![CDATA[
:1921 %rowBelow_load_132 = load i7 %rowBelow_addr_45

]]></Node>
<StgValue><ssdm name="rowBelow_load_132"/></StgValue>
</operation>

<operation id="2661" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="9" op_0_bw="8">
<![CDATA[
:1922 %zext_ln27_310 = zext i8 %rowBelow_load_132

]]></Node>
<StgValue><ssdm name="zext_ln27_310"/></StgValue>
</operation>

<operation id="2662" st_id="134" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="8" op_0_bw="7">
<![CDATA[
:1923 %rowCenter_load_133 = load i7 %rowCenter_addr_44

]]></Node>
<StgValue><ssdm name="rowCenter_load_133"/></StgValue>
</operation>

<operation id="2663" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1928 %add_ln27_132 = add i9 %zext_ln27_310, i9 %zext_ln27_309

]]></Node>
<StgValue><ssdm name="add_ln27_132"/></StgValue>
</operation>

<operation id="2664" st_id="134" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="8" op_0_bw="7">
<![CDATA[
:1935 %rowAbove_load_133 = load i7 %rowAbove_addr_44

]]></Node>
<StgValue><ssdm name="rowAbove_load_133"/></StgValue>
</operation>

<operation id="2665" st_id="134" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="8" op_0_bw="7">
<![CDATA[
:1940 %rowBelow_load_133 = load i7 %rowBelow_addr_44

]]></Node>
<StgValue><ssdm name="rowBelow_load_133"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2666" st_id="135" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="8" op_0_bw="7">
<![CDATA[
:1923 %rowCenter_load_133 = load i7 %rowCenter_addr_44

]]></Node>
<StgValue><ssdm name="rowCenter_load_133"/></StgValue>
</operation>

<operation id="2667" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1925 %rowCenter_addr_46 = getelementptr i8 %rowCenter, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="rowCenter_addr_46"/></StgValue>
</operation>

<operation id="2668" st_id="135" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="8" op_0_bw="7">
<![CDATA[
:1926 %rowCenter_load_134 = load i7 %rowCenter_addr_46

]]></Node>
<StgValue><ssdm name="rowCenter_load_134"/></StgValue>
</operation>

<operation id="2669" st_id="135" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="8" op_0_bw="7">
<![CDATA[
:1935 %rowAbove_load_133 = load i7 %rowAbove_addr_44

]]></Node>
<StgValue><ssdm name="rowAbove_load_133"/></StgValue>
</operation>

<operation id="2670" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1937 %rowAbove_addr_46 = getelementptr i8 %rowAbove, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="rowAbove_addr_46"/></StgValue>
</operation>

<operation id="2671" st_id="135" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="7">
<![CDATA[
:1938 %rowAbove_load_134 = load i7 %rowAbove_addr_46

]]></Node>
<StgValue><ssdm name="rowAbove_load_134"/></StgValue>
</operation>

<operation id="2672" st_id="135" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="8" op_0_bw="7">
<![CDATA[
:1940 %rowBelow_load_133 = load i7 %rowBelow_addr_44

]]></Node>
<StgValue><ssdm name="rowBelow_load_133"/></StgValue>
</operation>

<operation id="2673" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1942 %rowBelow_addr_46 = getelementptr i8 %rowBelow, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="rowBelow_addr_46"/></StgValue>
</operation>

<operation id="2674" st_id="135" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="7">
<![CDATA[
:1943 %rowBelow_load_134 = load i7 %rowBelow_addr_46

]]></Node>
<StgValue><ssdm name="rowBelow_load_134"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2675" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1917 %shl_ln25_43 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_132, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_43"/></StgValue>
</operation>

<operation id="2676" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="14" op_0_bw="12">
<![CDATA[
:1918 %zext_ln27_308 = zext i12 %shl_ln25_43

]]></Node>
<StgValue><ssdm name="zext_ln27_308"/></StgValue>
</operation>

<operation id="2677" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="9" op_0_bw="8">
<![CDATA[
:1924 %zext_ln27_311 = zext i8 %rowCenter_load_133

]]></Node>
<StgValue><ssdm name="zext_ln27_311"/></StgValue>
</operation>

<operation id="2678" st_id="136" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="8" op_0_bw="7">
<![CDATA[
:1926 %rowCenter_load_134 = load i7 %rowCenter_addr_46

]]></Node>
<StgValue><ssdm name="rowCenter_load_134"/></StgValue>
</operation>

<operation id="2679" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="9" op_0_bw="8">
<![CDATA[
:1927 %zext_ln27_312 = zext i8 %rowCenter_load_134

]]></Node>
<StgValue><ssdm name="zext_ln27_312"/></StgValue>
</operation>

<operation id="2680" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="10" op_0_bw="9">
<![CDATA[
:1929 %zext_ln27_313 = zext i9 %add_ln27_132

]]></Node>
<StgValue><ssdm name="zext_ln27_313"/></StgValue>
</operation>

<operation id="2681" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1930 %add_ln27_133 = add i9 %zext_ln27_311, i9 %zext_ln27_312

]]></Node>
<StgValue><ssdm name="add_ln27_133"/></StgValue>
</operation>

<operation id="2682" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="10" op_0_bw="9">
<![CDATA[
:1931 %zext_ln27_314 = zext i9 %add_ln27_133

]]></Node>
<StgValue><ssdm name="zext_ln27_314"/></StgValue>
</operation>

<operation id="2683" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1932 %sum_adjacent_44 = add i10 %zext_ln27_314, i10 %zext_ln27_313

]]></Node>
<StgValue><ssdm name="sum_adjacent_44"/></StgValue>
</operation>

<operation id="2684" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1933 %shl_ln28_43 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_44, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_43"/></StgValue>
</operation>

<operation id="2685" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="14" op_0_bw="13">
<![CDATA[
:1934 %zext_ln30_308 = zext i13 %shl_ln28_43

]]></Node>
<StgValue><ssdm name="zext_ln30_308"/></StgValue>
</operation>

<operation id="2686" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="9" op_0_bw="8">
<![CDATA[
:1936 %zext_ln30_309 = zext i8 %rowAbove_load_133

]]></Node>
<StgValue><ssdm name="zext_ln30_309"/></StgValue>
</operation>

<operation id="2687" st_id="136" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="7">
<![CDATA[
:1938 %rowAbove_load_134 = load i7 %rowAbove_addr_46

]]></Node>
<StgValue><ssdm name="rowAbove_load_134"/></StgValue>
</operation>

<operation id="2688" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="9" op_0_bw="8">
<![CDATA[
:1939 %zext_ln30_310 = zext i8 %rowAbove_load_134

]]></Node>
<StgValue><ssdm name="zext_ln30_310"/></StgValue>
</operation>

<operation id="2689" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="9" op_0_bw="8">
<![CDATA[
:1941 %zext_ln30_311 = zext i8 %rowBelow_load_133

]]></Node>
<StgValue><ssdm name="zext_ln30_311"/></StgValue>
</operation>

<operation id="2690" st_id="136" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="7">
<![CDATA[
:1943 %rowBelow_load_134 = load i7 %rowBelow_addr_46

]]></Node>
<StgValue><ssdm name="rowBelow_load_134"/></StgValue>
</operation>

<operation id="2691" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="9" op_0_bw="8">
<![CDATA[
:1944 %zext_ln30_312 = zext i8 %rowBelow_load_134

]]></Node>
<StgValue><ssdm name="zext_ln30_312"/></StgValue>
</operation>

<operation id="2692" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1945 %add_ln30_132 = add i9 %zext_ln30_310, i9 %zext_ln30_309

]]></Node>
<StgValue><ssdm name="add_ln30_132"/></StgValue>
</operation>

<operation id="2693" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="10" op_0_bw="9">
<![CDATA[
:1946 %zext_ln30_313 = zext i9 %add_ln30_132

]]></Node>
<StgValue><ssdm name="zext_ln30_313"/></StgValue>
</operation>

<operation id="2694" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1947 %add_ln30_133 = add i9 %zext_ln30_311, i9 %zext_ln30_312

]]></Node>
<StgValue><ssdm name="add_ln30_133"/></StgValue>
</operation>

<operation id="2695" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="10" op_0_bw="9">
<![CDATA[
:1948 %zext_ln30_314 = zext i9 %add_ln30_133

]]></Node>
<StgValue><ssdm name="zext_ln30_314"/></StgValue>
</operation>

<operation id="2696" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1949 %sum_diagonal_44 = add i10 %zext_ln30_314, i10 %zext_ln30_313

]]></Node>
<StgValue><ssdm name="sum_diagonal_44"/></StgValue>
</operation>

<operation id="2697" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1950 %shl_ln31_43 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_44, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_43"/></StgValue>
</operation>

<operation id="2698" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="13" op_0_bw="12">
<![CDATA[
:1951 %zext_ln34_88 = zext i12 %shl_ln31_43

]]></Node>
<StgValue><ssdm name="zext_ln34_88"/></StgValue>
</operation>

<operation id="2699" st_id="136" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1952 %add_ln34_206 = add i14 %zext_ln27_308, i14 %zext_ln30_308

]]></Node>
<StgValue><ssdm name="add_ln34_206"/></StgValue>
</operation>

<operation id="2700" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1953 %add_ln34_207 = add i13 %zext_ln34_88, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_207"/></StgValue>
</operation>

<operation id="2701" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="14" op_0_bw="13">
<![CDATA[
:1954 %zext_ln34_89 = zext i13 %add_ln34_207

]]></Node>
<StgValue><ssdm name="zext_ln34_89"/></StgValue>
</operation>

<operation id="2702" st_id="136" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1955 %add_ln34_44 = add i14 %zext_ln34_89, i14 %add_ln34_206

]]></Node>
<StgValue><ssdm name="add_ln34_44"/></StgValue>
</operation>

<operation id="2703" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1956 %trunc_ln35_43 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_44, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_43"/></StgValue>
</operation>

<operation id="2704" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1957 %outputRow_addr_44 = getelementptr i8 %outputRow, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="outputRow_addr_44"/></StgValue>
</operation>

<operation id="2705" st_id="136" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1958 %store_ln35 = store i8 %trunc_ln35_43, i7 %outputRow_addr_44

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2706" st_id="136" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="8" op_0_bw="7">
<![CDATA[
:1959 %rowCenter_load_135 = load i7 %rowCenter_addr_46

]]></Node>
<StgValue><ssdm name="rowCenter_load_135"/></StgValue>
</operation>

<operation id="2707" st_id="136" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="8" op_0_bw="7">
<![CDATA[
:1962 %rowAbove_load_135 = load i7 %rowAbove_addr_46

]]></Node>
<StgValue><ssdm name="rowAbove_load_135"/></StgValue>
</operation>

<operation id="2708" st_id="136" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="8" op_0_bw="7">
<![CDATA[
:1964 %rowBelow_load_135 = load i7 %rowBelow_addr_46

]]></Node>
<StgValue><ssdm name="rowBelow_load_135"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2709" st_id="137" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="8" op_0_bw="7">
<![CDATA[
:1959 %rowCenter_load_135 = load i7 %rowCenter_addr_46

]]></Node>
<StgValue><ssdm name="rowCenter_load_135"/></StgValue>
</operation>

<operation id="2710" st_id="137" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="8" op_0_bw="7">
<![CDATA[
:1962 %rowAbove_load_135 = load i7 %rowAbove_addr_46

]]></Node>
<StgValue><ssdm name="rowAbove_load_135"/></StgValue>
</operation>

<operation id="2711" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="9" op_0_bw="8">
<![CDATA[
:1963 %zext_ln27_316 = zext i8 %rowAbove_load_135

]]></Node>
<StgValue><ssdm name="zext_ln27_316"/></StgValue>
</operation>

<operation id="2712" st_id="137" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="8" op_0_bw="7">
<![CDATA[
:1964 %rowBelow_load_135 = load i7 %rowBelow_addr_46

]]></Node>
<StgValue><ssdm name="rowBelow_load_135"/></StgValue>
</operation>

<operation id="2713" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="9" op_0_bw="8">
<![CDATA[
:1965 %zext_ln27_317 = zext i8 %rowBelow_load_135

]]></Node>
<StgValue><ssdm name="zext_ln27_317"/></StgValue>
</operation>

<operation id="2714" st_id="137" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="8" op_0_bw="7">
<![CDATA[
:1966 %rowCenter_load_136 = load i7 %rowCenter_addr_45

]]></Node>
<StgValue><ssdm name="rowCenter_load_136"/></StgValue>
</operation>

<operation id="2715" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1971 %add_ln27_135 = add i9 %zext_ln27_317, i9 %zext_ln27_316

]]></Node>
<StgValue><ssdm name="add_ln27_135"/></StgValue>
</operation>

<operation id="2716" st_id="137" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="8" op_0_bw="7">
<![CDATA[
:1978 %rowAbove_load_136 = load i7 %rowAbove_addr_45

]]></Node>
<StgValue><ssdm name="rowAbove_load_136"/></StgValue>
</operation>

<operation id="2717" st_id="137" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="8" op_0_bw="7">
<![CDATA[
:1983 %rowBelow_load_136 = load i7 %rowBelow_addr_45

]]></Node>
<StgValue><ssdm name="rowBelow_load_136"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2718" st_id="138" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="8" op_0_bw="7">
<![CDATA[
:1966 %rowCenter_load_136 = load i7 %rowCenter_addr_45

]]></Node>
<StgValue><ssdm name="rowCenter_load_136"/></StgValue>
</operation>

<operation id="2719" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1968 %rowCenter_addr_47 = getelementptr i8 %rowCenter, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="rowCenter_addr_47"/></StgValue>
</operation>

<operation id="2720" st_id="138" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="7">
<![CDATA[
:1969 %rowCenter_load_137 = load i7 %rowCenter_addr_47

]]></Node>
<StgValue><ssdm name="rowCenter_load_137"/></StgValue>
</operation>

<operation id="2721" st_id="138" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="8" op_0_bw="7">
<![CDATA[
:1978 %rowAbove_load_136 = load i7 %rowAbove_addr_45

]]></Node>
<StgValue><ssdm name="rowAbove_load_136"/></StgValue>
</operation>

<operation id="2722" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1980 %rowAbove_addr_47 = getelementptr i8 %rowAbove, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="rowAbove_addr_47"/></StgValue>
</operation>

<operation id="2723" st_id="138" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="8" op_0_bw="7">
<![CDATA[
:1981 %rowAbove_load_137 = load i7 %rowAbove_addr_47

]]></Node>
<StgValue><ssdm name="rowAbove_load_137"/></StgValue>
</operation>

<operation id="2724" st_id="138" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="8" op_0_bw="7">
<![CDATA[
:1983 %rowBelow_load_136 = load i7 %rowBelow_addr_45

]]></Node>
<StgValue><ssdm name="rowBelow_load_136"/></StgValue>
</operation>

<operation id="2725" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1985 %rowBelow_addr_47 = getelementptr i8 %rowBelow, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="rowBelow_addr_47"/></StgValue>
</operation>

<operation id="2726" st_id="138" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="8" op_0_bw="7">
<![CDATA[
:1986 %rowBelow_load_137 = load i7 %rowBelow_addr_47

]]></Node>
<StgValue><ssdm name="rowBelow_load_137"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2727" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:1960 %shl_ln25_44 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_135, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_44"/></StgValue>
</operation>

<operation id="2728" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="14" op_0_bw="12">
<![CDATA[
:1961 %zext_ln27_315 = zext i12 %shl_ln25_44

]]></Node>
<StgValue><ssdm name="zext_ln27_315"/></StgValue>
</operation>

<operation id="2729" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="9" op_0_bw="8">
<![CDATA[
:1967 %zext_ln27_318 = zext i8 %rowCenter_load_136

]]></Node>
<StgValue><ssdm name="zext_ln27_318"/></StgValue>
</operation>

<operation id="2730" st_id="139" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="7">
<![CDATA[
:1969 %rowCenter_load_137 = load i7 %rowCenter_addr_47

]]></Node>
<StgValue><ssdm name="rowCenter_load_137"/></StgValue>
</operation>

<operation id="2731" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="9" op_0_bw="8">
<![CDATA[
:1970 %zext_ln27_319 = zext i8 %rowCenter_load_137

]]></Node>
<StgValue><ssdm name="zext_ln27_319"/></StgValue>
</operation>

<operation id="2732" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="10" op_0_bw="9">
<![CDATA[
:1972 %zext_ln27_320 = zext i9 %add_ln27_135

]]></Node>
<StgValue><ssdm name="zext_ln27_320"/></StgValue>
</operation>

<operation id="2733" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1973 %add_ln27_136 = add i9 %zext_ln27_318, i9 %zext_ln27_319

]]></Node>
<StgValue><ssdm name="add_ln27_136"/></StgValue>
</operation>

<operation id="2734" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="10" op_0_bw="9">
<![CDATA[
:1974 %zext_ln27_321 = zext i9 %add_ln27_136

]]></Node>
<StgValue><ssdm name="zext_ln27_321"/></StgValue>
</operation>

<operation id="2735" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1975 %sum_adjacent_45 = add i10 %zext_ln27_321, i10 %zext_ln27_320

]]></Node>
<StgValue><ssdm name="sum_adjacent_45"/></StgValue>
</operation>

<operation id="2736" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1976 %shl_ln28_44 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_45, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_44"/></StgValue>
</operation>

<operation id="2737" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="14" op_0_bw="13">
<![CDATA[
:1977 %zext_ln30_315 = zext i13 %shl_ln28_44

]]></Node>
<StgValue><ssdm name="zext_ln30_315"/></StgValue>
</operation>

<operation id="2738" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="9" op_0_bw="8">
<![CDATA[
:1979 %zext_ln30_316 = zext i8 %rowAbove_load_136

]]></Node>
<StgValue><ssdm name="zext_ln30_316"/></StgValue>
</operation>

<operation id="2739" st_id="139" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="8" op_0_bw="7">
<![CDATA[
:1981 %rowAbove_load_137 = load i7 %rowAbove_addr_47

]]></Node>
<StgValue><ssdm name="rowAbove_load_137"/></StgValue>
</operation>

<operation id="2740" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="9" op_0_bw="8">
<![CDATA[
:1982 %zext_ln30_317 = zext i8 %rowAbove_load_137

]]></Node>
<StgValue><ssdm name="zext_ln30_317"/></StgValue>
</operation>

<operation id="2741" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="9" op_0_bw="8">
<![CDATA[
:1984 %zext_ln30_318 = zext i8 %rowBelow_load_136

]]></Node>
<StgValue><ssdm name="zext_ln30_318"/></StgValue>
</operation>

<operation id="2742" st_id="139" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="8" op_0_bw="7">
<![CDATA[
:1986 %rowBelow_load_137 = load i7 %rowBelow_addr_47

]]></Node>
<StgValue><ssdm name="rowBelow_load_137"/></StgValue>
</operation>

<operation id="2743" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="9" op_0_bw="8">
<![CDATA[
:1987 %zext_ln30_319 = zext i8 %rowBelow_load_137

]]></Node>
<StgValue><ssdm name="zext_ln30_319"/></StgValue>
</operation>

<operation id="2744" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1988 %add_ln30_135 = add i9 %zext_ln30_317, i9 %zext_ln30_316

]]></Node>
<StgValue><ssdm name="add_ln30_135"/></StgValue>
</operation>

<operation id="2745" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="10" op_0_bw="9">
<![CDATA[
:1989 %zext_ln30_320 = zext i9 %add_ln30_135

]]></Node>
<StgValue><ssdm name="zext_ln30_320"/></StgValue>
</operation>

<operation id="2746" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1990 %add_ln30_136 = add i9 %zext_ln30_318, i9 %zext_ln30_319

]]></Node>
<StgValue><ssdm name="add_ln30_136"/></StgValue>
</operation>

<operation id="2747" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="10" op_0_bw="9">
<![CDATA[
:1991 %zext_ln30_321 = zext i9 %add_ln30_136

]]></Node>
<StgValue><ssdm name="zext_ln30_321"/></StgValue>
</operation>

<operation id="2748" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1992 %sum_diagonal_45 = add i10 %zext_ln30_321, i10 %zext_ln30_320

]]></Node>
<StgValue><ssdm name="sum_diagonal_45"/></StgValue>
</operation>

<operation id="2749" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:1993 %shl_ln31_44 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_45, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_44"/></StgValue>
</operation>

<operation id="2750" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="13" op_0_bw="12">
<![CDATA[
:1994 %zext_ln34_90 = zext i12 %shl_ln31_44

]]></Node>
<StgValue><ssdm name="zext_ln34_90"/></StgValue>
</operation>

<operation id="2751" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1995 %add_ln34_208 = add i14 %zext_ln27_315, i14 %zext_ln30_315

]]></Node>
<StgValue><ssdm name="add_ln34_208"/></StgValue>
</operation>

<operation id="2752" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1996 %add_ln34_209 = add i13 %zext_ln34_90, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_209"/></StgValue>
</operation>

<operation id="2753" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="14" op_0_bw="13">
<![CDATA[
:1997 %zext_ln34_91 = zext i13 %add_ln34_209

]]></Node>
<StgValue><ssdm name="zext_ln34_91"/></StgValue>
</operation>

<operation id="2754" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1998 %add_ln34_45 = add i14 %zext_ln34_91, i14 %add_ln34_208

]]></Node>
<StgValue><ssdm name="add_ln34_45"/></StgValue>
</operation>

<operation id="2755" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1999 %trunc_ln35_44 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_45, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_44"/></StgValue>
</operation>

<operation id="2756" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2000 %outputRow_addr_45 = getelementptr i8 %outputRow, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="outputRow_addr_45"/></StgValue>
</operation>

<operation id="2757" st_id="139" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2001 %store_ln35 = store i8 %trunc_ln35_44, i7 %outputRow_addr_45

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2758" st_id="139" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="8" op_0_bw="7">
<![CDATA[
:2002 %rowCenter_load_138 = load i7 %rowCenter_addr_47

]]></Node>
<StgValue><ssdm name="rowCenter_load_138"/></StgValue>
</operation>

<operation id="2759" st_id="139" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="8" op_0_bw="7">
<![CDATA[
:2005 %rowAbove_load_138 = load i7 %rowAbove_addr_47

]]></Node>
<StgValue><ssdm name="rowAbove_load_138"/></StgValue>
</operation>

<operation id="2760" st_id="139" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="8" op_0_bw="7">
<![CDATA[
:2007 %rowBelow_load_138 = load i7 %rowBelow_addr_47

]]></Node>
<StgValue><ssdm name="rowBelow_load_138"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2761" st_id="140" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="8" op_0_bw="7">
<![CDATA[
:2002 %rowCenter_load_138 = load i7 %rowCenter_addr_47

]]></Node>
<StgValue><ssdm name="rowCenter_load_138"/></StgValue>
</operation>

<operation id="2762" st_id="140" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="8" op_0_bw="7">
<![CDATA[
:2005 %rowAbove_load_138 = load i7 %rowAbove_addr_47

]]></Node>
<StgValue><ssdm name="rowAbove_load_138"/></StgValue>
</operation>

<operation id="2763" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="9" op_0_bw="8">
<![CDATA[
:2006 %zext_ln27_323 = zext i8 %rowAbove_load_138

]]></Node>
<StgValue><ssdm name="zext_ln27_323"/></StgValue>
</operation>

<operation id="2764" st_id="140" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="8" op_0_bw="7">
<![CDATA[
:2007 %rowBelow_load_138 = load i7 %rowBelow_addr_47

]]></Node>
<StgValue><ssdm name="rowBelow_load_138"/></StgValue>
</operation>

<operation id="2765" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="9" op_0_bw="8">
<![CDATA[
:2008 %zext_ln27_324 = zext i8 %rowBelow_load_138

]]></Node>
<StgValue><ssdm name="zext_ln27_324"/></StgValue>
</operation>

<operation id="2766" st_id="140" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="8" op_0_bw="7">
<![CDATA[
:2009 %rowCenter_load_139 = load i7 %rowCenter_addr_46

]]></Node>
<StgValue><ssdm name="rowCenter_load_139"/></StgValue>
</operation>

<operation id="2767" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2014 %add_ln27_138 = add i9 %zext_ln27_324, i9 %zext_ln27_323

]]></Node>
<StgValue><ssdm name="add_ln27_138"/></StgValue>
</operation>

<operation id="2768" st_id="140" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="8" op_0_bw="7">
<![CDATA[
:2021 %rowAbove_load_139 = load i7 %rowAbove_addr_46

]]></Node>
<StgValue><ssdm name="rowAbove_load_139"/></StgValue>
</operation>

<operation id="2769" st_id="140" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="8" op_0_bw="7">
<![CDATA[
:2026 %rowBelow_load_139 = load i7 %rowBelow_addr_46

]]></Node>
<StgValue><ssdm name="rowBelow_load_139"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2770" st_id="141" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="8" op_0_bw="7">
<![CDATA[
:2009 %rowCenter_load_139 = load i7 %rowCenter_addr_46

]]></Node>
<StgValue><ssdm name="rowCenter_load_139"/></StgValue>
</operation>

<operation id="2771" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2011 %rowCenter_addr_48 = getelementptr i8 %rowCenter, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="rowCenter_addr_48"/></StgValue>
</operation>

<operation id="2772" st_id="141" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="8" op_0_bw="7">
<![CDATA[
:2012 %rowCenter_load_140 = load i7 %rowCenter_addr_48

]]></Node>
<StgValue><ssdm name="rowCenter_load_140"/></StgValue>
</operation>

<operation id="2773" st_id="141" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="8" op_0_bw="7">
<![CDATA[
:2021 %rowAbove_load_139 = load i7 %rowAbove_addr_46

]]></Node>
<StgValue><ssdm name="rowAbove_load_139"/></StgValue>
</operation>

<operation id="2774" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2023 %rowAbove_addr_48 = getelementptr i8 %rowAbove, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="rowAbove_addr_48"/></StgValue>
</operation>

<operation id="2775" st_id="141" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="8" op_0_bw="7">
<![CDATA[
:2024 %rowAbove_load_140 = load i7 %rowAbove_addr_48

]]></Node>
<StgValue><ssdm name="rowAbove_load_140"/></StgValue>
</operation>

<operation id="2776" st_id="141" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="8" op_0_bw="7">
<![CDATA[
:2026 %rowBelow_load_139 = load i7 %rowBelow_addr_46

]]></Node>
<StgValue><ssdm name="rowBelow_load_139"/></StgValue>
</operation>

<operation id="2777" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2028 %rowBelow_addr_48 = getelementptr i8 %rowBelow, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="rowBelow_addr_48"/></StgValue>
</operation>

<operation id="2778" st_id="141" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="8" op_0_bw="7">
<![CDATA[
:2029 %rowBelow_load_140 = load i7 %rowBelow_addr_48

]]></Node>
<StgValue><ssdm name="rowBelow_load_140"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2779" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2003 %shl_ln25_45 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_138, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_45"/></StgValue>
</operation>

<operation id="2780" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="14" op_0_bw="12">
<![CDATA[
:2004 %zext_ln27_322 = zext i12 %shl_ln25_45

]]></Node>
<StgValue><ssdm name="zext_ln27_322"/></StgValue>
</operation>

<operation id="2781" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="9" op_0_bw="8">
<![CDATA[
:2010 %zext_ln27_325 = zext i8 %rowCenter_load_139

]]></Node>
<StgValue><ssdm name="zext_ln27_325"/></StgValue>
</operation>

<operation id="2782" st_id="142" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="8" op_0_bw="7">
<![CDATA[
:2012 %rowCenter_load_140 = load i7 %rowCenter_addr_48

]]></Node>
<StgValue><ssdm name="rowCenter_load_140"/></StgValue>
</operation>

<operation id="2783" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="9" op_0_bw="8">
<![CDATA[
:2013 %zext_ln27_326 = zext i8 %rowCenter_load_140

]]></Node>
<StgValue><ssdm name="zext_ln27_326"/></StgValue>
</operation>

<operation id="2784" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="10" op_0_bw="9">
<![CDATA[
:2015 %zext_ln27_327 = zext i9 %add_ln27_138

]]></Node>
<StgValue><ssdm name="zext_ln27_327"/></StgValue>
</operation>

<operation id="2785" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2016 %add_ln27_139 = add i9 %zext_ln27_325, i9 %zext_ln27_326

]]></Node>
<StgValue><ssdm name="add_ln27_139"/></StgValue>
</operation>

<operation id="2786" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="10" op_0_bw="9">
<![CDATA[
:2017 %zext_ln27_328 = zext i9 %add_ln27_139

]]></Node>
<StgValue><ssdm name="zext_ln27_328"/></StgValue>
</operation>

<operation id="2787" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2018 %sum_adjacent_46 = add i10 %zext_ln27_328, i10 %zext_ln27_327

]]></Node>
<StgValue><ssdm name="sum_adjacent_46"/></StgValue>
</operation>

<operation id="2788" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2019 %shl_ln28_45 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_46, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_45"/></StgValue>
</operation>

<operation id="2789" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="14" op_0_bw="13">
<![CDATA[
:2020 %zext_ln30_322 = zext i13 %shl_ln28_45

]]></Node>
<StgValue><ssdm name="zext_ln30_322"/></StgValue>
</operation>

<operation id="2790" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="9" op_0_bw="8">
<![CDATA[
:2022 %zext_ln30_323 = zext i8 %rowAbove_load_139

]]></Node>
<StgValue><ssdm name="zext_ln30_323"/></StgValue>
</operation>

<operation id="2791" st_id="142" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="8" op_0_bw="7">
<![CDATA[
:2024 %rowAbove_load_140 = load i7 %rowAbove_addr_48

]]></Node>
<StgValue><ssdm name="rowAbove_load_140"/></StgValue>
</operation>

<operation id="2792" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="9" op_0_bw="8">
<![CDATA[
:2025 %zext_ln30_324 = zext i8 %rowAbove_load_140

]]></Node>
<StgValue><ssdm name="zext_ln30_324"/></StgValue>
</operation>

<operation id="2793" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="9" op_0_bw="8">
<![CDATA[
:2027 %zext_ln30_325 = zext i8 %rowBelow_load_139

]]></Node>
<StgValue><ssdm name="zext_ln30_325"/></StgValue>
</operation>

<operation id="2794" st_id="142" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="8" op_0_bw="7">
<![CDATA[
:2029 %rowBelow_load_140 = load i7 %rowBelow_addr_48

]]></Node>
<StgValue><ssdm name="rowBelow_load_140"/></StgValue>
</operation>

<operation id="2795" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="9" op_0_bw="8">
<![CDATA[
:2030 %zext_ln30_326 = zext i8 %rowBelow_load_140

]]></Node>
<StgValue><ssdm name="zext_ln30_326"/></StgValue>
</operation>

<operation id="2796" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2031 %add_ln30_138 = add i9 %zext_ln30_324, i9 %zext_ln30_323

]]></Node>
<StgValue><ssdm name="add_ln30_138"/></StgValue>
</operation>

<operation id="2797" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="10" op_0_bw="9">
<![CDATA[
:2032 %zext_ln30_327 = zext i9 %add_ln30_138

]]></Node>
<StgValue><ssdm name="zext_ln30_327"/></StgValue>
</operation>

<operation id="2798" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2033 %add_ln30_139 = add i9 %zext_ln30_325, i9 %zext_ln30_326

]]></Node>
<StgValue><ssdm name="add_ln30_139"/></StgValue>
</operation>

<operation id="2799" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="10" op_0_bw="9">
<![CDATA[
:2034 %zext_ln30_328 = zext i9 %add_ln30_139

]]></Node>
<StgValue><ssdm name="zext_ln30_328"/></StgValue>
</operation>

<operation id="2800" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2035 %sum_diagonal_46 = add i10 %zext_ln30_328, i10 %zext_ln30_327

]]></Node>
<StgValue><ssdm name="sum_diagonal_46"/></StgValue>
</operation>

<operation id="2801" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2036 %shl_ln31_45 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_46, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_45"/></StgValue>
</operation>

<operation id="2802" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="13" op_0_bw="12">
<![CDATA[
:2037 %zext_ln34_92 = zext i12 %shl_ln31_45

]]></Node>
<StgValue><ssdm name="zext_ln34_92"/></StgValue>
</operation>

<operation id="2803" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2038 %add_ln34_210 = add i14 %zext_ln27_322, i14 %zext_ln30_322

]]></Node>
<StgValue><ssdm name="add_ln34_210"/></StgValue>
</operation>

<operation id="2804" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2039 %add_ln34_211 = add i13 %zext_ln34_92, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_211"/></StgValue>
</operation>

<operation id="2805" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="14" op_0_bw="13">
<![CDATA[
:2040 %zext_ln34_93 = zext i13 %add_ln34_211

]]></Node>
<StgValue><ssdm name="zext_ln34_93"/></StgValue>
</operation>

<operation id="2806" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2041 %add_ln34_46 = add i14 %zext_ln34_93, i14 %add_ln34_210

]]></Node>
<StgValue><ssdm name="add_ln34_46"/></StgValue>
</operation>

<operation id="2807" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2042 %trunc_ln35_45 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_46, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_45"/></StgValue>
</operation>

<operation id="2808" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2043 %outputRow_addr_46 = getelementptr i8 %outputRow, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="outputRow_addr_46"/></StgValue>
</operation>

<operation id="2809" st_id="142" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2044 %store_ln35 = store i8 %trunc_ln35_45, i7 %outputRow_addr_46

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2810" st_id="142" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="8" op_0_bw="7">
<![CDATA[
:2045 %rowCenter_load_141 = load i7 %rowCenter_addr_48

]]></Node>
<StgValue><ssdm name="rowCenter_load_141"/></StgValue>
</operation>

<operation id="2811" st_id="142" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="8" op_0_bw="7">
<![CDATA[
:2048 %rowAbove_load_141 = load i7 %rowAbove_addr_48

]]></Node>
<StgValue><ssdm name="rowAbove_load_141"/></StgValue>
</operation>

<operation id="2812" st_id="142" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="8" op_0_bw="7">
<![CDATA[
:2050 %rowBelow_load_141 = load i7 %rowBelow_addr_48

]]></Node>
<StgValue><ssdm name="rowBelow_load_141"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2813" st_id="143" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="8" op_0_bw="7">
<![CDATA[
:2045 %rowCenter_load_141 = load i7 %rowCenter_addr_48

]]></Node>
<StgValue><ssdm name="rowCenter_load_141"/></StgValue>
</operation>

<operation id="2814" st_id="143" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="8" op_0_bw="7">
<![CDATA[
:2048 %rowAbove_load_141 = load i7 %rowAbove_addr_48

]]></Node>
<StgValue><ssdm name="rowAbove_load_141"/></StgValue>
</operation>

<operation id="2815" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="9" op_0_bw="8">
<![CDATA[
:2049 %zext_ln27_330 = zext i8 %rowAbove_load_141

]]></Node>
<StgValue><ssdm name="zext_ln27_330"/></StgValue>
</operation>

<operation id="2816" st_id="143" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="8" op_0_bw="7">
<![CDATA[
:2050 %rowBelow_load_141 = load i7 %rowBelow_addr_48

]]></Node>
<StgValue><ssdm name="rowBelow_load_141"/></StgValue>
</operation>

<operation id="2817" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="9" op_0_bw="8">
<![CDATA[
:2051 %zext_ln27_331 = zext i8 %rowBelow_load_141

]]></Node>
<StgValue><ssdm name="zext_ln27_331"/></StgValue>
</operation>

<operation id="2818" st_id="143" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="8" op_0_bw="7">
<![CDATA[
:2052 %rowCenter_load_142 = load i7 %rowCenter_addr_47

]]></Node>
<StgValue><ssdm name="rowCenter_load_142"/></StgValue>
</operation>

<operation id="2819" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2057 %add_ln27_141 = add i9 %zext_ln27_331, i9 %zext_ln27_330

]]></Node>
<StgValue><ssdm name="add_ln27_141"/></StgValue>
</operation>

<operation id="2820" st_id="143" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="8" op_0_bw="7">
<![CDATA[
:2064 %rowAbove_load_142 = load i7 %rowAbove_addr_47

]]></Node>
<StgValue><ssdm name="rowAbove_load_142"/></StgValue>
</operation>

<operation id="2821" st_id="143" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="8" op_0_bw="7">
<![CDATA[
:2069 %rowBelow_load_142 = load i7 %rowBelow_addr_47

]]></Node>
<StgValue><ssdm name="rowBelow_load_142"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2822" st_id="144" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="8" op_0_bw="7">
<![CDATA[
:2052 %rowCenter_load_142 = load i7 %rowCenter_addr_47

]]></Node>
<StgValue><ssdm name="rowCenter_load_142"/></StgValue>
</operation>

<operation id="2823" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2054 %rowCenter_addr_49 = getelementptr i8 %rowCenter, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="rowCenter_addr_49"/></StgValue>
</operation>

<operation id="2824" st_id="144" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="8" op_0_bw="7">
<![CDATA[
:2055 %rowCenter_load_143 = load i7 %rowCenter_addr_49

]]></Node>
<StgValue><ssdm name="rowCenter_load_143"/></StgValue>
</operation>

<operation id="2825" st_id="144" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="8" op_0_bw="7">
<![CDATA[
:2064 %rowAbove_load_142 = load i7 %rowAbove_addr_47

]]></Node>
<StgValue><ssdm name="rowAbove_load_142"/></StgValue>
</operation>

<operation id="2826" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2066 %rowAbove_addr_49 = getelementptr i8 %rowAbove, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="rowAbove_addr_49"/></StgValue>
</operation>

<operation id="2827" st_id="144" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="8" op_0_bw="7">
<![CDATA[
:2067 %rowAbove_load_143 = load i7 %rowAbove_addr_49

]]></Node>
<StgValue><ssdm name="rowAbove_load_143"/></StgValue>
</operation>

<operation id="2828" st_id="144" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="8" op_0_bw="7">
<![CDATA[
:2069 %rowBelow_load_142 = load i7 %rowBelow_addr_47

]]></Node>
<StgValue><ssdm name="rowBelow_load_142"/></StgValue>
</operation>

<operation id="2829" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2071 %rowBelow_addr_49 = getelementptr i8 %rowBelow, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="rowBelow_addr_49"/></StgValue>
</operation>

<operation id="2830" st_id="144" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="8" op_0_bw="7">
<![CDATA[
:2072 %rowBelow_load_143 = load i7 %rowBelow_addr_49

]]></Node>
<StgValue><ssdm name="rowBelow_load_143"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2831" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2046 %shl_ln25_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_141, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_46"/></StgValue>
</operation>

<operation id="2832" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="14" op_0_bw="12">
<![CDATA[
:2047 %zext_ln27_329 = zext i12 %shl_ln25_46

]]></Node>
<StgValue><ssdm name="zext_ln27_329"/></StgValue>
</operation>

<operation id="2833" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="9" op_0_bw="8">
<![CDATA[
:2053 %zext_ln27_332 = zext i8 %rowCenter_load_142

]]></Node>
<StgValue><ssdm name="zext_ln27_332"/></StgValue>
</operation>

<operation id="2834" st_id="145" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="8" op_0_bw="7">
<![CDATA[
:2055 %rowCenter_load_143 = load i7 %rowCenter_addr_49

]]></Node>
<StgValue><ssdm name="rowCenter_load_143"/></StgValue>
</operation>

<operation id="2835" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="9" op_0_bw="8">
<![CDATA[
:2056 %zext_ln27_333 = zext i8 %rowCenter_load_143

]]></Node>
<StgValue><ssdm name="zext_ln27_333"/></StgValue>
</operation>

<operation id="2836" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="10" op_0_bw="9">
<![CDATA[
:2058 %zext_ln27_334 = zext i9 %add_ln27_141

]]></Node>
<StgValue><ssdm name="zext_ln27_334"/></StgValue>
</operation>

<operation id="2837" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2059 %add_ln27_142 = add i9 %zext_ln27_332, i9 %zext_ln27_333

]]></Node>
<StgValue><ssdm name="add_ln27_142"/></StgValue>
</operation>

<operation id="2838" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="10" op_0_bw="9">
<![CDATA[
:2060 %zext_ln27_335 = zext i9 %add_ln27_142

]]></Node>
<StgValue><ssdm name="zext_ln27_335"/></StgValue>
</operation>

<operation id="2839" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2061 %sum_adjacent_47 = add i10 %zext_ln27_335, i10 %zext_ln27_334

]]></Node>
<StgValue><ssdm name="sum_adjacent_47"/></StgValue>
</operation>

<operation id="2840" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2062 %shl_ln28_46 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_47, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_46"/></StgValue>
</operation>

<operation id="2841" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="14" op_0_bw="13">
<![CDATA[
:2063 %zext_ln30_329 = zext i13 %shl_ln28_46

]]></Node>
<StgValue><ssdm name="zext_ln30_329"/></StgValue>
</operation>

<operation id="2842" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="9" op_0_bw="8">
<![CDATA[
:2065 %zext_ln30_330 = zext i8 %rowAbove_load_142

]]></Node>
<StgValue><ssdm name="zext_ln30_330"/></StgValue>
</operation>

<operation id="2843" st_id="145" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="8" op_0_bw="7">
<![CDATA[
:2067 %rowAbove_load_143 = load i7 %rowAbove_addr_49

]]></Node>
<StgValue><ssdm name="rowAbove_load_143"/></StgValue>
</operation>

<operation id="2844" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="9" op_0_bw="8">
<![CDATA[
:2068 %zext_ln30_331 = zext i8 %rowAbove_load_143

]]></Node>
<StgValue><ssdm name="zext_ln30_331"/></StgValue>
</operation>

<operation id="2845" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="9" op_0_bw="8">
<![CDATA[
:2070 %zext_ln30_332 = zext i8 %rowBelow_load_142

]]></Node>
<StgValue><ssdm name="zext_ln30_332"/></StgValue>
</operation>

<operation id="2846" st_id="145" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="8" op_0_bw="7">
<![CDATA[
:2072 %rowBelow_load_143 = load i7 %rowBelow_addr_49

]]></Node>
<StgValue><ssdm name="rowBelow_load_143"/></StgValue>
</operation>

<operation id="2847" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="9" op_0_bw="8">
<![CDATA[
:2073 %zext_ln30_333 = zext i8 %rowBelow_load_143

]]></Node>
<StgValue><ssdm name="zext_ln30_333"/></StgValue>
</operation>

<operation id="2848" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2074 %add_ln30_141 = add i9 %zext_ln30_331, i9 %zext_ln30_330

]]></Node>
<StgValue><ssdm name="add_ln30_141"/></StgValue>
</operation>

<operation id="2849" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="10" op_0_bw="9">
<![CDATA[
:2075 %zext_ln30_334 = zext i9 %add_ln30_141

]]></Node>
<StgValue><ssdm name="zext_ln30_334"/></StgValue>
</operation>

<operation id="2850" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2076 %add_ln30_142 = add i9 %zext_ln30_332, i9 %zext_ln30_333

]]></Node>
<StgValue><ssdm name="add_ln30_142"/></StgValue>
</operation>

<operation id="2851" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="10" op_0_bw="9">
<![CDATA[
:2077 %zext_ln30_335 = zext i9 %add_ln30_142

]]></Node>
<StgValue><ssdm name="zext_ln30_335"/></StgValue>
</operation>

<operation id="2852" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2078 %sum_diagonal_47 = add i10 %zext_ln30_335, i10 %zext_ln30_334

]]></Node>
<StgValue><ssdm name="sum_diagonal_47"/></StgValue>
</operation>

<operation id="2853" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2079 %shl_ln31_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_47, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_46"/></StgValue>
</operation>

<operation id="2854" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="13" op_0_bw="12">
<![CDATA[
:2080 %zext_ln34_94 = zext i12 %shl_ln31_46

]]></Node>
<StgValue><ssdm name="zext_ln34_94"/></StgValue>
</operation>

<operation id="2855" st_id="145" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2081 %add_ln34_212 = add i14 %zext_ln27_329, i14 %zext_ln30_329

]]></Node>
<StgValue><ssdm name="add_ln34_212"/></StgValue>
</operation>

<operation id="2856" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2082 %add_ln34_213 = add i13 %zext_ln34_94, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_213"/></StgValue>
</operation>

<operation id="2857" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="14" op_0_bw="13">
<![CDATA[
:2083 %zext_ln34_95 = zext i13 %add_ln34_213

]]></Node>
<StgValue><ssdm name="zext_ln34_95"/></StgValue>
</operation>

<operation id="2858" st_id="145" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2084 %add_ln34_47 = add i14 %zext_ln34_95, i14 %add_ln34_212

]]></Node>
<StgValue><ssdm name="add_ln34_47"/></StgValue>
</operation>

<operation id="2859" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2085 %trunc_ln35_46 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_47, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_46"/></StgValue>
</operation>

<operation id="2860" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2086 %outputRow_addr_47 = getelementptr i8 %outputRow, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="outputRow_addr_47"/></StgValue>
</operation>

<operation id="2861" st_id="145" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2087 %store_ln35 = store i8 %trunc_ln35_46, i7 %outputRow_addr_47

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2862" st_id="145" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="8" op_0_bw="7">
<![CDATA[
:2088 %rowCenter_load_144 = load i7 %rowCenter_addr_49

]]></Node>
<StgValue><ssdm name="rowCenter_load_144"/></StgValue>
</operation>

<operation id="2863" st_id="145" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="8" op_0_bw="7">
<![CDATA[
:2091 %rowAbove_load_144 = load i7 %rowAbove_addr_49

]]></Node>
<StgValue><ssdm name="rowAbove_load_144"/></StgValue>
</operation>

<operation id="2864" st_id="145" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="8" op_0_bw="7">
<![CDATA[
:2093 %rowBelow_load_144 = load i7 %rowBelow_addr_49

]]></Node>
<StgValue><ssdm name="rowBelow_load_144"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2865" st_id="146" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="8" op_0_bw="7">
<![CDATA[
:2088 %rowCenter_load_144 = load i7 %rowCenter_addr_49

]]></Node>
<StgValue><ssdm name="rowCenter_load_144"/></StgValue>
</operation>

<operation id="2866" st_id="146" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="8" op_0_bw="7">
<![CDATA[
:2091 %rowAbove_load_144 = load i7 %rowAbove_addr_49

]]></Node>
<StgValue><ssdm name="rowAbove_load_144"/></StgValue>
</operation>

<operation id="2867" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="9" op_0_bw="8">
<![CDATA[
:2092 %zext_ln27_337 = zext i8 %rowAbove_load_144

]]></Node>
<StgValue><ssdm name="zext_ln27_337"/></StgValue>
</operation>

<operation id="2868" st_id="146" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="8" op_0_bw="7">
<![CDATA[
:2093 %rowBelow_load_144 = load i7 %rowBelow_addr_49

]]></Node>
<StgValue><ssdm name="rowBelow_load_144"/></StgValue>
</operation>

<operation id="2869" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="9" op_0_bw="8">
<![CDATA[
:2094 %zext_ln27_338 = zext i8 %rowBelow_load_144

]]></Node>
<StgValue><ssdm name="zext_ln27_338"/></StgValue>
</operation>

<operation id="2870" st_id="146" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="8" op_0_bw="7">
<![CDATA[
:2095 %rowCenter_load_145 = load i7 %rowCenter_addr_48

]]></Node>
<StgValue><ssdm name="rowCenter_load_145"/></StgValue>
</operation>

<operation id="2871" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2100 %add_ln27_144 = add i9 %zext_ln27_338, i9 %zext_ln27_337

]]></Node>
<StgValue><ssdm name="add_ln27_144"/></StgValue>
</operation>

<operation id="2872" st_id="146" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="8" op_0_bw="7">
<![CDATA[
:2107 %rowAbove_load_145 = load i7 %rowAbove_addr_48

]]></Node>
<StgValue><ssdm name="rowAbove_load_145"/></StgValue>
</operation>

<operation id="2873" st_id="146" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="8" op_0_bw="7">
<![CDATA[
:2112 %rowBelow_load_145 = load i7 %rowBelow_addr_48

]]></Node>
<StgValue><ssdm name="rowBelow_load_145"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2874" st_id="147" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="8" op_0_bw="7">
<![CDATA[
:2095 %rowCenter_load_145 = load i7 %rowCenter_addr_48

]]></Node>
<StgValue><ssdm name="rowCenter_load_145"/></StgValue>
</operation>

<operation id="2875" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2097 %rowCenter_addr_50 = getelementptr i8 %rowCenter, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="rowCenter_addr_50"/></StgValue>
</operation>

<operation id="2876" st_id="147" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="8" op_0_bw="7">
<![CDATA[
:2098 %rowCenter_load_146 = load i7 %rowCenter_addr_50

]]></Node>
<StgValue><ssdm name="rowCenter_load_146"/></StgValue>
</operation>

<operation id="2877" st_id="147" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="8" op_0_bw="7">
<![CDATA[
:2107 %rowAbove_load_145 = load i7 %rowAbove_addr_48

]]></Node>
<StgValue><ssdm name="rowAbove_load_145"/></StgValue>
</operation>

<operation id="2878" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2109 %rowAbove_addr_50 = getelementptr i8 %rowAbove, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="rowAbove_addr_50"/></StgValue>
</operation>

<operation id="2879" st_id="147" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="8" op_0_bw="7">
<![CDATA[
:2110 %rowAbove_load_146 = load i7 %rowAbove_addr_50

]]></Node>
<StgValue><ssdm name="rowAbove_load_146"/></StgValue>
</operation>

<operation id="2880" st_id="147" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="8" op_0_bw="7">
<![CDATA[
:2112 %rowBelow_load_145 = load i7 %rowBelow_addr_48

]]></Node>
<StgValue><ssdm name="rowBelow_load_145"/></StgValue>
</operation>

<operation id="2881" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2114 %rowBelow_addr_50 = getelementptr i8 %rowBelow, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="rowBelow_addr_50"/></StgValue>
</operation>

<operation id="2882" st_id="147" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="8" op_0_bw="7">
<![CDATA[
:2115 %rowBelow_load_146 = load i7 %rowBelow_addr_50

]]></Node>
<StgValue><ssdm name="rowBelow_load_146"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2883" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2089 %shl_ln25_47 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_144, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_47"/></StgValue>
</operation>

<operation id="2884" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="14" op_0_bw="12">
<![CDATA[
:2090 %zext_ln27_336 = zext i12 %shl_ln25_47

]]></Node>
<StgValue><ssdm name="zext_ln27_336"/></StgValue>
</operation>

<operation id="2885" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="9" op_0_bw="8">
<![CDATA[
:2096 %zext_ln27_339 = zext i8 %rowCenter_load_145

]]></Node>
<StgValue><ssdm name="zext_ln27_339"/></StgValue>
</operation>

<operation id="2886" st_id="148" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="8" op_0_bw="7">
<![CDATA[
:2098 %rowCenter_load_146 = load i7 %rowCenter_addr_50

]]></Node>
<StgValue><ssdm name="rowCenter_load_146"/></StgValue>
</operation>

<operation id="2887" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="9" op_0_bw="8">
<![CDATA[
:2099 %zext_ln27_340 = zext i8 %rowCenter_load_146

]]></Node>
<StgValue><ssdm name="zext_ln27_340"/></StgValue>
</operation>

<operation id="2888" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="10" op_0_bw="9">
<![CDATA[
:2101 %zext_ln27_341 = zext i9 %add_ln27_144

]]></Node>
<StgValue><ssdm name="zext_ln27_341"/></StgValue>
</operation>

<operation id="2889" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2102 %add_ln27_145 = add i9 %zext_ln27_339, i9 %zext_ln27_340

]]></Node>
<StgValue><ssdm name="add_ln27_145"/></StgValue>
</operation>

<operation id="2890" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="10" op_0_bw="9">
<![CDATA[
:2103 %zext_ln27_342 = zext i9 %add_ln27_145

]]></Node>
<StgValue><ssdm name="zext_ln27_342"/></StgValue>
</operation>

<operation id="2891" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2104 %sum_adjacent_48 = add i10 %zext_ln27_342, i10 %zext_ln27_341

]]></Node>
<StgValue><ssdm name="sum_adjacent_48"/></StgValue>
</operation>

<operation id="2892" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2105 %shl_ln28_47 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_48, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_47"/></StgValue>
</operation>

<operation id="2893" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="14" op_0_bw="13">
<![CDATA[
:2106 %zext_ln30_336 = zext i13 %shl_ln28_47

]]></Node>
<StgValue><ssdm name="zext_ln30_336"/></StgValue>
</operation>

<operation id="2894" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="9" op_0_bw="8">
<![CDATA[
:2108 %zext_ln30_337 = zext i8 %rowAbove_load_145

]]></Node>
<StgValue><ssdm name="zext_ln30_337"/></StgValue>
</operation>

<operation id="2895" st_id="148" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="8" op_0_bw="7">
<![CDATA[
:2110 %rowAbove_load_146 = load i7 %rowAbove_addr_50

]]></Node>
<StgValue><ssdm name="rowAbove_load_146"/></StgValue>
</operation>

<operation id="2896" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="9" op_0_bw="8">
<![CDATA[
:2111 %zext_ln30_338 = zext i8 %rowAbove_load_146

]]></Node>
<StgValue><ssdm name="zext_ln30_338"/></StgValue>
</operation>

<operation id="2897" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="9" op_0_bw="8">
<![CDATA[
:2113 %zext_ln30_339 = zext i8 %rowBelow_load_145

]]></Node>
<StgValue><ssdm name="zext_ln30_339"/></StgValue>
</operation>

<operation id="2898" st_id="148" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="8" op_0_bw="7">
<![CDATA[
:2115 %rowBelow_load_146 = load i7 %rowBelow_addr_50

]]></Node>
<StgValue><ssdm name="rowBelow_load_146"/></StgValue>
</operation>

<operation id="2899" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="9" op_0_bw="8">
<![CDATA[
:2116 %zext_ln30_340 = zext i8 %rowBelow_load_146

]]></Node>
<StgValue><ssdm name="zext_ln30_340"/></StgValue>
</operation>

<operation id="2900" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2117 %add_ln30_144 = add i9 %zext_ln30_338, i9 %zext_ln30_337

]]></Node>
<StgValue><ssdm name="add_ln30_144"/></StgValue>
</operation>

<operation id="2901" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="10" op_0_bw="9">
<![CDATA[
:2118 %zext_ln30_341 = zext i9 %add_ln30_144

]]></Node>
<StgValue><ssdm name="zext_ln30_341"/></StgValue>
</operation>

<operation id="2902" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2119 %add_ln30_145 = add i9 %zext_ln30_339, i9 %zext_ln30_340

]]></Node>
<StgValue><ssdm name="add_ln30_145"/></StgValue>
</operation>

<operation id="2903" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="10" op_0_bw="9">
<![CDATA[
:2120 %zext_ln30_342 = zext i9 %add_ln30_145

]]></Node>
<StgValue><ssdm name="zext_ln30_342"/></StgValue>
</operation>

<operation id="2904" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2121 %sum_diagonal_48 = add i10 %zext_ln30_342, i10 %zext_ln30_341

]]></Node>
<StgValue><ssdm name="sum_diagonal_48"/></StgValue>
</operation>

<operation id="2905" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2122 %shl_ln31_47 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_48, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_47"/></StgValue>
</operation>

<operation id="2906" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="13" op_0_bw="12">
<![CDATA[
:2123 %zext_ln34_96 = zext i12 %shl_ln31_47

]]></Node>
<StgValue><ssdm name="zext_ln34_96"/></StgValue>
</operation>

<operation id="2907" st_id="148" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2124 %add_ln34_214 = add i14 %zext_ln27_336, i14 %zext_ln30_336

]]></Node>
<StgValue><ssdm name="add_ln34_214"/></StgValue>
</operation>

<operation id="2908" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2125 %add_ln34_215 = add i13 %zext_ln34_96, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_215"/></StgValue>
</operation>

<operation id="2909" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="14" op_0_bw="13">
<![CDATA[
:2126 %zext_ln34_97 = zext i13 %add_ln34_215

]]></Node>
<StgValue><ssdm name="zext_ln34_97"/></StgValue>
</operation>

<operation id="2910" st_id="148" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2127 %add_ln34_48 = add i14 %zext_ln34_97, i14 %add_ln34_214

]]></Node>
<StgValue><ssdm name="add_ln34_48"/></StgValue>
</operation>

<operation id="2911" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2128 %trunc_ln35_47 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_48, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_47"/></StgValue>
</operation>

<operation id="2912" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2129 %outputRow_addr_48 = getelementptr i8 %outputRow, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="outputRow_addr_48"/></StgValue>
</operation>

<operation id="2913" st_id="148" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2130 %store_ln35 = store i8 %trunc_ln35_47, i7 %outputRow_addr_48

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2914" st_id="148" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="8" op_0_bw="7">
<![CDATA[
:2131 %rowCenter_load_147 = load i7 %rowCenter_addr_50

]]></Node>
<StgValue><ssdm name="rowCenter_load_147"/></StgValue>
</operation>

<operation id="2915" st_id="148" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="8" op_0_bw="7">
<![CDATA[
:2134 %rowAbove_load_147 = load i7 %rowAbove_addr_50

]]></Node>
<StgValue><ssdm name="rowAbove_load_147"/></StgValue>
</operation>

<operation id="2916" st_id="148" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="8" op_0_bw="7">
<![CDATA[
:2136 %rowBelow_load_147 = load i7 %rowBelow_addr_50

]]></Node>
<StgValue><ssdm name="rowBelow_load_147"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2917" st_id="149" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="8" op_0_bw="7">
<![CDATA[
:2131 %rowCenter_load_147 = load i7 %rowCenter_addr_50

]]></Node>
<StgValue><ssdm name="rowCenter_load_147"/></StgValue>
</operation>

<operation id="2918" st_id="149" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="8" op_0_bw="7">
<![CDATA[
:2134 %rowAbove_load_147 = load i7 %rowAbove_addr_50

]]></Node>
<StgValue><ssdm name="rowAbove_load_147"/></StgValue>
</operation>

<operation id="2919" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="9" op_0_bw="8">
<![CDATA[
:2135 %zext_ln27_344 = zext i8 %rowAbove_load_147

]]></Node>
<StgValue><ssdm name="zext_ln27_344"/></StgValue>
</operation>

<operation id="2920" st_id="149" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="8" op_0_bw="7">
<![CDATA[
:2136 %rowBelow_load_147 = load i7 %rowBelow_addr_50

]]></Node>
<StgValue><ssdm name="rowBelow_load_147"/></StgValue>
</operation>

<operation id="2921" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="9" op_0_bw="8">
<![CDATA[
:2137 %zext_ln27_345 = zext i8 %rowBelow_load_147

]]></Node>
<StgValue><ssdm name="zext_ln27_345"/></StgValue>
</operation>

<operation id="2922" st_id="149" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="8" op_0_bw="7">
<![CDATA[
:2138 %rowCenter_load_148 = load i7 %rowCenter_addr_49

]]></Node>
<StgValue><ssdm name="rowCenter_load_148"/></StgValue>
</operation>

<operation id="2923" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2143 %add_ln27_147 = add i9 %zext_ln27_345, i9 %zext_ln27_344

]]></Node>
<StgValue><ssdm name="add_ln27_147"/></StgValue>
</operation>

<operation id="2924" st_id="149" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="8" op_0_bw="7">
<![CDATA[
:2150 %rowAbove_load_148 = load i7 %rowAbove_addr_49

]]></Node>
<StgValue><ssdm name="rowAbove_load_148"/></StgValue>
</operation>

<operation id="2925" st_id="149" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="8" op_0_bw="7">
<![CDATA[
:2155 %rowBelow_load_148 = load i7 %rowBelow_addr_49

]]></Node>
<StgValue><ssdm name="rowBelow_load_148"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2926" st_id="150" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="8" op_0_bw="7">
<![CDATA[
:2138 %rowCenter_load_148 = load i7 %rowCenter_addr_49

]]></Node>
<StgValue><ssdm name="rowCenter_load_148"/></StgValue>
</operation>

<operation id="2927" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2140 %rowCenter_addr_51 = getelementptr i8 %rowCenter, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="rowCenter_addr_51"/></StgValue>
</operation>

<operation id="2928" st_id="150" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="8" op_0_bw="7">
<![CDATA[
:2141 %rowCenter_load_149 = load i7 %rowCenter_addr_51

]]></Node>
<StgValue><ssdm name="rowCenter_load_149"/></StgValue>
</operation>

<operation id="2929" st_id="150" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="8" op_0_bw="7">
<![CDATA[
:2150 %rowAbove_load_148 = load i7 %rowAbove_addr_49

]]></Node>
<StgValue><ssdm name="rowAbove_load_148"/></StgValue>
</operation>

<operation id="2930" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2152 %rowAbove_addr_51 = getelementptr i8 %rowAbove, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="rowAbove_addr_51"/></StgValue>
</operation>

<operation id="2931" st_id="150" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="8" op_0_bw="7">
<![CDATA[
:2153 %rowAbove_load_149 = load i7 %rowAbove_addr_51

]]></Node>
<StgValue><ssdm name="rowAbove_load_149"/></StgValue>
</operation>

<operation id="2932" st_id="150" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="8" op_0_bw="7">
<![CDATA[
:2155 %rowBelow_load_148 = load i7 %rowBelow_addr_49

]]></Node>
<StgValue><ssdm name="rowBelow_load_148"/></StgValue>
</operation>

<operation id="2933" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2157 %rowBelow_addr_51 = getelementptr i8 %rowBelow, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="rowBelow_addr_51"/></StgValue>
</operation>

<operation id="2934" st_id="150" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="8" op_0_bw="7">
<![CDATA[
:2158 %rowBelow_load_149 = load i7 %rowBelow_addr_51

]]></Node>
<StgValue><ssdm name="rowBelow_load_149"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2935" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2132 %shl_ln25_48 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_147, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_48"/></StgValue>
</operation>

<operation id="2936" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="14" op_0_bw="12">
<![CDATA[
:2133 %zext_ln27_343 = zext i12 %shl_ln25_48

]]></Node>
<StgValue><ssdm name="zext_ln27_343"/></StgValue>
</operation>

<operation id="2937" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="9" op_0_bw="8">
<![CDATA[
:2139 %zext_ln27_346 = zext i8 %rowCenter_load_148

]]></Node>
<StgValue><ssdm name="zext_ln27_346"/></StgValue>
</operation>

<operation id="2938" st_id="151" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="8" op_0_bw="7">
<![CDATA[
:2141 %rowCenter_load_149 = load i7 %rowCenter_addr_51

]]></Node>
<StgValue><ssdm name="rowCenter_load_149"/></StgValue>
</operation>

<operation id="2939" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="9" op_0_bw="8">
<![CDATA[
:2142 %zext_ln27_347 = zext i8 %rowCenter_load_149

]]></Node>
<StgValue><ssdm name="zext_ln27_347"/></StgValue>
</operation>

<operation id="2940" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="10" op_0_bw="9">
<![CDATA[
:2144 %zext_ln27_348 = zext i9 %add_ln27_147

]]></Node>
<StgValue><ssdm name="zext_ln27_348"/></StgValue>
</operation>

<operation id="2941" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2145 %add_ln27_148 = add i9 %zext_ln27_346, i9 %zext_ln27_347

]]></Node>
<StgValue><ssdm name="add_ln27_148"/></StgValue>
</operation>

<operation id="2942" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="10" op_0_bw="9">
<![CDATA[
:2146 %zext_ln27_349 = zext i9 %add_ln27_148

]]></Node>
<StgValue><ssdm name="zext_ln27_349"/></StgValue>
</operation>

<operation id="2943" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2147 %sum_adjacent_49 = add i10 %zext_ln27_349, i10 %zext_ln27_348

]]></Node>
<StgValue><ssdm name="sum_adjacent_49"/></StgValue>
</operation>

<operation id="2944" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2148 %shl_ln28_48 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_49, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_48"/></StgValue>
</operation>

<operation id="2945" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="14" op_0_bw="13">
<![CDATA[
:2149 %zext_ln30_343 = zext i13 %shl_ln28_48

]]></Node>
<StgValue><ssdm name="zext_ln30_343"/></StgValue>
</operation>

<operation id="2946" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="9" op_0_bw="8">
<![CDATA[
:2151 %zext_ln30_344 = zext i8 %rowAbove_load_148

]]></Node>
<StgValue><ssdm name="zext_ln30_344"/></StgValue>
</operation>

<operation id="2947" st_id="151" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="8" op_0_bw="7">
<![CDATA[
:2153 %rowAbove_load_149 = load i7 %rowAbove_addr_51

]]></Node>
<StgValue><ssdm name="rowAbove_load_149"/></StgValue>
</operation>

<operation id="2948" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="9" op_0_bw="8">
<![CDATA[
:2154 %zext_ln30_345 = zext i8 %rowAbove_load_149

]]></Node>
<StgValue><ssdm name="zext_ln30_345"/></StgValue>
</operation>

<operation id="2949" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="9" op_0_bw="8">
<![CDATA[
:2156 %zext_ln30_346 = zext i8 %rowBelow_load_148

]]></Node>
<StgValue><ssdm name="zext_ln30_346"/></StgValue>
</operation>

<operation id="2950" st_id="151" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="8" op_0_bw="7">
<![CDATA[
:2158 %rowBelow_load_149 = load i7 %rowBelow_addr_51

]]></Node>
<StgValue><ssdm name="rowBelow_load_149"/></StgValue>
</operation>

<operation id="2951" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="9" op_0_bw="8">
<![CDATA[
:2159 %zext_ln30_347 = zext i8 %rowBelow_load_149

]]></Node>
<StgValue><ssdm name="zext_ln30_347"/></StgValue>
</operation>

<operation id="2952" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2160 %add_ln30_147 = add i9 %zext_ln30_345, i9 %zext_ln30_344

]]></Node>
<StgValue><ssdm name="add_ln30_147"/></StgValue>
</operation>

<operation id="2953" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="10" op_0_bw="9">
<![CDATA[
:2161 %zext_ln30_348 = zext i9 %add_ln30_147

]]></Node>
<StgValue><ssdm name="zext_ln30_348"/></StgValue>
</operation>

<operation id="2954" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2162 %add_ln30_148 = add i9 %zext_ln30_346, i9 %zext_ln30_347

]]></Node>
<StgValue><ssdm name="add_ln30_148"/></StgValue>
</operation>

<operation id="2955" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="10" op_0_bw="9">
<![CDATA[
:2163 %zext_ln30_349 = zext i9 %add_ln30_148

]]></Node>
<StgValue><ssdm name="zext_ln30_349"/></StgValue>
</operation>

<operation id="2956" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2164 %sum_diagonal_49 = add i10 %zext_ln30_349, i10 %zext_ln30_348

]]></Node>
<StgValue><ssdm name="sum_diagonal_49"/></StgValue>
</operation>

<operation id="2957" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2165 %shl_ln31_48 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_49, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_48"/></StgValue>
</operation>

<operation id="2958" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="13" op_0_bw="12">
<![CDATA[
:2166 %zext_ln34_98 = zext i12 %shl_ln31_48

]]></Node>
<StgValue><ssdm name="zext_ln34_98"/></StgValue>
</operation>

<operation id="2959" st_id="151" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2167 %add_ln34_216 = add i14 %zext_ln27_343, i14 %zext_ln30_343

]]></Node>
<StgValue><ssdm name="add_ln34_216"/></StgValue>
</operation>

<operation id="2960" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2168 %add_ln34_217 = add i13 %zext_ln34_98, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_217"/></StgValue>
</operation>

<operation id="2961" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="14" op_0_bw="13">
<![CDATA[
:2169 %zext_ln34_99 = zext i13 %add_ln34_217

]]></Node>
<StgValue><ssdm name="zext_ln34_99"/></StgValue>
</operation>

<operation id="2962" st_id="151" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2170 %add_ln34_49 = add i14 %zext_ln34_99, i14 %add_ln34_216

]]></Node>
<StgValue><ssdm name="add_ln34_49"/></StgValue>
</operation>

<operation id="2963" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2171 %trunc_ln35_48 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_49, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_48"/></StgValue>
</operation>

<operation id="2964" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2172 %outputRow_addr_49 = getelementptr i8 %outputRow, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="outputRow_addr_49"/></StgValue>
</operation>

<operation id="2965" st_id="151" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2173 %store_ln35 = store i8 %trunc_ln35_48, i7 %outputRow_addr_49

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2966" st_id="151" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="8" op_0_bw="7">
<![CDATA[
:2174 %rowCenter_load_150 = load i7 %rowCenter_addr_51

]]></Node>
<StgValue><ssdm name="rowCenter_load_150"/></StgValue>
</operation>

<operation id="2967" st_id="151" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="8" op_0_bw="7">
<![CDATA[
:2177 %rowAbove_load_150 = load i7 %rowAbove_addr_51

]]></Node>
<StgValue><ssdm name="rowAbove_load_150"/></StgValue>
</operation>

<operation id="2968" st_id="151" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="8" op_0_bw="7">
<![CDATA[
:2179 %rowBelow_load_150 = load i7 %rowBelow_addr_51

]]></Node>
<StgValue><ssdm name="rowBelow_load_150"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2969" st_id="152" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="8" op_0_bw="7">
<![CDATA[
:2174 %rowCenter_load_150 = load i7 %rowCenter_addr_51

]]></Node>
<StgValue><ssdm name="rowCenter_load_150"/></StgValue>
</operation>

<operation id="2970" st_id="152" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="8" op_0_bw="7">
<![CDATA[
:2177 %rowAbove_load_150 = load i7 %rowAbove_addr_51

]]></Node>
<StgValue><ssdm name="rowAbove_load_150"/></StgValue>
</operation>

<operation id="2971" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="9" op_0_bw="8">
<![CDATA[
:2178 %zext_ln27_351 = zext i8 %rowAbove_load_150

]]></Node>
<StgValue><ssdm name="zext_ln27_351"/></StgValue>
</operation>

<operation id="2972" st_id="152" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="8" op_0_bw="7">
<![CDATA[
:2179 %rowBelow_load_150 = load i7 %rowBelow_addr_51

]]></Node>
<StgValue><ssdm name="rowBelow_load_150"/></StgValue>
</operation>

<operation id="2973" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="9" op_0_bw="8">
<![CDATA[
:2180 %zext_ln27_352 = zext i8 %rowBelow_load_150

]]></Node>
<StgValue><ssdm name="zext_ln27_352"/></StgValue>
</operation>

<operation id="2974" st_id="152" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="8" op_0_bw="7">
<![CDATA[
:2181 %rowCenter_load_151 = load i7 %rowCenter_addr_50

]]></Node>
<StgValue><ssdm name="rowCenter_load_151"/></StgValue>
</operation>

<operation id="2975" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2186 %add_ln27_150 = add i9 %zext_ln27_352, i9 %zext_ln27_351

]]></Node>
<StgValue><ssdm name="add_ln27_150"/></StgValue>
</operation>

<operation id="2976" st_id="152" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="8" op_0_bw="7">
<![CDATA[
:2193 %rowAbove_load_151 = load i7 %rowAbove_addr_50

]]></Node>
<StgValue><ssdm name="rowAbove_load_151"/></StgValue>
</operation>

<operation id="2977" st_id="152" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="8" op_0_bw="7">
<![CDATA[
:2198 %rowBelow_load_151 = load i7 %rowBelow_addr_50

]]></Node>
<StgValue><ssdm name="rowBelow_load_151"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2978" st_id="153" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="8" op_0_bw="7">
<![CDATA[
:2181 %rowCenter_load_151 = load i7 %rowCenter_addr_50

]]></Node>
<StgValue><ssdm name="rowCenter_load_151"/></StgValue>
</operation>

<operation id="2979" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2183 %rowCenter_addr_52 = getelementptr i8 %rowCenter, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="rowCenter_addr_52"/></StgValue>
</operation>

<operation id="2980" st_id="153" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="8" op_0_bw="7">
<![CDATA[
:2184 %rowCenter_load_152 = load i7 %rowCenter_addr_52

]]></Node>
<StgValue><ssdm name="rowCenter_load_152"/></StgValue>
</operation>

<operation id="2981" st_id="153" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="8" op_0_bw="7">
<![CDATA[
:2193 %rowAbove_load_151 = load i7 %rowAbove_addr_50

]]></Node>
<StgValue><ssdm name="rowAbove_load_151"/></StgValue>
</operation>

<operation id="2982" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2195 %rowAbove_addr_52 = getelementptr i8 %rowAbove, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="rowAbove_addr_52"/></StgValue>
</operation>

<operation id="2983" st_id="153" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="8" op_0_bw="7">
<![CDATA[
:2196 %rowAbove_load_152 = load i7 %rowAbove_addr_52

]]></Node>
<StgValue><ssdm name="rowAbove_load_152"/></StgValue>
</operation>

<operation id="2984" st_id="153" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="8" op_0_bw="7">
<![CDATA[
:2198 %rowBelow_load_151 = load i7 %rowBelow_addr_50

]]></Node>
<StgValue><ssdm name="rowBelow_load_151"/></StgValue>
</operation>

<operation id="2985" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2200 %rowBelow_addr_52 = getelementptr i8 %rowBelow, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="rowBelow_addr_52"/></StgValue>
</operation>

<operation id="2986" st_id="153" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="8" op_0_bw="7">
<![CDATA[
:2201 %rowBelow_load_152 = load i7 %rowBelow_addr_52

]]></Node>
<StgValue><ssdm name="rowBelow_load_152"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2987" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2175 %shl_ln25_49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_150, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_49"/></StgValue>
</operation>

<operation id="2988" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="14" op_0_bw="12">
<![CDATA[
:2176 %zext_ln27_350 = zext i12 %shl_ln25_49

]]></Node>
<StgValue><ssdm name="zext_ln27_350"/></StgValue>
</operation>

<operation id="2989" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="9" op_0_bw="8">
<![CDATA[
:2182 %zext_ln27_353 = zext i8 %rowCenter_load_151

]]></Node>
<StgValue><ssdm name="zext_ln27_353"/></StgValue>
</operation>

<operation id="2990" st_id="154" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="8" op_0_bw="7">
<![CDATA[
:2184 %rowCenter_load_152 = load i7 %rowCenter_addr_52

]]></Node>
<StgValue><ssdm name="rowCenter_load_152"/></StgValue>
</operation>

<operation id="2991" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="9" op_0_bw="8">
<![CDATA[
:2185 %zext_ln27_354 = zext i8 %rowCenter_load_152

]]></Node>
<StgValue><ssdm name="zext_ln27_354"/></StgValue>
</operation>

<operation id="2992" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="10" op_0_bw="9">
<![CDATA[
:2187 %zext_ln27_355 = zext i9 %add_ln27_150

]]></Node>
<StgValue><ssdm name="zext_ln27_355"/></StgValue>
</operation>

<operation id="2993" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2188 %add_ln27_151 = add i9 %zext_ln27_353, i9 %zext_ln27_354

]]></Node>
<StgValue><ssdm name="add_ln27_151"/></StgValue>
</operation>

<operation id="2994" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="10" op_0_bw="9">
<![CDATA[
:2189 %zext_ln27_356 = zext i9 %add_ln27_151

]]></Node>
<StgValue><ssdm name="zext_ln27_356"/></StgValue>
</operation>

<operation id="2995" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2190 %sum_adjacent_50 = add i10 %zext_ln27_356, i10 %zext_ln27_355

]]></Node>
<StgValue><ssdm name="sum_adjacent_50"/></StgValue>
</operation>

<operation id="2996" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2191 %shl_ln28_49 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_50, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_49"/></StgValue>
</operation>

<operation id="2997" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="14" op_0_bw="13">
<![CDATA[
:2192 %zext_ln30_350 = zext i13 %shl_ln28_49

]]></Node>
<StgValue><ssdm name="zext_ln30_350"/></StgValue>
</operation>

<operation id="2998" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="9" op_0_bw="8">
<![CDATA[
:2194 %zext_ln30_351 = zext i8 %rowAbove_load_151

]]></Node>
<StgValue><ssdm name="zext_ln30_351"/></StgValue>
</operation>

<operation id="2999" st_id="154" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="8" op_0_bw="7">
<![CDATA[
:2196 %rowAbove_load_152 = load i7 %rowAbove_addr_52

]]></Node>
<StgValue><ssdm name="rowAbove_load_152"/></StgValue>
</operation>

<operation id="3000" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="9" op_0_bw="8">
<![CDATA[
:2197 %zext_ln30_352 = zext i8 %rowAbove_load_152

]]></Node>
<StgValue><ssdm name="zext_ln30_352"/></StgValue>
</operation>

<operation id="3001" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="9" op_0_bw="8">
<![CDATA[
:2199 %zext_ln30_353 = zext i8 %rowBelow_load_151

]]></Node>
<StgValue><ssdm name="zext_ln30_353"/></StgValue>
</operation>

<operation id="3002" st_id="154" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="8" op_0_bw="7">
<![CDATA[
:2201 %rowBelow_load_152 = load i7 %rowBelow_addr_52

]]></Node>
<StgValue><ssdm name="rowBelow_load_152"/></StgValue>
</operation>

<operation id="3003" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="9" op_0_bw="8">
<![CDATA[
:2202 %zext_ln30_354 = zext i8 %rowBelow_load_152

]]></Node>
<StgValue><ssdm name="zext_ln30_354"/></StgValue>
</operation>

<operation id="3004" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2203 %add_ln30_150 = add i9 %zext_ln30_352, i9 %zext_ln30_351

]]></Node>
<StgValue><ssdm name="add_ln30_150"/></StgValue>
</operation>

<operation id="3005" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="10" op_0_bw="9">
<![CDATA[
:2204 %zext_ln30_355 = zext i9 %add_ln30_150

]]></Node>
<StgValue><ssdm name="zext_ln30_355"/></StgValue>
</operation>

<operation id="3006" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2205 %add_ln30_151 = add i9 %zext_ln30_353, i9 %zext_ln30_354

]]></Node>
<StgValue><ssdm name="add_ln30_151"/></StgValue>
</operation>

<operation id="3007" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="10" op_0_bw="9">
<![CDATA[
:2206 %zext_ln30_356 = zext i9 %add_ln30_151

]]></Node>
<StgValue><ssdm name="zext_ln30_356"/></StgValue>
</operation>

<operation id="3008" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2207 %sum_diagonal_50 = add i10 %zext_ln30_356, i10 %zext_ln30_355

]]></Node>
<StgValue><ssdm name="sum_diagonal_50"/></StgValue>
</operation>

<operation id="3009" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2208 %shl_ln31_49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_50, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_49"/></StgValue>
</operation>

<operation id="3010" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="13" op_0_bw="12">
<![CDATA[
:2209 %zext_ln34_100 = zext i12 %shl_ln31_49

]]></Node>
<StgValue><ssdm name="zext_ln34_100"/></StgValue>
</operation>

<operation id="3011" st_id="154" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2210 %add_ln34_218 = add i14 %zext_ln27_350, i14 %zext_ln30_350

]]></Node>
<StgValue><ssdm name="add_ln34_218"/></StgValue>
</operation>

<operation id="3012" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2211 %add_ln34_219 = add i13 %zext_ln34_100, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_219"/></StgValue>
</operation>

<operation id="3013" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="14" op_0_bw="13">
<![CDATA[
:2212 %zext_ln34_101 = zext i13 %add_ln34_219

]]></Node>
<StgValue><ssdm name="zext_ln34_101"/></StgValue>
</operation>

<operation id="3014" st_id="154" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2213 %add_ln34_50 = add i14 %zext_ln34_101, i14 %add_ln34_218

]]></Node>
<StgValue><ssdm name="add_ln34_50"/></StgValue>
</operation>

<operation id="3015" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2214 %trunc_ln35_49 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_50, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_49"/></StgValue>
</operation>

<operation id="3016" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2215 %outputRow_addr_50 = getelementptr i8 %outputRow, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="outputRow_addr_50"/></StgValue>
</operation>

<operation id="3017" st_id="154" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2216 %store_ln35 = store i8 %trunc_ln35_49, i7 %outputRow_addr_50

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3018" st_id="154" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="8" op_0_bw="7">
<![CDATA[
:2217 %rowCenter_load_153 = load i7 %rowCenter_addr_52

]]></Node>
<StgValue><ssdm name="rowCenter_load_153"/></StgValue>
</operation>

<operation id="3019" st_id="154" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="8" op_0_bw="7">
<![CDATA[
:2220 %rowAbove_load_153 = load i7 %rowAbove_addr_52

]]></Node>
<StgValue><ssdm name="rowAbove_load_153"/></StgValue>
</operation>

<operation id="3020" st_id="154" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="8" op_0_bw="7">
<![CDATA[
:2222 %rowBelow_load_153 = load i7 %rowBelow_addr_52

]]></Node>
<StgValue><ssdm name="rowBelow_load_153"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="3021" st_id="155" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="8" op_0_bw="7">
<![CDATA[
:2217 %rowCenter_load_153 = load i7 %rowCenter_addr_52

]]></Node>
<StgValue><ssdm name="rowCenter_load_153"/></StgValue>
</operation>

<operation id="3022" st_id="155" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="8" op_0_bw="7">
<![CDATA[
:2220 %rowAbove_load_153 = load i7 %rowAbove_addr_52

]]></Node>
<StgValue><ssdm name="rowAbove_load_153"/></StgValue>
</operation>

<operation id="3023" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="9" op_0_bw="8">
<![CDATA[
:2221 %zext_ln27_358 = zext i8 %rowAbove_load_153

]]></Node>
<StgValue><ssdm name="zext_ln27_358"/></StgValue>
</operation>

<operation id="3024" st_id="155" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="8" op_0_bw="7">
<![CDATA[
:2222 %rowBelow_load_153 = load i7 %rowBelow_addr_52

]]></Node>
<StgValue><ssdm name="rowBelow_load_153"/></StgValue>
</operation>

<operation id="3025" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="9" op_0_bw="8">
<![CDATA[
:2223 %zext_ln27_359 = zext i8 %rowBelow_load_153

]]></Node>
<StgValue><ssdm name="zext_ln27_359"/></StgValue>
</operation>

<operation id="3026" st_id="155" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="8" op_0_bw="7">
<![CDATA[
:2224 %rowCenter_load_154 = load i7 %rowCenter_addr_51

]]></Node>
<StgValue><ssdm name="rowCenter_load_154"/></StgValue>
</operation>

<operation id="3027" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2229 %add_ln27_153 = add i9 %zext_ln27_359, i9 %zext_ln27_358

]]></Node>
<StgValue><ssdm name="add_ln27_153"/></StgValue>
</operation>

<operation id="3028" st_id="155" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="8" op_0_bw="7">
<![CDATA[
:2236 %rowAbove_load_154 = load i7 %rowAbove_addr_51

]]></Node>
<StgValue><ssdm name="rowAbove_load_154"/></StgValue>
</operation>

<operation id="3029" st_id="155" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="8" op_0_bw="7">
<![CDATA[
:2241 %rowBelow_load_154 = load i7 %rowBelow_addr_51

]]></Node>
<StgValue><ssdm name="rowBelow_load_154"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="3030" st_id="156" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="8" op_0_bw="7">
<![CDATA[
:2224 %rowCenter_load_154 = load i7 %rowCenter_addr_51

]]></Node>
<StgValue><ssdm name="rowCenter_load_154"/></StgValue>
</operation>

<operation id="3031" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2226 %rowCenter_addr_53 = getelementptr i8 %rowCenter, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="rowCenter_addr_53"/></StgValue>
</operation>

<operation id="3032" st_id="156" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="7">
<![CDATA[
:2227 %rowCenter_load_155 = load i7 %rowCenter_addr_53

]]></Node>
<StgValue><ssdm name="rowCenter_load_155"/></StgValue>
</operation>

<operation id="3033" st_id="156" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="8" op_0_bw="7">
<![CDATA[
:2236 %rowAbove_load_154 = load i7 %rowAbove_addr_51

]]></Node>
<StgValue><ssdm name="rowAbove_load_154"/></StgValue>
</operation>

<operation id="3034" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2238 %rowAbove_addr_53 = getelementptr i8 %rowAbove, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="rowAbove_addr_53"/></StgValue>
</operation>

<operation id="3035" st_id="156" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="8" op_0_bw="7">
<![CDATA[
:2239 %rowAbove_load_155 = load i7 %rowAbove_addr_53

]]></Node>
<StgValue><ssdm name="rowAbove_load_155"/></StgValue>
</operation>

<operation id="3036" st_id="156" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="8" op_0_bw="7">
<![CDATA[
:2241 %rowBelow_load_154 = load i7 %rowBelow_addr_51

]]></Node>
<StgValue><ssdm name="rowBelow_load_154"/></StgValue>
</operation>

<operation id="3037" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2243 %rowBelow_addr_53 = getelementptr i8 %rowBelow, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="rowBelow_addr_53"/></StgValue>
</operation>

<operation id="3038" st_id="156" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="8" op_0_bw="7">
<![CDATA[
:2244 %rowBelow_load_155 = load i7 %rowBelow_addr_53

]]></Node>
<StgValue><ssdm name="rowBelow_load_155"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="3039" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2218 %shl_ln25_50 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_153, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_50"/></StgValue>
</operation>

<operation id="3040" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="14" op_0_bw="12">
<![CDATA[
:2219 %zext_ln27_357 = zext i12 %shl_ln25_50

]]></Node>
<StgValue><ssdm name="zext_ln27_357"/></StgValue>
</operation>

<operation id="3041" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="9" op_0_bw="8">
<![CDATA[
:2225 %zext_ln27_360 = zext i8 %rowCenter_load_154

]]></Node>
<StgValue><ssdm name="zext_ln27_360"/></StgValue>
</operation>

<operation id="3042" st_id="157" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="7">
<![CDATA[
:2227 %rowCenter_load_155 = load i7 %rowCenter_addr_53

]]></Node>
<StgValue><ssdm name="rowCenter_load_155"/></StgValue>
</operation>

<operation id="3043" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="9" op_0_bw="8">
<![CDATA[
:2228 %zext_ln27_361 = zext i8 %rowCenter_load_155

]]></Node>
<StgValue><ssdm name="zext_ln27_361"/></StgValue>
</operation>

<operation id="3044" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="10" op_0_bw="9">
<![CDATA[
:2230 %zext_ln27_362 = zext i9 %add_ln27_153

]]></Node>
<StgValue><ssdm name="zext_ln27_362"/></StgValue>
</operation>

<operation id="3045" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2231 %add_ln27_154 = add i9 %zext_ln27_360, i9 %zext_ln27_361

]]></Node>
<StgValue><ssdm name="add_ln27_154"/></StgValue>
</operation>

<operation id="3046" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="10" op_0_bw="9">
<![CDATA[
:2232 %zext_ln27_363 = zext i9 %add_ln27_154

]]></Node>
<StgValue><ssdm name="zext_ln27_363"/></StgValue>
</operation>

<operation id="3047" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2233 %sum_adjacent_51 = add i10 %zext_ln27_363, i10 %zext_ln27_362

]]></Node>
<StgValue><ssdm name="sum_adjacent_51"/></StgValue>
</operation>

<operation id="3048" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2234 %shl_ln28_50 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_51, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_50"/></StgValue>
</operation>

<operation id="3049" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="14" op_0_bw="13">
<![CDATA[
:2235 %zext_ln30_357 = zext i13 %shl_ln28_50

]]></Node>
<StgValue><ssdm name="zext_ln30_357"/></StgValue>
</operation>

<operation id="3050" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="9" op_0_bw="8">
<![CDATA[
:2237 %zext_ln30_358 = zext i8 %rowAbove_load_154

]]></Node>
<StgValue><ssdm name="zext_ln30_358"/></StgValue>
</operation>

<operation id="3051" st_id="157" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="8" op_0_bw="7">
<![CDATA[
:2239 %rowAbove_load_155 = load i7 %rowAbove_addr_53

]]></Node>
<StgValue><ssdm name="rowAbove_load_155"/></StgValue>
</operation>

<operation id="3052" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="9" op_0_bw="8">
<![CDATA[
:2240 %zext_ln30_359 = zext i8 %rowAbove_load_155

]]></Node>
<StgValue><ssdm name="zext_ln30_359"/></StgValue>
</operation>

<operation id="3053" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="9" op_0_bw="8">
<![CDATA[
:2242 %zext_ln30_360 = zext i8 %rowBelow_load_154

]]></Node>
<StgValue><ssdm name="zext_ln30_360"/></StgValue>
</operation>

<operation id="3054" st_id="157" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="8" op_0_bw="7">
<![CDATA[
:2244 %rowBelow_load_155 = load i7 %rowBelow_addr_53

]]></Node>
<StgValue><ssdm name="rowBelow_load_155"/></StgValue>
</operation>

<operation id="3055" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="9" op_0_bw="8">
<![CDATA[
:2245 %zext_ln30_361 = zext i8 %rowBelow_load_155

]]></Node>
<StgValue><ssdm name="zext_ln30_361"/></StgValue>
</operation>

<operation id="3056" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2246 %add_ln30_153 = add i9 %zext_ln30_359, i9 %zext_ln30_358

]]></Node>
<StgValue><ssdm name="add_ln30_153"/></StgValue>
</operation>

<operation id="3057" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="10" op_0_bw="9">
<![CDATA[
:2247 %zext_ln30_362 = zext i9 %add_ln30_153

]]></Node>
<StgValue><ssdm name="zext_ln30_362"/></StgValue>
</operation>

<operation id="3058" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2248 %add_ln30_154 = add i9 %zext_ln30_360, i9 %zext_ln30_361

]]></Node>
<StgValue><ssdm name="add_ln30_154"/></StgValue>
</operation>

<operation id="3059" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="10" op_0_bw="9">
<![CDATA[
:2249 %zext_ln30_363 = zext i9 %add_ln30_154

]]></Node>
<StgValue><ssdm name="zext_ln30_363"/></StgValue>
</operation>

<operation id="3060" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2250 %sum_diagonal_51 = add i10 %zext_ln30_363, i10 %zext_ln30_362

]]></Node>
<StgValue><ssdm name="sum_diagonal_51"/></StgValue>
</operation>

<operation id="3061" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2251 %shl_ln31_50 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_51, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_50"/></StgValue>
</operation>

<operation id="3062" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="13" op_0_bw="12">
<![CDATA[
:2252 %zext_ln34_102 = zext i12 %shl_ln31_50

]]></Node>
<StgValue><ssdm name="zext_ln34_102"/></StgValue>
</operation>

<operation id="3063" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2253 %add_ln34_220 = add i14 %zext_ln27_357, i14 %zext_ln30_357

]]></Node>
<StgValue><ssdm name="add_ln34_220"/></StgValue>
</operation>

<operation id="3064" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2254 %add_ln34_221 = add i13 %zext_ln34_102, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_221"/></StgValue>
</operation>

<operation id="3065" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="14" op_0_bw="13">
<![CDATA[
:2255 %zext_ln34_103 = zext i13 %add_ln34_221

]]></Node>
<StgValue><ssdm name="zext_ln34_103"/></StgValue>
</operation>

<operation id="3066" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2256 %add_ln34_51 = add i14 %zext_ln34_103, i14 %add_ln34_220

]]></Node>
<StgValue><ssdm name="add_ln34_51"/></StgValue>
</operation>

<operation id="3067" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2257 %trunc_ln35_50 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_51, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_50"/></StgValue>
</operation>

<operation id="3068" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2258 %outputRow_addr_51 = getelementptr i8 %outputRow, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="outputRow_addr_51"/></StgValue>
</operation>

<operation id="3069" st_id="157" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2259 %store_ln35 = store i8 %trunc_ln35_50, i7 %outputRow_addr_51

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3070" st_id="157" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="8" op_0_bw="7">
<![CDATA[
:2260 %rowCenter_load_156 = load i7 %rowCenter_addr_53

]]></Node>
<StgValue><ssdm name="rowCenter_load_156"/></StgValue>
</operation>

<operation id="3071" st_id="157" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="8" op_0_bw="7">
<![CDATA[
:2263 %rowAbove_load_156 = load i7 %rowAbove_addr_53

]]></Node>
<StgValue><ssdm name="rowAbove_load_156"/></StgValue>
</operation>

<operation id="3072" st_id="157" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="8" op_0_bw="7">
<![CDATA[
:2265 %rowBelow_load_156 = load i7 %rowBelow_addr_53

]]></Node>
<StgValue><ssdm name="rowBelow_load_156"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="3073" st_id="158" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="8" op_0_bw="7">
<![CDATA[
:2260 %rowCenter_load_156 = load i7 %rowCenter_addr_53

]]></Node>
<StgValue><ssdm name="rowCenter_load_156"/></StgValue>
</operation>

<operation id="3074" st_id="158" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="8" op_0_bw="7">
<![CDATA[
:2263 %rowAbove_load_156 = load i7 %rowAbove_addr_53

]]></Node>
<StgValue><ssdm name="rowAbove_load_156"/></StgValue>
</operation>

<operation id="3075" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="9" op_0_bw="8">
<![CDATA[
:2264 %zext_ln27_365 = zext i8 %rowAbove_load_156

]]></Node>
<StgValue><ssdm name="zext_ln27_365"/></StgValue>
</operation>

<operation id="3076" st_id="158" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="8" op_0_bw="7">
<![CDATA[
:2265 %rowBelow_load_156 = load i7 %rowBelow_addr_53

]]></Node>
<StgValue><ssdm name="rowBelow_load_156"/></StgValue>
</operation>

<operation id="3077" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="9" op_0_bw="8">
<![CDATA[
:2266 %zext_ln27_366 = zext i8 %rowBelow_load_156

]]></Node>
<StgValue><ssdm name="zext_ln27_366"/></StgValue>
</operation>

<operation id="3078" st_id="158" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="8" op_0_bw="7">
<![CDATA[
:2267 %rowCenter_load_157 = load i7 %rowCenter_addr_52

]]></Node>
<StgValue><ssdm name="rowCenter_load_157"/></StgValue>
</operation>

<operation id="3079" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2272 %add_ln27_156 = add i9 %zext_ln27_366, i9 %zext_ln27_365

]]></Node>
<StgValue><ssdm name="add_ln27_156"/></StgValue>
</operation>

<operation id="3080" st_id="158" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="8" op_0_bw="7">
<![CDATA[
:2279 %rowAbove_load_157 = load i7 %rowAbove_addr_52

]]></Node>
<StgValue><ssdm name="rowAbove_load_157"/></StgValue>
</operation>

<operation id="3081" st_id="158" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="8" op_0_bw="7">
<![CDATA[
:2284 %rowBelow_load_157 = load i7 %rowBelow_addr_52

]]></Node>
<StgValue><ssdm name="rowBelow_load_157"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="3082" st_id="159" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="8" op_0_bw="7">
<![CDATA[
:2267 %rowCenter_load_157 = load i7 %rowCenter_addr_52

]]></Node>
<StgValue><ssdm name="rowCenter_load_157"/></StgValue>
</operation>

<operation id="3083" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2269 %rowCenter_addr_54 = getelementptr i8 %rowCenter, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="rowCenter_addr_54"/></StgValue>
</operation>

<operation id="3084" st_id="159" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="8" op_0_bw="7">
<![CDATA[
:2270 %rowCenter_load_158 = load i7 %rowCenter_addr_54

]]></Node>
<StgValue><ssdm name="rowCenter_load_158"/></StgValue>
</operation>

<operation id="3085" st_id="159" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="8" op_0_bw="7">
<![CDATA[
:2279 %rowAbove_load_157 = load i7 %rowAbove_addr_52

]]></Node>
<StgValue><ssdm name="rowAbove_load_157"/></StgValue>
</operation>

<operation id="3086" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2281 %rowAbove_addr_54 = getelementptr i8 %rowAbove, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="rowAbove_addr_54"/></StgValue>
</operation>

<operation id="3087" st_id="159" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="8" op_0_bw="7">
<![CDATA[
:2282 %rowAbove_load_158 = load i7 %rowAbove_addr_54

]]></Node>
<StgValue><ssdm name="rowAbove_load_158"/></StgValue>
</operation>

<operation id="3088" st_id="159" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="8" op_0_bw="7">
<![CDATA[
:2284 %rowBelow_load_157 = load i7 %rowBelow_addr_52

]]></Node>
<StgValue><ssdm name="rowBelow_load_157"/></StgValue>
</operation>

<operation id="3089" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2286 %rowBelow_addr_54 = getelementptr i8 %rowBelow, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="rowBelow_addr_54"/></StgValue>
</operation>

<operation id="3090" st_id="159" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="8" op_0_bw="7">
<![CDATA[
:2287 %rowBelow_load_158 = load i7 %rowBelow_addr_54

]]></Node>
<StgValue><ssdm name="rowBelow_load_158"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="3091" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2261 %shl_ln25_51 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_156, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_51"/></StgValue>
</operation>

<operation id="3092" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="14" op_0_bw="12">
<![CDATA[
:2262 %zext_ln27_364 = zext i12 %shl_ln25_51

]]></Node>
<StgValue><ssdm name="zext_ln27_364"/></StgValue>
</operation>

<operation id="3093" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="9" op_0_bw="8">
<![CDATA[
:2268 %zext_ln27_367 = zext i8 %rowCenter_load_157

]]></Node>
<StgValue><ssdm name="zext_ln27_367"/></StgValue>
</operation>

<operation id="3094" st_id="160" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="8" op_0_bw="7">
<![CDATA[
:2270 %rowCenter_load_158 = load i7 %rowCenter_addr_54

]]></Node>
<StgValue><ssdm name="rowCenter_load_158"/></StgValue>
</operation>

<operation id="3095" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="9" op_0_bw="8">
<![CDATA[
:2271 %zext_ln27_368 = zext i8 %rowCenter_load_158

]]></Node>
<StgValue><ssdm name="zext_ln27_368"/></StgValue>
</operation>

<operation id="3096" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="10" op_0_bw="9">
<![CDATA[
:2273 %zext_ln27_369 = zext i9 %add_ln27_156

]]></Node>
<StgValue><ssdm name="zext_ln27_369"/></StgValue>
</operation>

<operation id="3097" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2274 %add_ln27_157 = add i9 %zext_ln27_367, i9 %zext_ln27_368

]]></Node>
<StgValue><ssdm name="add_ln27_157"/></StgValue>
</operation>

<operation id="3098" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="10" op_0_bw="9">
<![CDATA[
:2275 %zext_ln27_370 = zext i9 %add_ln27_157

]]></Node>
<StgValue><ssdm name="zext_ln27_370"/></StgValue>
</operation>

<operation id="3099" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2276 %sum_adjacent_52 = add i10 %zext_ln27_370, i10 %zext_ln27_369

]]></Node>
<StgValue><ssdm name="sum_adjacent_52"/></StgValue>
</operation>

<operation id="3100" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2277 %shl_ln28_51 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_52, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_51"/></StgValue>
</operation>

<operation id="3101" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="14" op_0_bw="13">
<![CDATA[
:2278 %zext_ln30_364 = zext i13 %shl_ln28_51

]]></Node>
<StgValue><ssdm name="zext_ln30_364"/></StgValue>
</operation>

<operation id="3102" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="9" op_0_bw="8">
<![CDATA[
:2280 %zext_ln30_365 = zext i8 %rowAbove_load_157

]]></Node>
<StgValue><ssdm name="zext_ln30_365"/></StgValue>
</operation>

<operation id="3103" st_id="160" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="8" op_0_bw="7">
<![CDATA[
:2282 %rowAbove_load_158 = load i7 %rowAbove_addr_54

]]></Node>
<StgValue><ssdm name="rowAbove_load_158"/></StgValue>
</operation>

<operation id="3104" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="9" op_0_bw="8">
<![CDATA[
:2283 %zext_ln30_366 = zext i8 %rowAbove_load_158

]]></Node>
<StgValue><ssdm name="zext_ln30_366"/></StgValue>
</operation>

<operation id="3105" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="9" op_0_bw="8">
<![CDATA[
:2285 %zext_ln30_367 = zext i8 %rowBelow_load_157

]]></Node>
<StgValue><ssdm name="zext_ln30_367"/></StgValue>
</operation>

<operation id="3106" st_id="160" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="8" op_0_bw="7">
<![CDATA[
:2287 %rowBelow_load_158 = load i7 %rowBelow_addr_54

]]></Node>
<StgValue><ssdm name="rowBelow_load_158"/></StgValue>
</operation>

<operation id="3107" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="9" op_0_bw="8">
<![CDATA[
:2288 %zext_ln30_368 = zext i8 %rowBelow_load_158

]]></Node>
<StgValue><ssdm name="zext_ln30_368"/></StgValue>
</operation>

<operation id="3108" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2289 %add_ln30_156 = add i9 %zext_ln30_366, i9 %zext_ln30_365

]]></Node>
<StgValue><ssdm name="add_ln30_156"/></StgValue>
</operation>

<operation id="3109" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="10" op_0_bw="9">
<![CDATA[
:2290 %zext_ln30_369 = zext i9 %add_ln30_156

]]></Node>
<StgValue><ssdm name="zext_ln30_369"/></StgValue>
</operation>

<operation id="3110" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2291 %add_ln30_157 = add i9 %zext_ln30_367, i9 %zext_ln30_368

]]></Node>
<StgValue><ssdm name="add_ln30_157"/></StgValue>
</operation>

<operation id="3111" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="10" op_0_bw="9">
<![CDATA[
:2292 %zext_ln30_370 = zext i9 %add_ln30_157

]]></Node>
<StgValue><ssdm name="zext_ln30_370"/></StgValue>
</operation>

<operation id="3112" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2293 %sum_diagonal_52 = add i10 %zext_ln30_370, i10 %zext_ln30_369

]]></Node>
<StgValue><ssdm name="sum_diagonal_52"/></StgValue>
</operation>

<operation id="3113" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2294 %shl_ln31_51 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_52, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_51"/></StgValue>
</operation>

<operation id="3114" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="13" op_0_bw="12">
<![CDATA[
:2295 %zext_ln34_104 = zext i12 %shl_ln31_51

]]></Node>
<StgValue><ssdm name="zext_ln34_104"/></StgValue>
</operation>

<operation id="3115" st_id="160" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2296 %add_ln34_222 = add i14 %zext_ln27_364, i14 %zext_ln30_364

]]></Node>
<StgValue><ssdm name="add_ln34_222"/></StgValue>
</operation>

<operation id="3116" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2297 %add_ln34_223 = add i13 %zext_ln34_104, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_223"/></StgValue>
</operation>

<operation id="3117" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="14" op_0_bw="13">
<![CDATA[
:2298 %zext_ln34_105 = zext i13 %add_ln34_223

]]></Node>
<StgValue><ssdm name="zext_ln34_105"/></StgValue>
</operation>

<operation id="3118" st_id="160" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2299 %add_ln34_52 = add i14 %zext_ln34_105, i14 %add_ln34_222

]]></Node>
<StgValue><ssdm name="add_ln34_52"/></StgValue>
</operation>

<operation id="3119" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2300 %trunc_ln35_51 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_52, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_51"/></StgValue>
</operation>

<operation id="3120" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2301 %outputRow_addr_52 = getelementptr i8 %outputRow, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="outputRow_addr_52"/></StgValue>
</operation>

<operation id="3121" st_id="160" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2302 %store_ln35 = store i8 %trunc_ln35_51, i7 %outputRow_addr_52

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3122" st_id="160" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="8" op_0_bw="7">
<![CDATA[
:2303 %rowCenter_load_159 = load i7 %rowCenter_addr_54

]]></Node>
<StgValue><ssdm name="rowCenter_load_159"/></StgValue>
</operation>

<operation id="3123" st_id="160" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="8" op_0_bw="7">
<![CDATA[
:2306 %rowAbove_load_159 = load i7 %rowAbove_addr_54

]]></Node>
<StgValue><ssdm name="rowAbove_load_159"/></StgValue>
</operation>

<operation id="3124" st_id="160" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="8" op_0_bw="7">
<![CDATA[
:2308 %rowBelow_load_159 = load i7 %rowBelow_addr_54

]]></Node>
<StgValue><ssdm name="rowBelow_load_159"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="3125" st_id="161" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="8" op_0_bw="7">
<![CDATA[
:2303 %rowCenter_load_159 = load i7 %rowCenter_addr_54

]]></Node>
<StgValue><ssdm name="rowCenter_load_159"/></StgValue>
</operation>

<operation id="3126" st_id="161" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="8" op_0_bw="7">
<![CDATA[
:2306 %rowAbove_load_159 = load i7 %rowAbove_addr_54

]]></Node>
<StgValue><ssdm name="rowAbove_load_159"/></StgValue>
</operation>

<operation id="3127" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="9" op_0_bw="8">
<![CDATA[
:2307 %zext_ln27_372 = zext i8 %rowAbove_load_159

]]></Node>
<StgValue><ssdm name="zext_ln27_372"/></StgValue>
</operation>

<operation id="3128" st_id="161" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="8" op_0_bw="7">
<![CDATA[
:2308 %rowBelow_load_159 = load i7 %rowBelow_addr_54

]]></Node>
<StgValue><ssdm name="rowBelow_load_159"/></StgValue>
</operation>

<operation id="3129" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="9" op_0_bw="8">
<![CDATA[
:2309 %zext_ln27_373 = zext i8 %rowBelow_load_159

]]></Node>
<StgValue><ssdm name="zext_ln27_373"/></StgValue>
</operation>

<operation id="3130" st_id="161" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="8" op_0_bw="7">
<![CDATA[
:2310 %rowCenter_load_160 = load i7 %rowCenter_addr_53

]]></Node>
<StgValue><ssdm name="rowCenter_load_160"/></StgValue>
</operation>

<operation id="3131" st_id="161" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2315 %add_ln27_159 = add i9 %zext_ln27_373, i9 %zext_ln27_372

]]></Node>
<StgValue><ssdm name="add_ln27_159"/></StgValue>
</operation>

<operation id="3132" st_id="161" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="8" op_0_bw="7">
<![CDATA[
:2322 %rowAbove_load_160 = load i7 %rowAbove_addr_53

]]></Node>
<StgValue><ssdm name="rowAbove_load_160"/></StgValue>
</operation>

<operation id="3133" st_id="161" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="8" op_0_bw="7">
<![CDATA[
:2327 %rowBelow_load_160 = load i7 %rowBelow_addr_53

]]></Node>
<StgValue><ssdm name="rowBelow_load_160"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="3134" st_id="162" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="8" op_0_bw="7">
<![CDATA[
:2310 %rowCenter_load_160 = load i7 %rowCenter_addr_53

]]></Node>
<StgValue><ssdm name="rowCenter_load_160"/></StgValue>
</operation>

<operation id="3135" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2312 %rowCenter_addr_55 = getelementptr i8 %rowCenter, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="rowCenter_addr_55"/></StgValue>
</operation>

<operation id="3136" st_id="162" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="8" op_0_bw="7">
<![CDATA[
:2313 %rowCenter_load_161 = load i7 %rowCenter_addr_55

]]></Node>
<StgValue><ssdm name="rowCenter_load_161"/></StgValue>
</operation>

<operation id="3137" st_id="162" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="8" op_0_bw="7">
<![CDATA[
:2322 %rowAbove_load_160 = load i7 %rowAbove_addr_53

]]></Node>
<StgValue><ssdm name="rowAbove_load_160"/></StgValue>
</operation>

<operation id="3138" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2324 %rowAbove_addr_55 = getelementptr i8 %rowAbove, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="rowAbove_addr_55"/></StgValue>
</operation>

<operation id="3139" st_id="162" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="8" op_0_bw="7">
<![CDATA[
:2325 %rowAbove_load_161 = load i7 %rowAbove_addr_55

]]></Node>
<StgValue><ssdm name="rowAbove_load_161"/></StgValue>
</operation>

<operation id="3140" st_id="162" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="8" op_0_bw="7">
<![CDATA[
:2327 %rowBelow_load_160 = load i7 %rowBelow_addr_53

]]></Node>
<StgValue><ssdm name="rowBelow_load_160"/></StgValue>
</operation>

<operation id="3141" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2329 %rowBelow_addr_55 = getelementptr i8 %rowBelow, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="rowBelow_addr_55"/></StgValue>
</operation>

<operation id="3142" st_id="162" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="8" op_0_bw="7">
<![CDATA[
:2330 %rowBelow_load_161 = load i7 %rowBelow_addr_55

]]></Node>
<StgValue><ssdm name="rowBelow_load_161"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="3143" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2304 %shl_ln25_52 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_159, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_52"/></StgValue>
</operation>

<operation id="3144" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="14" op_0_bw="12">
<![CDATA[
:2305 %zext_ln27_371 = zext i12 %shl_ln25_52

]]></Node>
<StgValue><ssdm name="zext_ln27_371"/></StgValue>
</operation>

<operation id="3145" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="9" op_0_bw="8">
<![CDATA[
:2311 %zext_ln27_374 = zext i8 %rowCenter_load_160

]]></Node>
<StgValue><ssdm name="zext_ln27_374"/></StgValue>
</operation>

<operation id="3146" st_id="163" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="8" op_0_bw="7">
<![CDATA[
:2313 %rowCenter_load_161 = load i7 %rowCenter_addr_55

]]></Node>
<StgValue><ssdm name="rowCenter_load_161"/></StgValue>
</operation>

<operation id="3147" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="9" op_0_bw="8">
<![CDATA[
:2314 %zext_ln27_375 = zext i8 %rowCenter_load_161

]]></Node>
<StgValue><ssdm name="zext_ln27_375"/></StgValue>
</operation>

<operation id="3148" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="10" op_0_bw="9">
<![CDATA[
:2316 %zext_ln27_376 = zext i9 %add_ln27_159

]]></Node>
<StgValue><ssdm name="zext_ln27_376"/></StgValue>
</operation>

<operation id="3149" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2317 %add_ln27_160 = add i9 %zext_ln27_374, i9 %zext_ln27_375

]]></Node>
<StgValue><ssdm name="add_ln27_160"/></StgValue>
</operation>

<operation id="3150" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="10" op_0_bw="9">
<![CDATA[
:2318 %zext_ln27_377 = zext i9 %add_ln27_160

]]></Node>
<StgValue><ssdm name="zext_ln27_377"/></StgValue>
</operation>

<operation id="3151" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2319 %sum_adjacent_53 = add i10 %zext_ln27_377, i10 %zext_ln27_376

]]></Node>
<StgValue><ssdm name="sum_adjacent_53"/></StgValue>
</operation>

<operation id="3152" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2320 %shl_ln28_52 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_53, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_52"/></StgValue>
</operation>

<operation id="3153" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="14" op_0_bw="13">
<![CDATA[
:2321 %zext_ln30_371 = zext i13 %shl_ln28_52

]]></Node>
<StgValue><ssdm name="zext_ln30_371"/></StgValue>
</operation>

<operation id="3154" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="9" op_0_bw="8">
<![CDATA[
:2323 %zext_ln30_372 = zext i8 %rowAbove_load_160

]]></Node>
<StgValue><ssdm name="zext_ln30_372"/></StgValue>
</operation>

<operation id="3155" st_id="163" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="8" op_0_bw="7">
<![CDATA[
:2325 %rowAbove_load_161 = load i7 %rowAbove_addr_55

]]></Node>
<StgValue><ssdm name="rowAbove_load_161"/></StgValue>
</operation>

<operation id="3156" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="9" op_0_bw="8">
<![CDATA[
:2326 %zext_ln30_373 = zext i8 %rowAbove_load_161

]]></Node>
<StgValue><ssdm name="zext_ln30_373"/></StgValue>
</operation>

<operation id="3157" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="9" op_0_bw="8">
<![CDATA[
:2328 %zext_ln30_374 = zext i8 %rowBelow_load_160

]]></Node>
<StgValue><ssdm name="zext_ln30_374"/></StgValue>
</operation>

<operation id="3158" st_id="163" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="8" op_0_bw="7">
<![CDATA[
:2330 %rowBelow_load_161 = load i7 %rowBelow_addr_55

]]></Node>
<StgValue><ssdm name="rowBelow_load_161"/></StgValue>
</operation>

<operation id="3159" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="9" op_0_bw="8">
<![CDATA[
:2331 %zext_ln30_375 = zext i8 %rowBelow_load_161

]]></Node>
<StgValue><ssdm name="zext_ln30_375"/></StgValue>
</operation>

<operation id="3160" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2332 %add_ln30_159 = add i9 %zext_ln30_373, i9 %zext_ln30_372

]]></Node>
<StgValue><ssdm name="add_ln30_159"/></StgValue>
</operation>

<operation id="3161" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="10" op_0_bw="9">
<![CDATA[
:2333 %zext_ln30_376 = zext i9 %add_ln30_159

]]></Node>
<StgValue><ssdm name="zext_ln30_376"/></StgValue>
</operation>

<operation id="3162" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2334 %add_ln30_160 = add i9 %zext_ln30_374, i9 %zext_ln30_375

]]></Node>
<StgValue><ssdm name="add_ln30_160"/></StgValue>
</operation>

<operation id="3163" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="10" op_0_bw="9">
<![CDATA[
:2335 %zext_ln30_377 = zext i9 %add_ln30_160

]]></Node>
<StgValue><ssdm name="zext_ln30_377"/></StgValue>
</operation>

<operation id="3164" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2336 %sum_diagonal_53 = add i10 %zext_ln30_377, i10 %zext_ln30_376

]]></Node>
<StgValue><ssdm name="sum_diagonal_53"/></StgValue>
</operation>

<operation id="3165" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2337 %shl_ln31_52 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_53, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_52"/></StgValue>
</operation>

<operation id="3166" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="13" op_0_bw="12">
<![CDATA[
:2338 %zext_ln34_106 = zext i12 %shl_ln31_52

]]></Node>
<StgValue><ssdm name="zext_ln34_106"/></StgValue>
</operation>

<operation id="3167" st_id="163" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2339 %add_ln34_224 = add i14 %zext_ln27_371, i14 %zext_ln30_371

]]></Node>
<StgValue><ssdm name="add_ln34_224"/></StgValue>
</operation>

<operation id="3168" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2340 %add_ln34_225 = add i13 %zext_ln34_106, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_225"/></StgValue>
</operation>

<operation id="3169" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="14" op_0_bw="13">
<![CDATA[
:2341 %zext_ln34_107 = zext i13 %add_ln34_225

]]></Node>
<StgValue><ssdm name="zext_ln34_107"/></StgValue>
</operation>

<operation id="3170" st_id="163" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2342 %add_ln34_53 = add i14 %zext_ln34_107, i14 %add_ln34_224

]]></Node>
<StgValue><ssdm name="add_ln34_53"/></StgValue>
</operation>

<operation id="3171" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2343 %trunc_ln35_52 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_53, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_52"/></StgValue>
</operation>

<operation id="3172" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2344 %outputRow_addr_53 = getelementptr i8 %outputRow, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="outputRow_addr_53"/></StgValue>
</operation>

<operation id="3173" st_id="163" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2345 %store_ln35 = store i8 %trunc_ln35_52, i7 %outputRow_addr_53

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3174" st_id="163" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="8" op_0_bw="7">
<![CDATA[
:2346 %rowCenter_load_162 = load i7 %rowCenter_addr_55

]]></Node>
<StgValue><ssdm name="rowCenter_load_162"/></StgValue>
</operation>

<operation id="3175" st_id="163" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="8" op_0_bw="7">
<![CDATA[
:2349 %rowAbove_load_162 = load i7 %rowAbove_addr_55

]]></Node>
<StgValue><ssdm name="rowAbove_load_162"/></StgValue>
</operation>

<operation id="3176" st_id="163" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="8" op_0_bw="7">
<![CDATA[
:2351 %rowBelow_load_162 = load i7 %rowBelow_addr_55

]]></Node>
<StgValue><ssdm name="rowBelow_load_162"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="3177" st_id="164" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="8" op_0_bw="7">
<![CDATA[
:2346 %rowCenter_load_162 = load i7 %rowCenter_addr_55

]]></Node>
<StgValue><ssdm name="rowCenter_load_162"/></StgValue>
</operation>

<operation id="3178" st_id="164" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="8" op_0_bw="7">
<![CDATA[
:2349 %rowAbove_load_162 = load i7 %rowAbove_addr_55

]]></Node>
<StgValue><ssdm name="rowAbove_load_162"/></StgValue>
</operation>

<operation id="3179" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="9" op_0_bw="8">
<![CDATA[
:2350 %zext_ln27_379 = zext i8 %rowAbove_load_162

]]></Node>
<StgValue><ssdm name="zext_ln27_379"/></StgValue>
</operation>

<operation id="3180" st_id="164" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="8" op_0_bw="7">
<![CDATA[
:2351 %rowBelow_load_162 = load i7 %rowBelow_addr_55

]]></Node>
<StgValue><ssdm name="rowBelow_load_162"/></StgValue>
</operation>

<operation id="3181" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="9" op_0_bw="8">
<![CDATA[
:2352 %zext_ln27_380 = zext i8 %rowBelow_load_162

]]></Node>
<StgValue><ssdm name="zext_ln27_380"/></StgValue>
</operation>

<operation id="3182" st_id="164" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="8" op_0_bw="7">
<![CDATA[
:2353 %rowCenter_load_163 = load i7 %rowCenter_addr_54

]]></Node>
<StgValue><ssdm name="rowCenter_load_163"/></StgValue>
</operation>

<operation id="3183" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2358 %add_ln27_162 = add i9 %zext_ln27_380, i9 %zext_ln27_379

]]></Node>
<StgValue><ssdm name="add_ln27_162"/></StgValue>
</operation>

<operation id="3184" st_id="164" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="8" op_0_bw="7">
<![CDATA[
:2365 %rowAbove_load_163 = load i7 %rowAbove_addr_54

]]></Node>
<StgValue><ssdm name="rowAbove_load_163"/></StgValue>
</operation>

<operation id="3185" st_id="164" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="8" op_0_bw="7">
<![CDATA[
:2370 %rowBelow_load_163 = load i7 %rowBelow_addr_54

]]></Node>
<StgValue><ssdm name="rowBelow_load_163"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="3186" st_id="165" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="8" op_0_bw="7">
<![CDATA[
:2353 %rowCenter_load_163 = load i7 %rowCenter_addr_54

]]></Node>
<StgValue><ssdm name="rowCenter_load_163"/></StgValue>
</operation>

<operation id="3187" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2355 %rowCenter_addr_56 = getelementptr i8 %rowCenter, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="rowCenter_addr_56"/></StgValue>
</operation>

<operation id="3188" st_id="165" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="8" op_0_bw="7">
<![CDATA[
:2356 %rowCenter_load_164 = load i7 %rowCenter_addr_56

]]></Node>
<StgValue><ssdm name="rowCenter_load_164"/></StgValue>
</operation>

<operation id="3189" st_id="165" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="8" op_0_bw="7">
<![CDATA[
:2365 %rowAbove_load_163 = load i7 %rowAbove_addr_54

]]></Node>
<StgValue><ssdm name="rowAbove_load_163"/></StgValue>
</operation>

<operation id="3190" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2367 %rowAbove_addr_56 = getelementptr i8 %rowAbove, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="rowAbove_addr_56"/></StgValue>
</operation>

<operation id="3191" st_id="165" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="8" op_0_bw="7">
<![CDATA[
:2368 %rowAbove_load_164 = load i7 %rowAbove_addr_56

]]></Node>
<StgValue><ssdm name="rowAbove_load_164"/></StgValue>
</operation>

<operation id="3192" st_id="165" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="8" op_0_bw="7">
<![CDATA[
:2370 %rowBelow_load_163 = load i7 %rowBelow_addr_54

]]></Node>
<StgValue><ssdm name="rowBelow_load_163"/></StgValue>
</operation>

<operation id="3193" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2372 %rowBelow_addr_56 = getelementptr i8 %rowBelow, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="rowBelow_addr_56"/></StgValue>
</operation>

<operation id="3194" st_id="165" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="8" op_0_bw="7">
<![CDATA[
:2373 %rowBelow_load_164 = load i7 %rowBelow_addr_56

]]></Node>
<StgValue><ssdm name="rowBelow_load_164"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="3195" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2347 %shl_ln25_53 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_162, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_53"/></StgValue>
</operation>

<operation id="3196" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="14" op_0_bw="12">
<![CDATA[
:2348 %zext_ln27_378 = zext i12 %shl_ln25_53

]]></Node>
<StgValue><ssdm name="zext_ln27_378"/></StgValue>
</operation>

<operation id="3197" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="9" op_0_bw="8">
<![CDATA[
:2354 %zext_ln27_381 = zext i8 %rowCenter_load_163

]]></Node>
<StgValue><ssdm name="zext_ln27_381"/></StgValue>
</operation>

<operation id="3198" st_id="166" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="8" op_0_bw="7">
<![CDATA[
:2356 %rowCenter_load_164 = load i7 %rowCenter_addr_56

]]></Node>
<StgValue><ssdm name="rowCenter_load_164"/></StgValue>
</operation>

<operation id="3199" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="9" op_0_bw="8">
<![CDATA[
:2357 %zext_ln27_382 = zext i8 %rowCenter_load_164

]]></Node>
<StgValue><ssdm name="zext_ln27_382"/></StgValue>
</operation>

<operation id="3200" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="10" op_0_bw="9">
<![CDATA[
:2359 %zext_ln27_383 = zext i9 %add_ln27_162

]]></Node>
<StgValue><ssdm name="zext_ln27_383"/></StgValue>
</operation>

<operation id="3201" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2360 %add_ln27_163 = add i9 %zext_ln27_381, i9 %zext_ln27_382

]]></Node>
<StgValue><ssdm name="add_ln27_163"/></StgValue>
</operation>

<operation id="3202" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="10" op_0_bw="9">
<![CDATA[
:2361 %zext_ln27_384 = zext i9 %add_ln27_163

]]></Node>
<StgValue><ssdm name="zext_ln27_384"/></StgValue>
</operation>

<operation id="3203" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2362 %sum_adjacent_54 = add i10 %zext_ln27_384, i10 %zext_ln27_383

]]></Node>
<StgValue><ssdm name="sum_adjacent_54"/></StgValue>
</operation>

<operation id="3204" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2363 %shl_ln28_53 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_54, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_53"/></StgValue>
</operation>

<operation id="3205" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="14" op_0_bw="13">
<![CDATA[
:2364 %zext_ln30_378 = zext i13 %shl_ln28_53

]]></Node>
<StgValue><ssdm name="zext_ln30_378"/></StgValue>
</operation>

<operation id="3206" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="9" op_0_bw="8">
<![CDATA[
:2366 %zext_ln30_379 = zext i8 %rowAbove_load_163

]]></Node>
<StgValue><ssdm name="zext_ln30_379"/></StgValue>
</operation>

<operation id="3207" st_id="166" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="8" op_0_bw="7">
<![CDATA[
:2368 %rowAbove_load_164 = load i7 %rowAbove_addr_56

]]></Node>
<StgValue><ssdm name="rowAbove_load_164"/></StgValue>
</operation>

<operation id="3208" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="9" op_0_bw="8">
<![CDATA[
:2369 %zext_ln30_380 = zext i8 %rowAbove_load_164

]]></Node>
<StgValue><ssdm name="zext_ln30_380"/></StgValue>
</operation>

<operation id="3209" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="9" op_0_bw="8">
<![CDATA[
:2371 %zext_ln30_381 = zext i8 %rowBelow_load_163

]]></Node>
<StgValue><ssdm name="zext_ln30_381"/></StgValue>
</operation>

<operation id="3210" st_id="166" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="8" op_0_bw="7">
<![CDATA[
:2373 %rowBelow_load_164 = load i7 %rowBelow_addr_56

]]></Node>
<StgValue><ssdm name="rowBelow_load_164"/></StgValue>
</operation>

<operation id="3211" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="9" op_0_bw="8">
<![CDATA[
:2374 %zext_ln30_382 = zext i8 %rowBelow_load_164

]]></Node>
<StgValue><ssdm name="zext_ln30_382"/></StgValue>
</operation>

<operation id="3212" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2375 %add_ln30_162 = add i9 %zext_ln30_380, i9 %zext_ln30_379

]]></Node>
<StgValue><ssdm name="add_ln30_162"/></StgValue>
</operation>

<operation id="3213" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="10" op_0_bw="9">
<![CDATA[
:2376 %zext_ln30_383 = zext i9 %add_ln30_162

]]></Node>
<StgValue><ssdm name="zext_ln30_383"/></StgValue>
</operation>

<operation id="3214" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2377 %add_ln30_163 = add i9 %zext_ln30_381, i9 %zext_ln30_382

]]></Node>
<StgValue><ssdm name="add_ln30_163"/></StgValue>
</operation>

<operation id="3215" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="10" op_0_bw="9">
<![CDATA[
:2378 %zext_ln30_384 = zext i9 %add_ln30_163

]]></Node>
<StgValue><ssdm name="zext_ln30_384"/></StgValue>
</operation>

<operation id="3216" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2379 %sum_diagonal_54 = add i10 %zext_ln30_384, i10 %zext_ln30_383

]]></Node>
<StgValue><ssdm name="sum_diagonal_54"/></StgValue>
</operation>

<operation id="3217" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2380 %shl_ln31_53 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_54, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_53"/></StgValue>
</operation>

<operation id="3218" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="13" op_0_bw="12">
<![CDATA[
:2381 %zext_ln34_108 = zext i12 %shl_ln31_53

]]></Node>
<StgValue><ssdm name="zext_ln34_108"/></StgValue>
</operation>

<operation id="3219" st_id="166" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2382 %add_ln34_226 = add i14 %zext_ln27_378, i14 %zext_ln30_378

]]></Node>
<StgValue><ssdm name="add_ln34_226"/></StgValue>
</operation>

<operation id="3220" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2383 %add_ln34_227 = add i13 %zext_ln34_108, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_227"/></StgValue>
</operation>

<operation id="3221" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="14" op_0_bw="13">
<![CDATA[
:2384 %zext_ln34_109 = zext i13 %add_ln34_227

]]></Node>
<StgValue><ssdm name="zext_ln34_109"/></StgValue>
</operation>

<operation id="3222" st_id="166" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2385 %add_ln34_54 = add i14 %zext_ln34_109, i14 %add_ln34_226

]]></Node>
<StgValue><ssdm name="add_ln34_54"/></StgValue>
</operation>

<operation id="3223" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2386 %trunc_ln35_53 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_54, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_53"/></StgValue>
</operation>

<operation id="3224" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2387 %outputRow_addr_54 = getelementptr i8 %outputRow, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="outputRow_addr_54"/></StgValue>
</operation>

<operation id="3225" st_id="166" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2388 %store_ln35 = store i8 %trunc_ln35_53, i7 %outputRow_addr_54

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3226" st_id="166" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="8" op_0_bw="7">
<![CDATA[
:2389 %rowCenter_load_165 = load i7 %rowCenter_addr_56

]]></Node>
<StgValue><ssdm name="rowCenter_load_165"/></StgValue>
</operation>

<operation id="3227" st_id="166" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="8" op_0_bw="7">
<![CDATA[
:2392 %rowAbove_load_165 = load i7 %rowAbove_addr_56

]]></Node>
<StgValue><ssdm name="rowAbove_load_165"/></StgValue>
</operation>

<operation id="3228" st_id="166" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="8" op_0_bw="7">
<![CDATA[
:2394 %rowBelow_load_165 = load i7 %rowBelow_addr_56

]]></Node>
<StgValue><ssdm name="rowBelow_load_165"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="3229" st_id="167" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="8" op_0_bw="7">
<![CDATA[
:2389 %rowCenter_load_165 = load i7 %rowCenter_addr_56

]]></Node>
<StgValue><ssdm name="rowCenter_load_165"/></StgValue>
</operation>

<operation id="3230" st_id="167" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="8" op_0_bw="7">
<![CDATA[
:2392 %rowAbove_load_165 = load i7 %rowAbove_addr_56

]]></Node>
<StgValue><ssdm name="rowAbove_load_165"/></StgValue>
</operation>

<operation id="3231" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="9" op_0_bw="8">
<![CDATA[
:2393 %zext_ln27_386 = zext i8 %rowAbove_load_165

]]></Node>
<StgValue><ssdm name="zext_ln27_386"/></StgValue>
</operation>

<operation id="3232" st_id="167" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="8" op_0_bw="7">
<![CDATA[
:2394 %rowBelow_load_165 = load i7 %rowBelow_addr_56

]]></Node>
<StgValue><ssdm name="rowBelow_load_165"/></StgValue>
</operation>

<operation id="3233" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="9" op_0_bw="8">
<![CDATA[
:2395 %zext_ln27_387 = zext i8 %rowBelow_load_165

]]></Node>
<StgValue><ssdm name="zext_ln27_387"/></StgValue>
</operation>

<operation id="3234" st_id="167" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="8" op_0_bw="7">
<![CDATA[
:2396 %rowCenter_load_166 = load i7 %rowCenter_addr_55

]]></Node>
<StgValue><ssdm name="rowCenter_load_166"/></StgValue>
</operation>

<operation id="3235" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2401 %add_ln27_165 = add i9 %zext_ln27_387, i9 %zext_ln27_386

]]></Node>
<StgValue><ssdm name="add_ln27_165"/></StgValue>
</operation>

<operation id="3236" st_id="167" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="8" op_0_bw="7">
<![CDATA[
:2408 %rowAbove_load_166 = load i7 %rowAbove_addr_55

]]></Node>
<StgValue><ssdm name="rowAbove_load_166"/></StgValue>
</operation>

<operation id="3237" st_id="167" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="8" op_0_bw="7">
<![CDATA[
:2413 %rowBelow_load_166 = load i7 %rowBelow_addr_55

]]></Node>
<StgValue><ssdm name="rowBelow_load_166"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="3238" st_id="168" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="8" op_0_bw="7">
<![CDATA[
:2396 %rowCenter_load_166 = load i7 %rowCenter_addr_55

]]></Node>
<StgValue><ssdm name="rowCenter_load_166"/></StgValue>
</operation>

<operation id="3239" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2398 %rowCenter_addr_57 = getelementptr i8 %rowCenter, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="rowCenter_addr_57"/></StgValue>
</operation>

<operation id="3240" st_id="168" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="8" op_0_bw="7">
<![CDATA[
:2399 %rowCenter_load_167 = load i7 %rowCenter_addr_57

]]></Node>
<StgValue><ssdm name="rowCenter_load_167"/></StgValue>
</operation>

<operation id="3241" st_id="168" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="8" op_0_bw="7">
<![CDATA[
:2408 %rowAbove_load_166 = load i7 %rowAbove_addr_55

]]></Node>
<StgValue><ssdm name="rowAbove_load_166"/></StgValue>
</operation>

<operation id="3242" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2410 %rowAbove_addr_57 = getelementptr i8 %rowAbove, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="rowAbove_addr_57"/></StgValue>
</operation>

<operation id="3243" st_id="168" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="8" op_0_bw="7">
<![CDATA[
:2411 %rowAbove_load_167 = load i7 %rowAbove_addr_57

]]></Node>
<StgValue><ssdm name="rowAbove_load_167"/></StgValue>
</operation>

<operation id="3244" st_id="168" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="8" op_0_bw="7">
<![CDATA[
:2413 %rowBelow_load_166 = load i7 %rowBelow_addr_55

]]></Node>
<StgValue><ssdm name="rowBelow_load_166"/></StgValue>
</operation>

<operation id="3245" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2415 %rowBelow_addr_57 = getelementptr i8 %rowBelow, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="rowBelow_addr_57"/></StgValue>
</operation>

<operation id="3246" st_id="168" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="8" op_0_bw="7">
<![CDATA[
:2416 %rowBelow_load_167 = load i7 %rowBelow_addr_57

]]></Node>
<StgValue><ssdm name="rowBelow_load_167"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="3247" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2390 %shl_ln25_54 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_165, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_54"/></StgValue>
</operation>

<operation id="3248" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="14" op_0_bw="12">
<![CDATA[
:2391 %zext_ln27_385 = zext i12 %shl_ln25_54

]]></Node>
<StgValue><ssdm name="zext_ln27_385"/></StgValue>
</operation>

<operation id="3249" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="9" op_0_bw="8">
<![CDATA[
:2397 %zext_ln27_388 = zext i8 %rowCenter_load_166

]]></Node>
<StgValue><ssdm name="zext_ln27_388"/></StgValue>
</operation>

<operation id="3250" st_id="169" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="8" op_0_bw="7">
<![CDATA[
:2399 %rowCenter_load_167 = load i7 %rowCenter_addr_57

]]></Node>
<StgValue><ssdm name="rowCenter_load_167"/></StgValue>
</operation>

<operation id="3251" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="9" op_0_bw="8">
<![CDATA[
:2400 %zext_ln27_389 = zext i8 %rowCenter_load_167

]]></Node>
<StgValue><ssdm name="zext_ln27_389"/></StgValue>
</operation>

<operation id="3252" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="10" op_0_bw="9">
<![CDATA[
:2402 %zext_ln27_390 = zext i9 %add_ln27_165

]]></Node>
<StgValue><ssdm name="zext_ln27_390"/></StgValue>
</operation>

<operation id="3253" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2403 %add_ln27_166 = add i9 %zext_ln27_388, i9 %zext_ln27_389

]]></Node>
<StgValue><ssdm name="add_ln27_166"/></StgValue>
</operation>

<operation id="3254" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="10" op_0_bw="9">
<![CDATA[
:2404 %zext_ln27_391 = zext i9 %add_ln27_166

]]></Node>
<StgValue><ssdm name="zext_ln27_391"/></StgValue>
</operation>

<operation id="3255" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2405 %sum_adjacent_55 = add i10 %zext_ln27_391, i10 %zext_ln27_390

]]></Node>
<StgValue><ssdm name="sum_adjacent_55"/></StgValue>
</operation>

<operation id="3256" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2406 %shl_ln28_54 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_55, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_54"/></StgValue>
</operation>

<operation id="3257" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="14" op_0_bw="13">
<![CDATA[
:2407 %zext_ln30_385 = zext i13 %shl_ln28_54

]]></Node>
<StgValue><ssdm name="zext_ln30_385"/></StgValue>
</operation>

<operation id="3258" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="9" op_0_bw="8">
<![CDATA[
:2409 %zext_ln30_386 = zext i8 %rowAbove_load_166

]]></Node>
<StgValue><ssdm name="zext_ln30_386"/></StgValue>
</operation>

<operation id="3259" st_id="169" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="8" op_0_bw="7">
<![CDATA[
:2411 %rowAbove_load_167 = load i7 %rowAbove_addr_57

]]></Node>
<StgValue><ssdm name="rowAbove_load_167"/></StgValue>
</operation>

<operation id="3260" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="9" op_0_bw="8">
<![CDATA[
:2412 %zext_ln30_387 = zext i8 %rowAbove_load_167

]]></Node>
<StgValue><ssdm name="zext_ln30_387"/></StgValue>
</operation>

<operation id="3261" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="9" op_0_bw="8">
<![CDATA[
:2414 %zext_ln30_388 = zext i8 %rowBelow_load_166

]]></Node>
<StgValue><ssdm name="zext_ln30_388"/></StgValue>
</operation>

<operation id="3262" st_id="169" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="8" op_0_bw="7">
<![CDATA[
:2416 %rowBelow_load_167 = load i7 %rowBelow_addr_57

]]></Node>
<StgValue><ssdm name="rowBelow_load_167"/></StgValue>
</operation>

<operation id="3263" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="9" op_0_bw="8">
<![CDATA[
:2417 %zext_ln30_389 = zext i8 %rowBelow_load_167

]]></Node>
<StgValue><ssdm name="zext_ln30_389"/></StgValue>
</operation>

<operation id="3264" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2418 %add_ln30_165 = add i9 %zext_ln30_387, i9 %zext_ln30_386

]]></Node>
<StgValue><ssdm name="add_ln30_165"/></StgValue>
</operation>

<operation id="3265" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="10" op_0_bw="9">
<![CDATA[
:2419 %zext_ln30_390 = zext i9 %add_ln30_165

]]></Node>
<StgValue><ssdm name="zext_ln30_390"/></StgValue>
</operation>

<operation id="3266" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2420 %add_ln30_166 = add i9 %zext_ln30_388, i9 %zext_ln30_389

]]></Node>
<StgValue><ssdm name="add_ln30_166"/></StgValue>
</operation>

<operation id="3267" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="10" op_0_bw="9">
<![CDATA[
:2421 %zext_ln30_391 = zext i9 %add_ln30_166

]]></Node>
<StgValue><ssdm name="zext_ln30_391"/></StgValue>
</operation>

<operation id="3268" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2422 %sum_diagonal_55 = add i10 %zext_ln30_391, i10 %zext_ln30_390

]]></Node>
<StgValue><ssdm name="sum_diagonal_55"/></StgValue>
</operation>

<operation id="3269" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2423 %shl_ln31_54 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_55, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_54"/></StgValue>
</operation>

<operation id="3270" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="13" op_0_bw="12">
<![CDATA[
:2424 %zext_ln34_110 = zext i12 %shl_ln31_54

]]></Node>
<StgValue><ssdm name="zext_ln34_110"/></StgValue>
</operation>

<operation id="3271" st_id="169" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2425 %add_ln34_228 = add i14 %zext_ln27_385, i14 %zext_ln30_385

]]></Node>
<StgValue><ssdm name="add_ln34_228"/></StgValue>
</operation>

<operation id="3272" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2426 %add_ln34_229 = add i13 %zext_ln34_110, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_229"/></StgValue>
</operation>

<operation id="3273" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="14" op_0_bw="13">
<![CDATA[
:2427 %zext_ln34_111 = zext i13 %add_ln34_229

]]></Node>
<StgValue><ssdm name="zext_ln34_111"/></StgValue>
</operation>

<operation id="3274" st_id="169" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2428 %add_ln34_55 = add i14 %zext_ln34_111, i14 %add_ln34_228

]]></Node>
<StgValue><ssdm name="add_ln34_55"/></StgValue>
</operation>

<operation id="3275" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2429 %trunc_ln35_54 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_55, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_54"/></StgValue>
</operation>

<operation id="3276" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2430 %outputRow_addr_55 = getelementptr i8 %outputRow, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="outputRow_addr_55"/></StgValue>
</operation>

<operation id="3277" st_id="169" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2431 %store_ln35 = store i8 %trunc_ln35_54, i7 %outputRow_addr_55

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3278" st_id="169" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="8" op_0_bw="7">
<![CDATA[
:2432 %rowCenter_load_168 = load i7 %rowCenter_addr_57

]]></Node>
<StgValue><ssdm name="rowCenter_load_168"/></StgValue>
</operation>

<operation id="3279" st_id="169" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="8" op_0_bw="7">
<![CDATA[
:2435 %rowAbove_load_168 = load i7 %rowAbove_addr_57

]]></Node>
<StgValue><ssdm name="rowAbove_load_168"/></StgValue>
</operation>

<operation id="3280" st_id="169" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="8" op_0_bw="7">
<![CDATA[
:2437 %rowBelow_load_168 = load i7 %rowBelow_addr_57

]]></Node>
<StgValue><ssdm name="rowBelow_load_168"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="3281" st_id="170" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="8" op_0_bw="7">
<![CDATA[
:2432 %rowCenter_load_168 = load i7 %rowCenter_addr_57

]]></Node>
<StgValue><ssdm name="rowCenter_load_168"/></StgValue>
</operation>

<operation id="3282" st_id="170" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="8" op_0_bw="7">
<![CDATA[
:2435 %rowAbove_load_168 = load i7 %rowAbove_addr_57

]]></Node>
<StgValue><ssdm name="rowAbove_load_168"/></StgValue>
</operation>

<operation id="3283" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="9" op_0_bw="8">
<![CDATA[
:2436 %zext_ln27_393 = zext i8 %rowAbove_load_168

]]></Node>
<StgValue><ssdm name="zext_ln27_393"/></StgValue>
</operation>

<operation id="3284" st_id="170" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="8" op_0_bw="7">
<![CDATA[
:2437 %rowBelow_load_168 = load i7 %rowBelow_addr_57

]]></Node>
<StgValue><ssdm name="rowBelow_load_168"/></StgValue>
</operation>

<operation id="3285" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="9" op_0_bw="8">
<![CDATA[
:2438 %zext_ln27_394 = zext i8 %rowBelow_load_168

]]></Node>
<StgValue><ssdm name="zext_ln27_394"/></StgValue>
</operation>

<operation id="3286" st_id="170" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="8" op_0_bw="7">
<![CDATA[
:2439 %rowCenter_load_169 = load i7 %rowCenter_addr_56

]]></Node>
<StgValue><ssdm name="rowCenter_load_169"/></StgValue>
</operation>

<operation id="3287" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2444 %add_ln27_168 = add i9 %zext_ln27_394, i9 %zext_ln27_393

]]></Node>
<StgValue><ssdm name="add_ln27_168"/></StgValue>
</operation>

<operation id="3288" st_id="170" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="8" op_0_bw="7">
<![CDATA[
:2451 %rowAbove_load_169 = load i7 %rowAbove_addr_56

]]></Node>
<StgValue><ssdm name="rowAbove_load_169"/></StgValue>
</operation>

<operation id="3289" st_id="170" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="8" op_0_bw="7">
<![CDATA[
:2456 %rowBelow_load_169 = load i7 %rowBelow_addr_56

]]></Node>
<StgValue><ssdm name="rowBelow_load_169"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="3290" st_id="171" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="8" op_0_bw="7">
<![CDATA[
:2439 %rowCenter_load_169 = load i7 %rowCenter_addr_56

]]></Node>
<StgValue><ssdm name="rowCenter_load_169"/></StgValue>
</operation>

<operation id="3291" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2441 %rowCenter_addr_58 = getelementptr i8 %rowCenter, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="rowCenter_addr_58"/></StgValue>
</operation>

<operation id="3292" st_id="171" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="8" op_0_bw="7">
<![CDATA[
:2442 %rowCenter_load_170 = load i7 %rowCenter_addr_58

]]></Node>
<StgValue><ssdm name="rowCenter_load_170"/></StgValue>
</operation>

<operation id="3293" st_id="171" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="8" op_0_bw="7">
<![CDATA[
:2451 %rowAbove_load_169 = load i7 %rowAbove_addr_56

]]></Node>
<StgValue><ssdm name="rowAbove_load_169"/></StgValue>
</operation>

<operation id="3294" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2453 %rowAbove_addr_58 = getelementptr i8 %rowAbove, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="rowAbove_addr_58"/></StgValue>
</operation>

<operation id="3295" st_id="171" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="8" op_0_bw="7">
<![CDATA[
:2454 %rowAbove_load_170 = load i7 %rowAbove_addr_58

]]></Node>
<StgValue><ssdm name="rowAbove_load_170"/></StgValue>
</operation>

<operation id="3296" st_id="171" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="8" op_0_bw="7">
<![CDATA[
:2456 %rowBelow_load_169 = load i7 %rowBelow_addr_56

]]></Node>
<StgValue><ssdm name="rowBelow_load_169"/></StgValue>
</operation>

<operation id="3297" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2458 %rowBelow_addr_58 = getelementptr i8 %rowBelow, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="rowBelow_addr_58"/></StgValue>
</operation>

<operation id="3298" st_id="171" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="8" op_0_bw="7">
<![CDATA[
:2459 %rowBelow_load_170 = load i7 %rowBelow_addr_58

]]></Node>
<StgValue><ssdm name="rowBelow_load_170"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="3299" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2433 %shl_ln25_55 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_168, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_55"/></StgValue>
</operation>

<operation id="3300" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="14" op_0_bw="12">
<![CDATA[
:2434 %zext_ln27_392 = zext i12 %shl_ln25_55

]]></Node>
<StgValue><ssdm name="zext_ln27_392"/></StgValue>
</operation>

<operation id="3301" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="9" op_0_bw="8">
<![CDATA[
:2440 %zext_ln27_395 = zext i8 %rowCenter_load_169

]]></Node>
<StgValue><ssdm name="zext_ln27_395"/></StgValue>
</operation>

<operation id="3302" st_id="172" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="8" op_0_bw="7">
<![CDATA[
:2442 %rowCenter_load_170 = load i7 %rowCenter_addr_58

]]></Node>
<StgValue><ssdm name="rowCenter_load_170"/></StgValue>
</operation>

<operation id="3303" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="9" op_0_bw="8">
<![CDATA[
:2443 %zext_ln27_396 = zext i8 %rowCenter_load_170

]]></Node>
<StgValue><ssdm name="zext_ln27_396"/></StgValue>
</operation>

<operation id="3304" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="10" op_0_bw="9">
<![CDATA[
:2445 %zext_ln27_397 = zext i9 %add_ln27_168

]]></Node>
<StgValue><ssdm name="zext_ln27_397"/></StgValue>
</operation>

<operation id="3305" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2446 %add_ln27_169 = add i9 %zext_ln27_395, i9 %zext_ln27_396

]]></Node>
<StgValue><ssdm name="add_ln27_169"/></StgValue>
</operation>

<operation id="3306" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="10" op_0_bw="9">
<![CDATA[
:2447 %zext_ln27_398 = zext i9 %add_ln27_169

]]></Node>
<StgValue><ssdm name="zext_ln27_398"/></StgValue>
</operation>

<operation id="3307" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2448 %sum_adjacent_56 = add i10 %zext_ln27_398, i10 %zext_ln27_397

]]></Node>
<StgValue><ssdm name="sum_adjacent_56"/></StgValue>
</operation>

<operation id="3308" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2449 %shl_ln28_55 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_56, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_55"/></StgValue>
</operation>

<operation id="3309" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="14" op_0_bw="13">
<![CDATA[
:2450 %zext_ln30_392 = zext i13 %shl_ln28_55

]]></Node>
<StgValue><ssdm name="zext_ln30_392"/></StgValue>
</operation>

<operation id="3310" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="9" op_0_bw="8">
<![CDATA[
:2452 %zext_ln30_393 = zext i8 %rowAbove_load_169

]]></Node>
<StgValue><ssdm name="zext_ln30_393"/></StgValue>
</operation>

<operation id="3311" st_id="172" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="8" op_0_bw="7">
<![CDATA[
:2454 %rowAbove_load_170 = load i7 %rowAbove_addr_58

]]></Node>
<StgValue><ssdm name="rowAbove_load_170"/></StgValue>
</operation>

<operation id="3312" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="9" op_0_bw="8">
<![CDATA[
:2455 %zext_ln30_394 = zext i8 %rowAbove_load_170

]]></Node>
<StgValue><ssdm name="zext_ln30_394"/></StgValue>
</operation>

<operation id="3313" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="9" op_0_bw="8">
<![CDATA[
:2457 %zext_ln30_395 = zext i8 %rowBelow_load_169

]]></Node>
<StgValue><ssdm name="zext_ln30_395"/></StgValue>
</operation>

<operation id="3314" st_id="172" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="8" op_0_bw="7">
<![CDATA[
:2459 %rowBelow_load_170 = load i7 %rowBelow_addr_58

]]></Node>
<StgValue><ssdm name="rowBelow_load_170"/></StgValue>
</operation>

<operation id="3315" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="9" op_0_bw="8">
<![CDATA[
:2460 %zext_ln30_396 = zext i8 %rowBelow_load_170

]]></Node>
<StgValue><ssdm name="zext_ln30_396"/></StgValue>
</operation>

<operation id="3316" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2461 %add_ln30_168 = add i9 %zext_ln30_394, i9 %zext_ln30_393

]]></Node>
<StgValue><ssdm name="add_ln30_168"/></StgValue>
</operation>

<operation id="3317" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="10" op_0_bw="9">
<![CDATA[
:2462 %zext_ln30_397 = zext i9 %add_ln30_168

]]></Node>
<StgValue><ssdm name="zext_ln30_397"/></StgValue>
</operation>

<operation id="3318" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2463 %add_ln30_169 = add i9 %zext_ln30_395, i9 %zext_ln30_396

]]></Node>
<StgValue><ssdm name="add_ln30_169"/></StgValue>
</operation>

<operation id="3319" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="10" op_0_bw="9">
<![CDATA[
:2464 %zext_ln30_398 = zext i9 %add_ln30_169

]]></Node>
<StgValue><ssdm name="zext_ln30_398"/></StgValue>
</operation>

<operation id="3320" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2465 %sum_diagonal_56 = add i10 %zext_ln30_398, i10 %zext_ln30_397

]]></Node>
<StgValue><ssdm name="sum_diagonal_56"/></StgValue>
</operation>

<operation id="3321" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2466 %shl_ln31_55 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_56, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_55"/></StgValue>
</operation>

<operation id="3322" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="13" op_0_bw="12">
<![CDATA[
:2467 %zext_ln34_112 = zext i12 %shl_ln31_55

]]></Node>
<StgValue><ssdm name="zext_ln34_112"/></StgValue>
</operation>

<operation id="3323" st_id="172" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2468 %add_ln34_230 = add i14 %zext_ln27_392, i14 %zext_ln30_392

]]></Node>
<StgValue><ssdm name="add_ln34_230"/></StgValue>
</operation>

<operation id="3324" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2469 %add_ln34_231 = add i13 %zext_ln34_112, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_231"/></StgValue>
</operation>

<operation id="3325" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="14" op_0_bw="13">
<![CDATA[
:2470 %zext_ln34_113 = zext i13 %add_ln34_231

]]></Node>
<StgValue><ssdm name="zext_ln34_113"/></StgValue>
</operation>

<operation id="3326" st_id="172" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2471 %add_ln34_56 = add i14 %zext_ln34_113, i14 %add_ln34_230

]]></Node>
<StgValue><ssdm name="add_ln34_56"/></StgValue>
</operation>

<operation id="3327" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2472 %trunc_ln35_55 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_56, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_55"/></StgValue>
</operation>

<operation id="3328" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2473 %outputRow_addr_56 = getelementptr i8 %outputRow, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="outputRow_addr_56"/></StgValue>
</operation>

<operation id="3329" st_id="172" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2474 %store_ln35 = store i8 %trunc_ln35_55, i7 %outputRow_addr_56

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3330" st_id="172" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="8" op_0_bw="7">
<![CDATA[
:2475 %rowCenter_load_171 = load i7 %rowCenter_addr_58

]]></Node>
<StgValue><ssdm name="rowCenter_load_171"/></StgValue>
</operation>

<operation id="3331" st_id="172" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="7">
<![CDATA[
:2478 %rowAbove_load_171 = load i7 %rowAbove_addr_58

]]></Node>
<StgValue><ssdm name="rowAbove_load_171"/></StgValue>
</operation>

<operation id="3332" st_id="172" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="8" op_0_bw="7">
<![CDATA[
:2480 %rowBelow_load_171 = load i7 %rowBelow_addr_58

]]></Node>
<StgValue><ssdm name="rowBelow_load_171"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="3333" st_id="173" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="8" op_0_bw="7">
<![CDATA[
:2475 %rowCenter_load_171 = load i7 %rowCenter_addr_58

]]></Node>
<StgValue><ssdm name="rowCenter_load_171"/></StgValue>
</operation>

<operation id="3334" st_id="173" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="7">
<![CDATA[
:2478 %rowAbove_load_171 = load i7 %rowAbove_addr_58

]]></Node>
<StgValue><ssdm name="rowAbove_load_171"/></StgValue>
</operation>

<operation id="3335" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="9" op_0_bw="8">
<![CDATA[
:2479 %zext_ln27_400 = zext i8 %rowAbove_load_171

]]></Node>
<StgValue><ssdm name="zext_ln27_400"/></StgValue>
</operation>

<operation id="3336" st_id="173" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="8" op_0_bw="7">
<![CDATA[
:2480 %rowBelow_load_171 = load i7 %rowBelow_addr_58

]]></Node>
<StgValue><ssdm name="rowBelow_load_171"/></StgValue>
</operation>

<operation id="3337" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="9" op_0_bw="8">
<![CDATA[
:2481 %zext_ln27_401 = zext i8 %rowBelow_load_171

]]></Node>
<StgValue><ssdm name="zext_ln27_401"/></StgValue>
</operation>

<operation id="3338" st_id="173" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="8" op_0_bw="7">
<![CDATA[
:2482 %rowCenter_load_172 = load i7 %rowCenter_addr_57

]]></Node>
<StgValue><ssdm name="rowCenter_load_172"/></StgValue>
</operation>

<operation id="3339" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2487 %add_ln27_171 = add i9 %zext_ln27_401, i9 %zext_ln27_400

]]></Node>
<StgValue><ssdm name="add_ln27_171"/></StgValue>
</operation>

<operation id="3340" st_id="173" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="8" op_0_bw="7">
<![CDATA[
:2494 %rowAbove_load_172 = load i7 %rowAbove_addr_57

]]></Node>
<StgValue><ssdm name="rowAbove_load_172"/></StgValue>
</operation>

<operation id="3341" st_id="173" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="8" op_0_bw="7">
<![CDATA[
:2499 %rowBelow_load_172 = load i7 %rowBelow_addr_57

]]></Node>
<StgValue><ssdm name="rowBelow_load_172"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="3342" st_id="174" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="8" op_0_bw="7">
<![CDATA[
:2482 %rowCenter_load_172 = load i7 %rowCenter_addr_57

]]></Node>
<StgValue><ssdm name="rowCenter_load_172"/></StgValue>
</operation>

<operation id="3343" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2484 %rowCenter_addr_59 = getelementptr i8 %rowCenter, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="rowCenter_addr_59"/></StgValue>
</operation>

<operation id="3344" st_id="174" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="8" op_0_bw="7">
<![CDATA[
:2485 %rowCenter_load_173 = load i7 %rowCenter_addr_59

]]></Node>
<StgValue><ssdm name="rowCenter_load_173"/></StgValue>
</operation>

<operation id="3345" st_id="174" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="8" op_0_bw="7">
<![CDATA[
:2494 %rowAbove_load_172 = load i7 %rowAbove_addr_57

]]></Node>
<StgValue><ssdm name="rowAbove_load_172"/></StgValue>
</operation>

<operation id="3346" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2496 %rowAbove_addr_59 = getelementptr i8 %rowAbove, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="rowAbove_addr_59"/></StgValue>
</operation>

<operation id="3347" st_id="174" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="8" op_0_bw="7">
<![CDATA[
:2497 %rowAbove_load_173 = load i7 %rowAbove_addr_59

]]></Node>
<StgValue><ssdm name="rowAbove_load_173"/></StgValue>
</operation>

<operation id="3348" st_id="174" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="8" op_0_bw="7">
<![CDATA[
:2499 %rowBelow_load_172 = load i7 %rowBelow_addr_57

]]></Node>
<StgValue><ssdm name="rowBelow_load_172"/></StgValue>
</operation>

<operation id="3349" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2501 %rowBelow_addr_59 = getelementptr i8 %rowBelow, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="rowBelow_addr_59"/></StgValue>
</operation>

<operation id="3350" st_id="174" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="8" op_0_bw="7">
<![CDATA[
:2502 %rowBelow_load_173 = load i7 %rowBelow_addr_59

]]></Node>
<StgValue><ssdm name="rowBelow_load_173"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="3351" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2476 %shl_ln25_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_171, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_56"/></StgValue>
</operation>

<operation id="3352" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="14" op_0_bw="12">
<![CDATA[
:2477 %zext_ln27_399 = zext i12 %shl_ln25_56

]]></Node>
<StgValue><ssdm name="zext_ln27_399"/></StgValue>
</operation>

<operation id="3353" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="9" op_0_bw="8">
<![CDATA[
:2483 %zext_ln27_402 = zext i8 %rowCenter_load_172

]]></Node>
<StgValue><ssdm name="zext_ln27_402"/></StgValue>
</operation>

<operation id="3354" st_id="175" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="8" op_0_bw="7">
<![CDATA[
:2485 %rowCenter_load_173 = load i7 %rowCenter_addr_59

]]></Node>
<StgValue><ssdm name="rowCenter_load_173"/></StgValue>
</operation>

<operation id="3355" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="9" op_0_bw="8">
<![CDATA[
:2486 %zext_ln27_403 = zext i8 %rowCenter_load_173

]]></Node>
<StgValue><ssdm name="zext_ln27_403"/></StgValue>
</operation>

<operation id="3356" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="10" op_0_bw="9">
<![CDATA[
:2488 %zext_ln27_404 = zext i9 %add_ln27_171

]]></Node>
<StgValue><ssdm name="zext_ln27_404"/></StgValue>
</operation>

<operation id="3357" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2489 %add_ln27_172 = add i9 %zext_ln27_402, i9 %zext_ln27_403

]]></Node>
<StgValue><ssdm name="add_ln27_172"/></StgValue>
</operation>

<operation id="3358" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="10" op_0_bw="9">
<![CDATA[
:2490 %zext_ln27_405 = zext i9 %add_ln27_172

]]></Node>
<StgValue><ssdm name="zext_ln27_405"/></StgValue>
</operation>

<operation id="3359" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2491 %sum_adjacent_57 = add i10 %zext_ln27_405, i10 %zext_ln27_404

]]></Node>
<StgValue><ssdm name="sum_adjacent_57"/></StgValue>
</operation>

<operation id="3360" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2492 %shl_ln28_56 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_57, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_56"/></StgValue>
</operation>

<operation id="3361" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="14" op_0_bw="13">
<![CDATA[
:2493 %zext_ln30_399 = zext i13 %shl_ln28_56

]]></Node>
<StgValue><ssdm name="zext_ln30_399"/></StgValue>
</operation>

<operation id="3362" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="9" op_0_bw="8">
<![CDATA[
:2495 %zext_ln30_400 = zext i8 %rowAbove_load_172

]]></Node>
<StgValue><ssdm name="zext_ln30_400"/></StgValue>
</operation>

<operation id="3363" st_id="175" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="8" op_0_bw="7">
<![CDATA[
:2497 %rowAbove_load_173 = load i7 %rowAbove_addr_59

]]></Node>
<StgValue><ssdm name="rowAbove_load_173"/></StgValue>
</operation>

<operation id="3364" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="9" op_0_bw="8">
<![CDATA[
:2498 %zext_ln30_401 = zext i8 %rowAbove_load_173

]]></Node>
<StgValue><ssdm name="zext_ln30_401"/></StgValue>
</operation>

<operation id="3365" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="9" op_0_bw="8">
<![CDATA[
:2500 %zext_ln30_402 = zext i8 %rowBelow_load_172

]]></Node>
<StgValue><ssdm name="zext_ln30_402"/></StgValue>
</operation>

<operation id="3366" st_id="175" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="8" op_0_bw="7">
<![CDATA[
:2502 %rowBelow_load_173 = load i7 %rowBelow_addr_59

]]></Node>
<StgValue><ssdm name="rowBelow_load_173"/></StgValue>
</operation>

<operation id="3367" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="9" op_0_bw="8">
<![CDATA[
:2503 %zext_ln30_403 = zext i8 %rowBelow_load_173

]]></Node>
<StgValue><ssdm name="zext_ln30_403"/></StgValue>
</operation>

<operation id="3368" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2504 %add_ln30_171 = add i9 %zext_ln30_401, i9 %zext_ln30_400

]]></Node>
<StgValue><ssdm name="add_ln30_171"/></StgValue>
</operation>

<operation id="3369" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="10" op_0_bw="9">
<![CDATA[
:2505 %zext_ln30_404 = zext i9 %add_ln30_171

]]></Node>
<StgValue><ssdm name="zext_ln30_404"/></StgValue>
</operation>

<operation id="3370" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2506 %add_ln30_172 = add i9 %zext_ln30_402, i9 %zext_ln30_403

]]></Node>
<StgValue><ssdm name="add_ln30_172"/></StgValue>
</operation>

<operation id="3371" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="10" op_0_bw="9">
<![CDATA[
:2507 %zext_ln30_405 = zext i9 %add_ln30_172

]]></Node>
<StgValue><ssdm name="zext_ln30_405"/></StgValue>
</operation>

<operation id="3372" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2508 %sum_diagonal_57 = add i10 %zext_ln30_405, i10 %zext_ln30_404

]]></Node>
<StgValue><ssdm name="sum_diagonal_57"/></StgValue>
</operation>

<operation id="3373" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2509 %shl_ln31_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_57, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_56"/></StgValue>
</operation>

<operation id="3374" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="13" op_0_bw="12">
<![CDATA[
:2510 %zext_ln34_114 = zext i12 %shl_ln31_56

]]></Node>
<StgValue><ssdm name="zext_ln34_114"/></StgValue>
</operation>

<operation id="3375" st_id="175" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2511 %add_ln34_232 = add i14 %zext_ln27_399, i14 %zext_ln30_399

]]></Node>
<StgValue><ssdm name="add_ln34_232"/></StgValue>
</operation>

<operation id="3376" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2512 %add_ln34_233 = add i13 %zext_ln34_114, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_233"/></StgValue>
</operation>

<operation id="3377" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="14" op_0_bw="13">
<![CDATA[
:2513 %zext_ln34_115 = zext i13 %add_ln34_233

]]></Node>
<StgValue><ssdm name="zext_ln34_115"/></StgValue>
</operation>

<operation id="3378" st_id="175" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2514 %add_ln34_57 = add i14 %zext_ln34_115, i14 %add_ln34_232

]]></Node>
<StgValue><ssdm name="add_ln34_57"/></StgValue>
</operation>

<operation id="3379" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2515 %trunc_ln35_56 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_57, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_56"/></StgValue>
</operation>

<operation id="3380" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2516 %outputRow_addr_57 = getelementptr i8 %outputRow, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="outputRow_addr_57"/></StgValue>
</operation>

<operation id="3381" st_id="175" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2517 %store_ln35 = store i8 %trunc_ln35_56, i7 %outputRow_addr_57

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3382" st_id="175" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="8" op_0_bw="7">
<![CDATA[
:2518 %rowCenter_load_174 = load i7 %rowCenter_addr_59

]]></Node>
<StgValue><ssdm name="rowCenter_load_174"/></StgValue>
</operation>

<operation id="3383" st_id="175" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="8" op_0_bw="7">
<![CDATA[
:2521 %rowAbove_load_174 = load i7 %rowAbove_addr_59

]]></Node>
<StgValue><ssdm name="rowAbove_load_174"/></StgValue>
</operation>

<operation id="3384" st_id="175" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="8" op_0_bw="7">
<![CDATA[
:2523 %rowBelow_load_174 = load i7 %rowBelow_addr_59

]]></Node>
<StgValue><ssdm name="rowBelow_load_174"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="3385" st_id="176" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="8" op_0_bw="7">
<![CDATA[
:2518 %rowCenter_load_174 = load i7 %rowCenter_addr_59

]]></Node>
<StgValue><ssdm name="rowCenter_load_174"/></StgValue>
</operation>

<operation id="3386" st_id="176" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="8" op_0_bw="7">
<![CDATA[
:2521 %rowAbove_load_174 = load i7 %rowAbove_addr_59

]]></Node>
<StgValue><ssdm name="rowAbove_load_174"/></StgValue>
</operation>

<operation id="3387" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="9" op_0_bw="8">
<![CDATA[
:2522 %zext_ln27_407 = zext i8 %rowAbove_load_174

]]></Node>
<StgValue><ssdm name="zext_ln27_407"/></StgValue>
</operation>

<operation id="3388" st_id="176" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="8" op_0_bw="7">
<![CDATA[
:2523 %rowBelow_load_174 = load i7 %rowBelow_addr_59

]]></Node>
<StgValue><ssdm name="rowBelow_load_174"/></StgValue>
</operation>

<operation id="3389" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="9" op_0_bw="8">
<![CDATA[
:2524 %zext_ln27_408 = zext i8 %rowBelow_load_174

]]></Node>
<StgValue><ssdm name="zext_ln27_408"/></StgValue>
</operation>

<operation id="3390" st_id="176" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="8" op_0_bw="7">
<![CDATA[
:2525 %rowCenter_load_175 = load i7 %rowCenter_addr_58

]]></Node>
<StgValue><ssdm name="rowCenter_load_175"/></StgValue>
</operation>

<operation id="3391" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2530 %add_ln27_174 = add i9 %zext_ln27_408, i9 %zext_ln27_407

]]></Node>
<StgValue><ssdm name="add_ln27_174"/></StgValue>
</operation>

<operation id="3392" st_id="176" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="8" op_0_bw="7">
<![CDATA[
:2537 %rowAbove_load_175 = load i7 %rowAbove_addr_58

]]></Node>
<StgValue><ssdm name="rowAbove_load_175"/></StgValue>
</operation>

<operation id="3393" st_id="176" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="8" op_0_bw="7">
<![CDATA[
:2542 %rowBelow_load_175 = load i7 %rowBelow_addr_58

]]></Node>
<StgValue><ssdm name="rowBelow_load_175"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="3394" st_id="177" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="8" op_0_bw="7">
<![CDATA[
:2525 %rowCenter_load_175 = load i7 %rowCenter_addr_58

]]></Node>
<StgValue><ssdm name="rowCenter_load_175"/></StgValue>
</operation>

<operation id="3395" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2527 %rowCenter_addr_60 = getelementptr i8 %rowCenter, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="rowCenter_addr_60"/></StgValue>
</operation>

<operation id="3396" st_id="177" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="8" op_0_bw="7">
<![CDATA[
:2528 %rowCenter_load_176 = load i7 %rowCenter_addr_60

]]></Node>
<StgValue><ssdm name="rowCenter_load_176"/></StgValue>
</operation>

<operation id="3397" st_id="177" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="8" op_0_bw="7">
<![CDATA[
:2537 %rowAbove_load_175 = load i7 %rowAbove_addr_58

]]></Node>
<StgValue><ssdm name="rowAbove_load_175"/></StgValue>
</operation>

<operation id="3398" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2539 %rowAbove_addr_60 = getelementptr i8 %rowAbove, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="rowAbove_addr_60"/></StgValue>
</operation>

<operation id="3399" st_id="177" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="8" op_0_bw="7">
<![CDATA[
:2540 %rowAbove_load_176 = load i7 %rowAbove_addr_60

]]></Node>
<StgValue><ssdm name="rowAbove_load_176"/></StgValue>
</operation>

<operation id="3400" st_id="177" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="8" op_0_bw="7">
<![CDATA[
:2542 %rowBelow_load_175 = load i7 %rowBelow_addr_58

]]></Node>
<StgValue><ssdm name="rowBelow_load_175"/></StgValue>
</operation>

<operation id="3401" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2544 %rowBelow_addr_60 = getelementptr i8 %rowBelow, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="rowBelow_addr_60"/></StgValue>
</operation>

<operation id="3402" st_id="177" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="8" op_0_bw="7">
<![CDATA[
:2545 %rowBelow_load_176 = load i7 %rowBelow_addr_60

]]></Node>
<StgValue><ssdm name="rowBelow_load_176"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="3403" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2519 %shl_ln25_57 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_174, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_57"/></StgValue>
</operation>

<operation id="3404" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="14" op_0_bw="12">
<![CDATA[
:2520 %zext_ln27_406 = zext i12 %shl_ln25_57

]]></Node>
<StgValue><ssdm name="zext_ln27_406"/></StgValue>
</operation>

<operation id="3405" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="9" op_0_bw="8">
<![CDATA[
:2526 %zext_ln27_409 = zext i8 %rowCenter_load_175

]]></Node>
<StgValue><ssdm name="zext_ln27_409"/></StgValue>
</operation>

<operation id="3406" st_id="178" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="8" op_0_bw="7">
<![CDATA[
:2528 %rowCenter_load_176 = load i7 %rowCenter_addr_60

]]></Node>
<StgValue><ssdm name="rowCenter_load_176"/></StgValue>
</operation>

<operation id="3407" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="9" op_0_bw="8">
<![CDATA[
:2529 %zext_ln27_410 = zext i8 %rowCenter_load_176

]]></Node>
<StgValue><ssdm name="zext_ln27_410"/></StgValue>
</operation>

<operation id="3408" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="10" op_0_bw="9">
<![CDATA[
:2531 %zext_ln27_411 = zext i9 %add_ln27_174

]]></Node>
<StgValue><ssdm name="zext_ln27_411"/></StgValue>
</operation>

<operation id="3409" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2532 %add_ln27_175 = add i9 %zext_ln27_409, i9 %zext_ln27_410

]]></Node>
<StgValue><ssdm name="add_ln27_175"/></StgValue>
</operation>

<operation id="3410" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="10" op_0_bw="9">
<![CDATA[
:2533 %zext_ln27_412 = zext i9 %add_ln27_175

]]></Node>
<StgValue><ssdm name="zext_ln27_412"/></StgValue>
</operation>

<operation id="3411" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2534 %sum_adjacent_58 = add i10 %zext_ln27_412, i10 %zext_ln27_411

]]></Node>
<StgValue><ssdm name="sum_adjacent_58"/></StgValue>
</operation>

<operation id="3412" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2535 %shl_ln28_57 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_58, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_57"/></StgValue>
</operation>

<operation id="3413" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="14" op_0_bw="13">
<![CDATA[
:2536 %zext_ln30_406 = zext i13 %shl_ln28_57

]]></Node>
<StgValue><ssdm name="zext_ln30_406"/></StgValue>
</operation>

<operation id="3414" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="9" op_0_bw="8">
<![CDATA[
:2538 %zext_ln30_407 = zext i8 %rowAbove_load_175

]]></Node>
<StgValue><ssdm name="zext_ln30_407"/></StgValue>
</operation>

<operation id="3415" st_id="178" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="8" op_0_bw="7">
<![CDATA[
:2540 %rowAbove_load_176 = load i7 %rowAbove_addr_60

]]></Node>
<StgValue><ssdm name="rowAbove_load_176"/></StgValue>
</operation>

<operation id="3416" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="9" op_0_bw="8">
<![CDATA[
:2541 %zext_ln30_408 = zext i8 %rowAbove_load_176

]]></Node>
<StgValue><ssdm name="zext_ln30_408"/></StgValue>
</operation>

<operation id="3417" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="9" op_0_bw="8">
<![CDATA[
:2543 %zext_ln30_409 = zext i8 %rowBelow_load_175

]]></Node>
<StgValue><ssdm name="zext_ln30_409"/></StgValue>
</operation>

<operation id="3418" st_id="178" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="8" op_0_bw="7">
<![CDATA[
:2545 %rowBelow_load_176 = load i7 %rowBelow_addr_60

]]></Node>
<StgValue><ssdm name="rowBelow_load_176"/></StgValue>
</operation>

<operation id="3419" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="9" op_0_bw="8">
<![CDATA[
:2546 %zext_ln30_410 = zext i8 %rowBelow_load_176

]]></Node>
<StgValue><ssdm name="zext_ln30_410"/></StgValue>
</operation>

<operation id="3420" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2547 %add_ln30_174 = add i9 %zext_ln30_408, i9 %zext_ln30_407

]]></Node>
<StgValue><ssdm name="add_ln30_174"/></StgValue>
</operation>

<operation id="3421" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="10" op_0_bw="9">
<![CDATA[
:2548 %zext_ln30_411 = zext i9 %add_ln30_174

]]></Node>
<StgValue><ssdm name="zext_ln30_411"/></StgValue>
</operation>

<operation id="3422" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2549 %add_ln30_175 = add i9 %zext_ln30_409, i9 %zext_ln30_410

]]></Node>
<StgValue><ssdm name="add_ln30_175"/></StgValue>
</operation>

<operation id="3423" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="10" op_0_bw="9">
<![CDATA[
:2550 %zext_ln30_412 = zext i9 %add_ln30_175

]]></Node>
<StgValue><ssdm name="zext_ln30_412"/></StgValue>
</operation>

<operation id="3424" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2551 %sum_diagonal_58 = add i10 %zext_ln30_412, i10 %zext_ln30_411

]]></Node>
<StgValue><ssdm name="sum_diagonal_58"/></StgValue>
</operation>

<operation id="3425" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2552 %shl_ln31_57 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_58, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_57"/></StgValue>
</operation>

<operation id="3426" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="13" op_0_bw="12">
<![CDATA[
:2553 %zext_ln34_116 = zext i12 %shl_ln31_57

]]></Node>
<StgValue><ssdm name="zext_ln34_116"/></StgValue>
</operation>

<operation id="3427" st_id="178" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2554 %add_ln34_234 = add i14 %zext_ln27_406, i14 %zext_ln30_406

]]></Node>
<StgValue><ssdm name="add_ln34_234"/></StgValue>
</operation>

<operation id="3428" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2555 %add_ln34_235 = add i13 %zext_ln34_116, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_235"/></StgValue>
</operation>

<operation id="3429" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="14" op_0_bw="13">
<![CDATA[
:2556 %zext_ln34_117 = zext i13 %add_ln34_235

]]></Node>
<StgValue><ssdm name="zext_ln34_117"/></StgValue>
</operation>

<operation id="3430" st_id="178" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2557 %add_ln34_58 = add i14 %zext_ln34_117, i14 %add_ln34_234

]]></Node>
<StgValue><ssdm name="add_ln34_58"/></StgValue>
</operation>

<operation id="3431" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2558 %trunc_ln35_57 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_58, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_57"/></StgValue>
</operation>

<operation id="3432" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2559 %outputRow_addr_58 = getelementptr i8 %outputRow, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="outputRow_addr_58"/></StgValue>
</operation>

<operation id="3433" st_id="178" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2560 %store_ln35 = store i8 %trunc_ln35_57, i7 %outputRow_addr_58

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3434" st_id="178" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="8" op_0_bw="7">
<![CDATA[
:2561 %rowCenter_load_177 = load i7 %rowCenter_addr_60

]]></Node>
<StgValue><ssdm name="rowCenter_load_177"/></StgValue>
</operation>

<operation id="3435" st_id="178" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="8" op_0_bw="7">
<![CDATA[
:2564 %rowAbove_load_177 = load i7 %rowAbove_addr_60

]]></Node>
<StgValue><ssdm name="rowAbove_load_177"/></StgValue>
</operation>

<operation id="3436" st_id="178" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="8" op_0_bw="7">
<![CDATA[
:2566 %rowBelow_load_177 = load i7 %rowBelow_addr_60

]]></Node>
<StgValue><ssdm name="rowBelow_load_177"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="3437" st_id="179" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="8" op_0_bw="7">
<![CDATA[
:2561 %rowCenter_load_177 = load i7 %rowCenter_addr_60

]]></Node>
<StgValue><ssdm name="rowCenter_load_177"/></StgValue>
</operation>

<operation id="3438" st_id="179" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="8" op_0_bw="7">
<![CDATA[
:2564 %rowAbove_load_177 = load i7 %rowAbove_addr_60

]]></Node>
<StgValue><ssdm name="rowAbove_load_177"/></StgValue>
</operation>

<operation id="3439" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="9" op_0_bw="8">
<![CDATA[
:2565 %zext_ln27_414 = zext i8 %rowAbove_load_177

]]></Node>
<StgValue><ssdm name="zext_ln27_414"/></StgValue>
</operation>

<operation id="3440" st_id="179" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="8" op_0_bw="7">
<![CDATA[
:2566 %rowBelow_load_177 = load i7 %rowBelow_addr_60

]]></Node>
<StgValue><ssdm name="rowBelow_load_177"/></StgValue>
</operation>

<operation id="3441" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="9" op_0_bw="8">
<![CDATA[
:2567 %zext_ln27_415 = zext i8 %rowBelow_load_177

]]></Node>
<StgValue><ssdm name="zext_ln27_415"/></StgValue>
</operation>

<operation id="3442" st_id="179" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="8" op_0_bw="7">
<![CDATA[
:2568 %rowCenter_load_178 = load i7 %rowCenter_addr_59

]]></Node>
<StgValue><ssdm name="rowCenter_load_178"/></StgValue>
</operation>

<operation id="3443" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2573 %add_ln27_177 = add i9 %zext_ln27_415, i9 %zext_ln27_414

]]></Node>
<StgValue><ssdm name="add_ln27_177"/></StgValue>
</operation>

<operation id="3444" st_id="179" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="8" op_0_bw="7">
<![CDATA[
:2580 %rowAbove_load_178 = load i7 %rowAbove_addr_59

]]></Node>
<StgValue><ssdm name="rowAbove_load_178"/></StgValue>
</operation>

<operation id="3445" st_id="179" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="8" op_0_bw="7">
<![CDATA[
:2585 %rowBelow_load_178 = load i7 %rowBelow_addr_59

]]></Node>
<StgValue><ssdm name="rowBelow_load_178"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="3446" st_id="180" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="8" op_0_bw="7">
<![CDATA[
:2568 %rowCenter_load_178 = load i7 %rowCenter_addr_59

]]></Node>
<StgValue><ssdm name="rowCenter_load_178"/></StgValue>
</operation>

<operation id="3447" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2570 %rowCenter_addr_61 = getelementptr i8 %rowCenter, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="rowCenter_addr_61"/></StgValue>
</operation>

<operation id="3448" st_id="180" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="8" op_0_bw="7">
<![CDATA[
:2571 %rowCenter_load_179 = load i7 %rowCenter_addr_61

]]></Node>
<StgValue><ssdm name="rowCenter_load_179"/></StgValue>
</operation>

<operation id="3449" st_id="180" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="8" op_0_bw="7">
<![CDATA[
:2580 %rowAbove_load_178 = load i7 %rowAbove_addr_59

]]></Node>
<StgValue><ssdm name="rowAbove_load_178"/></StgValue>
</operation>

<operation id="3450" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2582 %rowAbove_addr_61 = getelementptr i8 %rowAbove, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="rowAbove_addr_61"/></StgValue>
</operation>

<operation id="3451" st_id="180" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="8" op_0_bw="7">
<![CDATA[
:2583 %rowAbove_load_179 = load i7 %rowAbove_addr_61

]]></Node>
<StgValue><ssdm name="rowAbove_load_179"/></StgValue>
</operation>

<operation id="3452" st_id="180" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="8" op_0_bw="7">
<![CDATA[
:2585 %rowBelow_load_178 = load i7 %rowBelow_addr_59

]]></Node>
<StgValue><ssdm name="rowBelow_load_178"/></StgValue>
</operation>

<operation id="3453" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2587 %rowBelow_addr_61 = getelementptr i8 %rowBelow, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="rowBelow_addr_61"/></StgValue>
</operation>

<operation id="3454" st_id="180" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="8" op_0_bw="7">
<![CDATA[
:2588 %rowBelow_load_179 = load i7 %rowBelow_addr_61

]]></Node>
<StgValue><ssdm name="rowBelow_load_179"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="3455" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2562 %shl_ln25_58 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_177, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_58"/></StgValue>
</operation>

<operation id="3456" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="14" op_0_bw="12">
<![CDATA[
:2563 %zext_ln27_413 = zext i12 %shl_ln25_58

]]></Node>
<StgValue><ssdm name="zext_ln27_413"/></StgValue>
</operation>

<operation id="3457" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="9" op_0_bw="8">
<![CDATA[
:2569 %zext_ln27_416 = zext i8 %rowCenter_load_178

]]></Node>
<StgValue><ssdm name="zext_ln27_416"/></StgValue>
</operation>

<operation id="3458" st_id="181" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="8" op_0_bw="7">
<![CDATA[
:2571 %rowCenter_load_179 = load i7 %rowCenter_addr_61

]]></Node>
<StgValue><ssdm name="rowCenter_load_179"/></StgValue>
</operation>

<operation id="3459" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="9" op_0_bw="8">
<![CDATA[
:2572 %zext_ln27_417 = zext i8 %rowCenter_load_179

]]></Node>
<StgValue><ssdm name="zext_ln27_417"/></StgValue>
</operation>

<operation id="3460" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="10" op_0_bw="9">
<![CDATA[
:2574 %zext_ln27_418 = zext i9 %add_ln27_177

]]></Node>
<StgValue><ssdm name="zext_ln27_418"/></StgValue>
</operation>

<operation id="3461" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2575 %add_ln27_178 = add i9 %zext_ln27_416, i9 %zext_ln27_417

]]></Node>
<StgValue><ssdm name="add_ln27_178"/></StgValue>
</operation>

<operation id="3462" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="10" op_0_bw="9">
<![CDATA[
:2576 %zext_ln27_419 = zext i9 %add_ln27_178

]]></Node>
<StgValue><ssdm name="zext_ln27_419"/></StgValue>
</operation>

<operation id="3463" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2577 %sum_adjacent_59 = add i10 %zext_ln27_419, i10 %zext_ln27_418

]]></Node>
<StgValue><ssdm name="sum_adjacent_59"/></StgValue>
</operation>

<operation id="3464" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2578 %shl_ln28_58 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_59, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_58"/></StgValue>
</operation>

<operation id="3465" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="14" op_0_bw="13">
<![CDATA[
:2579 %zext_ln30_413 = zext i13 %shl_ln28_58

]]></Node>
<StgValue><ssdm name="zext_ln30_413"/></StgValue>
</operation>

<operation id="3466" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="9" op_0_bw="8">
<![CDATA[
:2581 %zext_ln30_414 = zext i8 %rowAbove_load_178

]]></Node>
<StgValue><ssdm name="zext_ln30_414"/></StgValue>
</operation>

<operation id="3467" st_id="181" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="8" op_0_bw="7">
<![CDATA[
:2583 %rowAbove_load_179 = load i7 %rowAbove_addr_61

]]></Node>
<StgValue><ssdm name="rowAbove_load_179"/></StgValue>
</operation>

<operation id="3468" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="9" op_0_bw="8">
<![CDATA[
:2584 %zext_ln30_415 = zext i8 %rowAbove_load_179

]]></Node>
<StgValue><ssdm name="zext_ln30_415"/></StgValue>
</operation>

<operation id="3469" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="9" op_0_bw="8">
<![CDATA[
:2586 %zext_ln30_416 = zext i8 %rowBelow_load_178

]]></Node>
<StgValue><ssdm name="zext_ln30_416"/></StgValue>
</operation>

<operation id="3470" st_id="181" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="8" op_0_bw="7">
<![CDATA[
:2588 %rowBelow_load_179 = load i7 %rowBelow_addr_61

]]></Node>
<StgValue><ssdm name="rowBelow_load_179"/></StgValue>
</operation>

<operation id="3471" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="9" op_0_bw="8">
<![CDATA[
:2589 %zext_ln30_417 = zext i8 %rowBelow_load_179

]]></Node>
<StgValue><ssdm name="zext_ln30_417"/></StgValue>
</operation>

<operation id="3472" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2590 %add_ln30_177 = add i9 %zext_ln30_415, i9 %zext_ln30_414

]]></Node>
<StgValue><ssdm name="add_ln30_177"/></StgValue>
</operation>

<operation id="3473" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="10" op_0_bw="9">
<![CDATA[
:2591 %zext_ln30_418 = zext i9 %add_ln30_177

]]></Node>
<StgValue><ssdm name="zext_ln30_418"/></StgValue>
</operation>

<operation id="3474" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2592 %add_ln30_178 = add i9 %zext_ln30_416, i9 %zext_ln30_417

]]></Node>
<StgValue><ssdm name="add_ln30_178"/></StgValue>
</operation>

<operation id="3475" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="10" op_0_bw="9">
<![CDATA[
:2593 %zext_ln30_419 = zext i9 %add_ln30_178

]]></Node>
<StgValue><ssdm name="zext_ln30_419"/></StgValue>
</operation>

<operation id="3476" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2594 %sum_diagonal_59 = add i10 %zext_ln30_419, i10 %zext_ln30_418

]]></Node>
<StgValue><ssdm name="sum_diagonal_59"/></StgValue>
</operation>

<operation id="3477" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2595 %shl_ln31_58 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_59, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_58"/></StgValue>
</operation>

<operation id="3478" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="13" op_0_bw="12">
<![CDATA[
:2596 %zext_ln34_118 = zext i12 %shl_ln31_58

]]></Node>
<StgValue><ssdm name="zext_ln34_118"/></StgValue>
</operation>

<operation id="3479" st_id="181" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2597 %add_ln34_236 = add i14 %zext_ln27_413, i14 %zext_ln30_413

]]></Node>
<StgValue><ssdm name="add_ln34_236"/></StgValue>
</operation>

<operation id="3480" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2598 %add_ln34_237 = add i13 %zext_ln34_118, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_237"/></StgValue>
</operation>

<operation id="3481" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="14" op_0_bw="13">
<![CDATA[
:2599 %zext_ln34_119 = zext i13 %add_ln34_237

]]></Node>
<StgValue><ssdm name="zext_ln34_119"/></StgValue>
</operation>

<operation id="3482" st_id="181" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2600 %add_ln34_59 = add i14 %zext_ln34_119, i14 %add_ln34_236

]]></Node>
<StgValue><ssdm name="add_ln34_59"/></StgValue>
</operation>

<operation id="3483" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2601 %trunc_ln35_58 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_59, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_58"/></StgValue>
</operation>

<operation id="3484" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2602 %outputRow_addr_59 = getelementptr i8 %outputRow, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="outputRow_addr_59"/></StgValue>
</operation>

<operation id="3485" st_id="181" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2603 %store_ln35 = store i8 %trunc_ln35_58, i7 %outputRow_addr_59

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3486" st_id="181" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="8" op_0_bw="7">
<![CDATA[
:2604 %rowCenter_load_180 = load i7 %rowCenter_addr_61

]]></Node>
<StgValue><ssdm name="rowCenter_load_180"/></StgValue>
</operation>

<operation id="3487" st_id="181" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="8" op_0_bw="7">
<![CDATA[
:2607 %rowAbove_load_180 = load i7 %rowAbove_addr_61

]]></Node>
<StgValue><ssdm name="rowAbove_load_180"/></StgValue>
</operation>

<operation id="3488" st_id="181" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="8" op_0_bw="7">
<![CDATA[
:2609 %rowBelow_load_180 = load i7 %rowBelow_addr_61

]]></Node>
<StgValue><ssdm name="rowBelow_load_180"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="3489" st_id="182" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="8" op_0_bw="7">
<![CDATA[
:2604 %rowCenter_load_180 = load i7 %rowCenter_addr_61

]]></Node>
<StgValue><ssdm name="rowCenter_load_180"/></StgValue>
</operation>

<operation id="3490" st_id="182" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="8" op_0_bw="7">
<![CDATA[
:2607 %rowAbove_load_180 = load i7 %rowAbove_addr_61

]]></Node>
<StgValue><ssdm name="rowAbove_load_180"/></StgValue>
</operation>

<operation id="3491" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="9" op_0_bw="8">
<![CDATA[
:2608 %zext_ln27_421 = zext i8 %rowAbove_load_180

]]></Node>
<StgValue><ssdm name="zext_ln27_421"/></StgValue>
</operation>

<operation id="3492" st_id="182" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="8" op_0_bw="7">
<![CDATA[
:2609 %rowBelow_load_180 = load i7 %rowBelow_addr_61

]]></Node>
<StgValue><ssdm name="rowBelow_load_180"/></StgValue>
</operation>

<operation id="3493" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="9" op_0_bw="8">
<![CDATA[
:2610 %zext_ln27_422 = zext i8 %rowBelow_load_180

]]></Node>
<StgValue><ssdm name="zext_ln27_422"/></StgValue>
</operation>

<operation id="3494" st_id="182" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="8" op_0_bw="7">
<![CDATA[
:2611 %rowCenter_load_181 = load i7 %rowCenter_addr_60

]]></Node>
<StgValue><ssdm name="rowCenter_load_181"/></StgValue>
</operation>

<operation id="3495" st_id="182" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2616 %add_ln27_180 = add i9 %zext_ln27_422, i9 %zext_ln27_421

]]></Node>
<StgValue><ssdm name="add_ln27_180"/></StgValue>
</operation>

<operation id="3496" st_id="182" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="8" op_0_bw="7">
<![CDATA[
:2623 %rowAbove_load_181 = load i7 %rowAbove_addr_60

]]></Node>
<StgValue><ssdm name="rowAbove_load_181"/></StgValue>
</operation>

<operation id="3497" st_id="182" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="8" op_0_bw="7">
<![CDATA[
:2628 %rowBelow_load_181 = load i7 %rowBelow_addr_60

]]></Node>
<StgValue><ssdm name="rowBelow_load_181"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="3498" st_id="183" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="8" op_0_bw="7">
<![CDATA[
:2611 %rowCenter_load_181 = load i7 %rowCenter_addr_60

]]></Node>
<StgValue><ssdm name="rowCenter_load_181"/></StgValue>
</operation>

<operation id="3499" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2613 %rowCenter_addr_62 = getelementptr i8 %rowCenter, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="rowCenter_addr_62"/></StgValue>
</operation>

<operation id="3500" st_id="183" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="8" op_0_bw="7">
<![CDATA[
:2614 %rowCenter_load_182 = load i7 %rowCenter_addr_62

]]></Node>
<StgValue><ssdm name="rowCenter_load_182"/></StgValue>
</operation>

<operation id="3501" st_id="183" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="8" op_0_bw="7">
<![CDATA[
:2623 %rowAbove_load_181 = load i7 %rowAbove_addr_60

]]></Node>
<StgValue><ssdm name="rowAbove_load_181"/></StgValue>
</operation>

<operation id="3502" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2625 %rowAbove_addr_62 = getelementptr i8 %rowAbove, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="rowAbove_addr_62"/></StgValue>
</operation>

<operation id="3503" st_id="183" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="8" op_0_bw="7">
<![CDATA[
:2626 %rowAbove_load_182 = load i7 %rowAbove_addr_62

]]></Node>
<StgValue><ssdm name="rowAbove_load_182"/></StgValue>
</operation>

<operation id="3504" st_id="183" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="8" op_0_bw="7">
<![CDATA[
:2628 %rowBelow_load_181 = load i7 %rowBelow_addr_60

]]></Node>
<StgValue><ssdm name="rowBelow_load_181"/></StgValue>
</operation>

<operation id="3505" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2630 %rowBelow_addr_62 = getelementptr i8 %rowBelow, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="rowBelow_addr_62"/></StgValue>
</operation>

<operation id="3506" st_id="183" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="8" op_0_bw="7">
<![CDATA[
:2631 %rowBelow_load_182 = load i7 %rowBelow_addr_62

]]></Node>
<StgValue><ssdm name="rowBelow_load_182"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="3507" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2605 %shl_ln25_59 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_180, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_59"/></StgValue>
</operation>

<operation id="3508" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="14" op_0_bw="12">
<![CDATA[
:2606 %zext_ln27_420 = zext i12 %shl_ln25_59

]]></Node>
<StgValue><ssdm name="zext_ln27_420"/></StgValue>
</operation>

<operation id="3509" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="9" op_0_bw="8">
<![CDATA[
:2612 %zext_ln27_423 = zext i8 %rowCenter_load_181

]]></Node>
<StgValue><ssdm name="zext_ln27_423"/></StgValue>
</operation>

<operation id="3510" st_id="184" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="8" op_0_bw="7">
<![CDATA[
:2614 %rowCenter_load_182 = load i7 %rowCenter_addr_62

]]></Node>
<StgValue><ssdm name="rowCenter_load_182"/></StgValue>
</operation>

<operation id="3511" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="9" op_0_bw="8">
<![CDATA[
:2615 %zext_ln27_424 = zext i8 %rowCenter_load_182

]]></Node>
<StgValue><ssdm name="zext_ln27_424"/></StgValue>
</operation>

<operation id="3512" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="10" op_0_bw="9">
<![CDATA[
:2617 %zext_ln27_425 = zext i9 %add_ln27_180

]]></Node>
<StgValue><ssdm name="zext_ln27_425"/></StgValue>
</operation>

<operation id="3513" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2618 %add_ln27_181 = add i9 %zext_ln27_423, i9 %zext_ln27_424

]]></Node>
<StgValue><ssdm name="add_ln27_181"/></StgValue>
</operation>

<operation id="3514" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="10" op_0_bw="9">
<![CDATA[
:2619 %zext_ln27_426 = zext i9 %add_ln27_181

]]></Node>
<StgValue><ssdm name="zext_ln27_426"/></StgValue>
</operation>

<operation id="3515" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2620 %sum_adjacent_60 = add i10 %zext_ln27_426, i10 %zext_ln27_425

]]></Node>
<StgValue><ssdm name="sum_adjacent_60"/></StgValue>
</operation>

<operation id="3516" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2621 %shl_ln28_59 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_60, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_59"/></StgValue>
</operation>

<operation id="3517" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="14" op_0_bw="13">
<![CDATA[
:2622 %zext_ln30_420 = zext i13 %shl_ln28_59

]]></Node>
<StgValue><ssdm name="zext_ln30_420"/></StgValue>
</operation>

<operation id="3518" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="9" op_0_bw="8">
<![CDATA[
:2624 %zext_ln30_421 = zext i8 %rowAbove_load_181

]]></Node>
<StgValue><ssdm name="zext_ln30_421"/></StgValue>
</operation>

<operation id="3519" st_id="184" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="8" op_0_bw="7">
<![CDATA[
:2626 %rowAbove_load_182 = load i7 %rowAbove_addr_62

]]></Node>
<StgValue><ssdm name="rowAbove_load_182"/></StgValue>
</operation>

<operation id="3520" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="9" op_0_bw="8">
<![CDATA[
:2627 %zext_ln30_422 = zext i8 %rowAbove_load_182

]]></Node>
<StgValue><ssdm name="zext_ln30_422"/></StgValue>
</operation>

<operation id="3521" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="9" op_0_bw="8">
<![CDATA[
:2629 %zext_ln30_423 = zext i8 %rowBelow_load_181

]]></Node>
<StgValue><ssdm name="zext_ln30_423"/></StgValue>
</operation>

<operation id="3522" st_id="184" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="8" op_0_bw="7">
<![CDATA[
:2631 %rowBelow_load_182 = load i7 %rowBelow_addr_62

]]></Node>
<StgValue><ssdm name="rowBelow_load_182"/></StgValue>
</operation>

<operation id="3523" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="9" op_0_bw="8">
<![CDATA[
:2632 %zext_ln30_424 = zext i8 %rowBelow_load_182

]]></Node>
<StgValue><ssdm name="zext_ln30_424"/></StgValue>
</operation>

<operation id="3524" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2633 %add_ln30_180 = add i9 %zext_ln30_422, i9 %zext_ln30_421

]]></Node>
<StgValue><ssdm name="add_ln30_180"/></StgValue>
</operation>

<operation id="3525" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="10" op_0_bw="9">
<![CDATA[
:2634 %zext_ln30_425 = zext i9 %add_ln30_180

]]></Node>
<StgValue><ssdm name="zext_ln30_425"/></StgValue>
</operation>

<operation id="3526" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2635 %add_ln30_181 = add i9 %zext_ln30_423, i9 %zext_ln30_424

]]></Node>
<StgValue><ssdm name="add_ln30_181"/></StgValue>
</operation>

<operation id="3527" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="10" op_0_bw="9">
<![CDATA[
:2636 %zext_ln30_426 = zext i9 %add_ln30_181

]]></Node>
<StgValue><ssdm name="zext_ln30_426"/></StgValue>
</operation>

<operation id="3528" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2637 %sum_diagonal_60 = add i10 %zext_ln30_426, i10 %zext_ln30_425

]]></Node>
<StgValue><ssdm name="sum_diagonal_60"/></StgValue>
</operation>

<operation id="3529" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2638 %shl_ln31_59 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_60, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_59"/></StgValue>
</operation>

<operation id="3530" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="13" op_0_bw="12">
<![CDATA[
:2639 %zext_ln34_120 = zext i12 %shl_ln31_59

]]></Node>
<StgValue><ssdm name="zext_ln34_120"/></StgValue>
</operation>

<operation id="3531" st_id="184" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2640 %add_ln34_238 = add i14 %zext_ln27_420, i14 %zext_ln30_420

]]></Node>
<StgValue><ssdm name="add_ln34_238"/></StgValue>
</operation>

<operation id="3532" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2641 %add_ln34_239 = add i13 %zext_ln34_120, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_239"/></StgValue>
</operation>

<operation id="3533" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="14" op_0_bw="13">
<![CDATA[
:2642 %zext_ln34_121 = zext i13 %add_ln34_239

]]></Node>
<StgValue><ssdm name="zext_ln34_121"/></StgValue>
</operation>

<operation id="3534" st_id="184" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2643 %add_ln34_60 = add i14 %zext_ln34_121, i14 %add_ln34_238

]]></Node>
<StgValue><ssdm name="add_ln34_60"/></StgValue>
</operation>

<operation id="3535" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2644 %trunc_ln35_59 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_60, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_59"/></StgValue>
</operation>

<operation id="3536" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2645 %outputRow_addr_60 = getelementptr i8 %outputRow, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="outputRow_addr_60"/></StgValue>
</operation>

<operation id="3537" st_id="184" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2646 %store_ln35 = store i8 %trunc_ln35_59, i7 %outputRow_addr_60

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3538" st_id="184" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="8" op_0_bw="7">
<![CDATA[
:2647 %rowCenter_load_183 = load i7 %rowCenter_addr_62

]]></Node>
<StgValue><ssdm name="rowCenter_load_183"/></StgValue>
</operation>

<operation id="3539" st_id="184" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="8" op_0_bw="7">
<![CDATA[
:2650 %rowAbove_load_183 = load i7 %rowAbove_addr_62

]]></Node>
<StgValue><ssdm name="rowAbove_load_183"/></StgValue>
</operation>

<operation id="3540" st_id="184" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="8" op_0_bw="7">
<![CDATA[
:2652 %rowBelow_load_183 = load i7 %rowBelow_addr_62

]]></Node>
<StgValue><ssdm name="rowBelow_load_183"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="3541" st_id="185" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="8" op_0_bw="7">
<![CDATA[
:2647 %rowCenter_load_183 = load i7 %rowCenter_addr_62

]]></Node>
<StgValue><ssdm name="rowCenter_load_183"/></StgValue>
</operation>

<operation id="3542" st_id="185" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="8" op_0_bw="7">
<![CDATA[
:2650 %rowAbove_load_183 = load i7 %rowAbove_addr_62

]]></Node>
<StgValue><ssdm name="rowAbove_load_183"/></StgValue>
</operation>

<operation id="3543" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="9" op_0_bw="8">
<![CDATA[
:2651 %zext_ln27_428 = zext i8 %rowAbove_load_183

]]></Node>
<StgValue><ssdm name="zext_ln27_428"/></StgValue>
</operation>

<operation id="3544" st_id="185" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="8" op_0_bw="7">
<![CDATA[
:2652 %rowBelow_load_183 = load i7 %rowBelow_addr_62

]]></Node>
<StgValue><ssdm name="rowBelow_load_183"/></StgValue>
</operation>

<operation id="3545" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="9" op_0_bw="8">
<![CDATA[
:2653 %zext_ln27_429 = zext i8 %rowBelow_load_183

]]></Node>
<StgValue><ssdm name="zext_ln27_429"/></StgValue>
</operation>

<operation id="3546" st_id="185" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="8" op_0_bw="7">
<![CDATA[
:2654 %rowCenter_load_184 = load i7 %rowCenter_addr_61

]]></Node>
<StgValue><ssdm name="rowCenter_load_184"/></StgValue>
</operation>

<operation id="3547" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2659 %add_ln27_183 = add i9 %zext_ln27_429, i9 %zext_ln27_428

]]></Node>
<StgValue><ssdm name="add_ln27_183"/></StgValue>
</operation>

<operation id="3548" st_id="185" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="8" op_0_bw="7">
<![CDATA[
:2666 %rowAbove_load_184 = load i7 %rowAbove_addr_61

]]></Node>
<StgValue><ssdm name="rowAbove_load_184"/></StgValue>
</operation>

<operation id="3549" st_id="185" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="8" op_0_bw="7">
<![CDATA[
:2671 %rowBelow_load_184 = load i7 %rowBelow_addr_61

]]></Node>
<StgValue><ssdm name="rowBelow_load_184"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="3550" st_id="186" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="8" op_0_bw="7">
<![CDATA[
:2654 %rowCenter_load_184 = load i7 %rowCenter_addr_61

]]></Node>
<StgValue><ssdm name="rowCenter_load_184"/></StgValue>
</operation>

<operation id="3551" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2656 %rowCenter_addr_63 = getelementptr i8 %rowCenter, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="rowCenter_addr_63"/></StgValue>
</operation>

<operation id="3552" st_id="186" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="8" op_0_bw="7">
<![CDATA[
:2657 %rowCenter_load_185 = load i7 %rowCenter_addr_63

]]></Node>
<StgValue><ssdm name="rowCenter_load_185"/></StgValue>
</operation>

<operation id="3553" st_id="186" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="8" op_0_bw="7">
<![CDATA[
:2666 %rowAbove_load_184 = load i7 %rowAbove_addr_61

]]></Node>
<StgValue><ssdm name="rowAbove_load_184"/></StgValue>
</operation>

<operation id="3554" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2668 %rowAbove_addr_63 = getelementptr i8 %rowAbove, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="rowAbove_addr_63"/></StgValue>
</operation>

<operation id="3555" st_id="186" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="8" op_0_bw="7">
<![CDATA[
:2669 %rowAbove_load_185 = load i7 %rowAbove_addr_63

]]></Node>
<StgValue><ssdm name="rowAbove_load_185"/></StgValue>
</operation>

<operation id="3556" st_id="186" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="8" op_0_bw="7">
<![CDATA[
:2671 %rowBelow_load_184 = load i7 %rowBelow_addr_61

]]></Node>
<StgValue><ssdm name="rowBelow_load_184"/></StgValue>
</operation>

<operation id="3557" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2673 %rowBelow_addr_63 = getelementptr i8 %rowBelow, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="rowBelow_addr_63"/></StgValue>
</operation>

<operation id="3558" st_id="186" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="8" op_0_bw="7">
<![CDATA[
:2674 %rowBelow_load_185 = load i7 %rowBelow_addr_63

]]></Node>
<StgValue><ssdm name="rowBelow_load_185"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="3559" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2648 %shl_ln25_60 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_183, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_60"/></StgValue>
</operation>

<operation id="3560" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="14" op_0_bw="12">
<![CDATA[
:2649 %zext_ln27_427 = zext i12 %shl_ln25_60

]]></Node>
<StgValue><ssdm name="zext_ln27_427"/></StgValue>
</operation>

<operation id="3561" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="9" op_0_bw="8">
<![CDATA[
:2655 %zext_ln27_430 = zext i8 %rowCenter_load_184

]]></Node>
<StgValue><ssdm name="zext_ln27_430"/></StgValue>
</operation>

<operation id="3562" st_id="187" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="8" op_0_bw="7">
<![CDATA[
:2657 %rowCenter_load_185 = load i7 %rowCenter_addr_63

]]></Node>
<StgValue><ssdm name="rowCenter_load_185"/></StgValue>
</operation>

<operation id="3563" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="9" op_0_bw="8">
<![CDATA[
:2658 %zext_ln27_431 = zext i8 %rowCenter_load_185

]]></Node>
<StgValue><ssdm name="zext_ln27_431"/></StgValue>
</operation>

<operation id="3564" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="10" op_0_bw="9">
<![CDATA[
:2660 %zext_ln27_432 = zext i9 %add_ln27_183

]]></Node>
<StgValue><ssdm name="zext_ln27_432"/></StgValue>
</operation>

<operation id="3565" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2661 %add_ln27_184 = add i9 %zext_ln27_430, i9 %zext_ln27_431

]]></Node>
<StgValue><ssdm name="add_ln27_184"/></StgValue>
</operation>

<operation id="3566" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="10" op_0_bw="9">
<![CDATA[
:2662 %zext_ln27_433 = zext i9 %add_ln27_184

]]></Node>
<StgValue><ssdm name="zext_ln27_433"/></StgValue>
</operation>

<operation id="3567" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2663 %sum_adjacent_61 = add i10 %zext_ln27_433, i10 %zext_ln27_432

]]></Node>
<StgValue><ssdm name="sum_adjacent_61"/></StgValue>
</operation>

<operation id="3568" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2664 %shl_ln28_60 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_61, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_60"/></StgValue>
</operation>

<operation id="3569" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="14" op_0_bw="13">
<![CDATA[
:2665 %zext_ln30_427 = zext i13 %shl_ln28_60

]]></Node>
<StgValue><ssdm name="zext_ln30_427"/></StgValue>
</operation>

<operation id="3570" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="9" op_0_bw="8">
<![CDATA[
:2667 %zext_ln30_428 = zext i8 %rowAbove_load_184

]]></Node>
<StgValue><ssdm name="zext_ln30_428"/></StgValue>
</operation>

<operation id="3571" st_id="187" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="8" op_0_bw="7">
<![CDATA[
:2669 %rowAbove_load_185 = load i7 %rowAbove_addr_63

]]></Node>
<StgValue><ssdm name="rowAbove_load_185"/></StgValue>
</operation>

<operation id="3572" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="9" op_0_bw="8">
<![CDATA[
:2670 %zext_ln30_429 = zext i8 %rowAbove_load_185

]]></Node>
<StgValue><ssdm name="zext_ln30_429"/></StgValue>
</operation>

<operation id="3573" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="9" op_0_bw="8">
<![CDATA[
:2672 %zext_ln30_430 = zext i8 %rowBelow_load_184

]]></Node>
<StgValue><ssdm name="zext_ln30_430"/></StgValue>
</operation>

<operation id="3574" st_id="187" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="8" op_0_bw="7">
<![CDATA[
:2674 %rowBelow_load_185 = load i7 %rowBelow_addr_63

]]></Node>
<StgValue><ssdm name="rowBelow_load_185"/></StgValue>
</operation>

<operation id="3575" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="9" op_0_bw="8">
<![CDATA[
:2675 %zext_ln30_431 = zext i8 %rowBelow_load_185

]]></Node>
<StgValue><ssdm name="zext_ln30_431"/></StgValue>
</operation>

<operation id="3576" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2676 %add_ln30_183 = add i9 %zext_ln30_429, i9 %zext_ln30_428

]]></Node>
<StgValue><ssdm name="add_ln30_183"/></StgValue>
</operation>

<operation id="3577" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="10" op_0_bw="9">
<![CDATA[
:2677 %zext_ln30_432 = zext i9 %add_ln30_183

]]></Node>
<StgValue><ssdm name="zext_ln30_432"/></StgValue>
</operation>

<operation id="3578" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2678 %add_ln30_184 = add i9 %zext_ln30_430, i9 %zext_ln30_431

]]></Node>
<StgValue><ssdm name="add_ln30_184"/></StgValue>
</operation>

<operation id="3579" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="10" op_0_bw="9">
<![CDATA[
:2679 %zext_ln30_433 = zext i9 %add_ln30_184

]]></Node>
<StgValue><ssdm name="zext_ln30_433"/></StgValue>
</operation>

<operation id="3580" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2680 %sum_diagonal_61 = add i10 %zext_ln30_433, i10 %zext_ln30_432

]]></Node>
<StgValue><ssdm name="sum_diagonal_61"/></StgValue>
</operation>

<operation id="3581" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2681 %shl_ln31_60 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_61, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_60"/></StgValue>
</operation>

<operation id="3582" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="13" op_0_bw="12">
<![CDATA[
:2682 %zext_ln34_122 = zext i12 %shl_ln31_60

]]></Node>
<StgValue><ssdm name="zext_ln34_122"/></StgValue>
</operation>

<operation id="3583" st_id="187" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2683 %add_ln34_240 = add i14 %zext_ln27_427, i14 %zext_ln30_427

]]></Node>
<StgValue><ssdm name="add_ln34_240"/></StgValue>
</operation>

<operation id="3584" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2684 %add_ln34_241 = add i13 %zext_ln34_122, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_241"/></StgValue>
</operation>

<operation id="3585" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="14" op_0_bw="13">
<![CDATA[
:2685 %zext_ln34_123 = zext i13 %add_ln34_241

]]></Node>
<StgValue><ssdm name="zext_ln34_123"/></StgValue>
</operation>

<operation id="3586" st_id="187" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2686 %add_ln34_61 = add i14 %zext_ln34_123, i14 %add_ln34_240

]]></Node>
<StgValue><ssdm name="add_ln34_61"/></StgValue>
</operation>

<operation id="3587" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2687 %trunc_ln35_60 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_61, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_60"/></StgValue>
</operation>

<operation id="3588" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2688 %outputRow_addr_61 = getelementptr i8 %outputRow, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="outputRow_addr_61"/></StgValue>
</operation>

<operation id="3589" st_id="187" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2689 %store_ln35 = store i8 %trunc_ln35_60, i7 %outputRow_addr_61

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3590" st_id="187" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="8" op_0_bw="7">
<![CDATA[
:2690 %rowCenter_load_186 = load i7 %rowCenter_addr_63

]]></Node>
<StgValue><ssdm name="rowCenter_load_186"/></StgValue>
</operation>

<operation id="3591" st_id="187" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="8" op_0_bw="7">
<![CDATA[
:2693 %rowAbove_load_186 = load i7 %rowAbove_addr_63

]]></Node>
<StgValue><ssdm name="rowAbove_load_186"/></StgValue>
</operation>

<operation id="3592" st_id="187" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="8" op_0_bw="7">
<![CDATA[
:2695 %rowBelow_load_186 = load i7 %rowBelow_addr_63

]]></Node>
<StgValue><ssdm name="rowBelow_load_186"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="3593" st_id="188" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="8" op_0_bw="7">
<![CDATA[
:2690 %rowCenter_load_186 = load i7 %rowCenter_addr_63

]]></Node>
<StgValue><ssdm name="rowCenter_load_186"/></StgValue>
</operation>

<operation id="3594" st_id="188" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="8" op_0_bw="7">
<![CDATA[
:2693 %rowAbove_load_186 = load i7 %rowAbove_addr_63

]]></Node>
<StgValue><ssdm name="rowAbove_load_186"/></StgValue>
</operation>

<operation id="3595" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="9" op_0_bw="8">
<![CDATA[
:2694 %zext_ln27_435 = zext i8 %rowAbove_load_186

]]></Node>
<StgValue><ssdm name="zext_ln27_435"/></StgValue>
</operation>

<operation id="3596" st_id="188" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="8" op_0_bw="7">
<![CDATA[
:2695 %rowBelow_load_186 = load i7 %rowBelow_addr_63

]]></Node>
<StgValue><ssdm name="rowBelow_load_186"/></StgValue>
</operation>

<operation id="3597" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="9" op_0_bw="8">
<![CDATA[
:2696 %zext_ln27_436 = zext i8 %rowBelow_load_186

]]></Node>
<StgValue><ssdm name="zext_ln27_436"/></StgValue>
</operation>

<operation id="3598" st_id="188" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="8" op_0_bw="7">
<![CDATA[
:2697 %rowCenter_load_187 = load i7 %rowCenter_addr_62

]]></Node>
<StgValue><ssdm name="rowCenter_load_187"/></StgValue>
</operation>

<operation id="3599" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2702 %add_ln27_186 = add i9 %zext_ln27_436, i9 %zext_ln27_435

]]></Node>
<StgValue><ssdm name="add_ln27_186"/></StgValue>
</operation>

<operation id="3600" st_id="188" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="8" op_0_bw="7">
<![CDATA[
:2709 %rowAbove_load_187 = load i7 %rowAbove_addr_62

]]></Node>
<StgValue><ssdm name="rowAbove_load_187"/></StgValue>
</operation>

<operation id="3601" st_id="188" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="8" op_0_bw="7">
<![CDATA[
:2714 %rowBelow_load_187 = load i7 %rowBelow_addr_62

]]></Node>
<StgValue><ssdm name="rowBelow_load_187"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="3602" st_id="189" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="8" op_0_bw="7">
<![CDATA[
:2697 %rowCenter_load_187 = load i7 %rowCenter_addr_62

]]></Node>
<StgValue><ssdm name="rowCenter_load_187"/></StgValue>
</operation>

<operation id="3603" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2699 %rowCenter_addr_64 = getelementptr i8 %rowCenter, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="rowCenter_addr_64"/></StgValue>
</operation>

<operation id="3604" st_id="189" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="8" op_0_bw="7">
<![CDATA[
:2700 %rowCenter_load_188 = load i7 %rowCenter_addr_64

]]></Node>
<StgValue><ssdm name="rowCenter_load_188"/></StgValue>
</operation>

<operation id="3605" st_id="189" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="8" op_0_bw="7">
<![CDATA[
:2709 %rowAbove_load_187 = load i7 %rowAbove_addr_62

]]></Node>
<StgValue><ssdm name="rowAbove_load_187"/></StgValue>
</operation>

<operation id="3606" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2711 %rowAbove_addr_64 = getelementptr i8 %rowAbove, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="rowAbove_addr_64"/></StgValue>
</operation>

<operation id="3607" st_id="189" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="8" op_0_bw="7">
<![CDATA[
:2712 %rowAbove_load_188 = load i7 %rowAbove_addr_64

]]></Node>
<StgValue><ssdm name="rowAbove_load_188"/></StgValue>
</operation>

<operation id="3608" st_id="189" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="8" op_0_bw="7">
<![CDATA[
:2714 %rowBelow_load_187 = load i7 %rowBelow_addr_62

]]></Node>
<StgValue><ssdm name="rowBelow_load_187"/></StgValue>
</operation>

<operation id="3609" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2716 %rowBelow_addr_64 = getelementptr i8 %rowBelow, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="rowBelow_addr_64"/></StgValue>
</operation>

<operation id="3610" st_id="189" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="8" op_0_bw="7">
<![CDATA[
:2717 %rowBelow_load_188 = load i7 %rowBelow_addr_64

]]></Node>
<StgValue><ssdm name="rowBelow_load_188"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="3611" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2691 %shl_ln25_61 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_186, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_61"/></StgValue>
</operation>

<operation id="3612" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="14" op_0_bw="12">
<![CDATA[
:2692 %zext_ln27_434 = zext i12 %shl_ln25_61

]]></Node>
<StgValue><ssdm name="zext_ln27_434"/></StgValue>
</operation>

<operation id="3613" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="9" op_0_bw="8">
<![CDATA[
:2698 %zext_ln27_437 = zext i8 %rowCenter_load_187

]]></Node>
<StgValue><ssdm name="zext_ln27_437"/></StgValue>
</operation>

<operation id="3614" st_id="190" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="8" op_0_bw="7">
<![CDATA[
:2700 %rowCenter_load_188 = load i7 %rowCenter_addr_64

]]></Node>
<StgValue><ssdm name="rowCenter_load_188"/></StgValue>
</operation>

<operation id="3615" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="9" op_0_bw="8">
<![CDATA[
:2701 %zext_ln27_438 = zext i8 %rowCenter_load_188

]]></Node>
<StgValue><ssdm name="zext_ln27_438"/></StgValue>
</operation>

<operation id="3616" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="10" op_0_bw="9">
<![CDATA[
:2703 %zext_ln27_439 = zext i9 %add_ln27_186

]]></Node>
<StgValue><ssdm name="zext_ln27_439"/></StgValue>
</operation>

<operation id="3617" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2704 %add_ln27_187 = add i9 %zext_ln27_437, i9 %zext_ln27_438

]]></Node>
<StgValue><ssdm name="add_ln27_187"/></StgValue>
</operation>

<operation id="3618" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="10" op_0_bw="9">
<![CDATA[
:2705 %zext_ln27_440 = zext i9 %add_ln27_187

]]></Node>
<StgValue><ssdm name="zext_ln27_440"/></StgValue>
</operation>

<operation id="3619" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2706 %sum_adjacent_62 = add i10 %zext_ln27_440, i10 %zext_ln27_439

]]></Node>
<StgValue><ssdm name="sum_adjacent_62"/></StgValue>
</operation>

<operation id="3620" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2707 %shl_ln28_61 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_62, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_61"/></StgValue>
</operation>

<operation id="3621" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="14" op_0_bw="13">
<![CDATA[
:2708 %zext_ln30_434 = zext i13 %shl_ln28_61

]]></Node>
<StgValue><ssdm name="zext_ln30_434"/></StgValue>
</operation>

<operation id="3622" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="9" op_0_bw="8">
<![CDATA[
:2710 %zext_ln30_435 = zext i8 %rowAbove_load_187

]]></Node>
<StgValue><ssdm name="zext_ln30_435"/></StgValue>
</operation>

<operation id="3623" st_id="190" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="8" op_0_bw="7">
<![CDATA[
:2712 %rowAbove_load_188 = load i7 %rowAbove_addr_64

]]></Node>
<StgValue><ssdm name="rowAbove_load_188"/></StgValue>
</operation>

<operation id="3624" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="9" op_0_bw="8">
<![CDATA[
:2713 %zext_ln30_436 = zext i8 %rowAbove_load_188

]]></Node>
<StgValue><ssdm name="zext_ln30_436"/></StgValue>
</operation>

<operation id="3625" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="9" op_0_bw="8">
<![CDATA[
:2715 %zext_ln30_437 = zext i8 %rowBelow_load_187

]]></Node>
<StgValue><ssdm name="zext_ln30_437"/></StgValue>
</operation>

<operation id="3626" st_id="190" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="8" op_0_bw="7">
<![CDATA[
:2717 %rowBelow_load_188 = load i7 %rowBelow_addr_64

]]></Node>
<StgValue><ssdm name="rowBelow_load_188"/></StgValue>
</operation>

<operation id="3627" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="9" op_0_bw="8">
<![CDATA[
:2718 %zext_ln30_438 = zext i8 %rowBelow_load_188

]]></Node>
<StgValue><ssdm name="zext_ln30_438"/></StgValue>
</operation>

<operation id="3628" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2719 %add_ln30_186 = add i9 %zext_ln30_436, i9 %zext_ln30_435

]]></Node>
<StgValue><ssdm name="add_ln30_186"/></StgValue>
</operation>

<operation id="3629" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="10" op_0_bw="9">
<![CDATA[
:2720 %zext_ln30_439 = zext i9 %add_ln30_186

]]></Node>
<StgValue><ssdm name="zext_ln30_439"/></StgValue>
</operation>

<operation id="3630" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2721 %add_ln30_187 = add i9 %zext_ln30_437, i9 %zext_ln30_438

]]></Node>
<StgValue><ssdm name="add_ln30_187"/></StgValue>
</operation>

<operation id="3631" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="10" op_0_bw="9">
<![CDATA[
:2722 %zext_ln30_440 = zext i9 %add_ln30_187

]]></Node>
<StgValue><ssdm name="zext_ln30_440"/></StgValue>
</operation>

<operation id="3632" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2723 %sum_diagonal_62 = add i10 %zext_ln30_440, i10 %zext_ln30_439

]]></Node>
<StgValue><ssdm name="sum_diagonal_62"/></StgValue>
</operation>

<operation id="3633" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2724 %shl_ln31_61 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_62, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_61"/></StgValue>
</operation>

<operation id="3634" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="13" op_0_bw="12">
<![CDATA[
:2725 %zext_ln34_124 = zext i12 %shl_ln31_61

]]></Node>
<StgValue><ssdm name="zext_ln34_124"/></StgValue>
</operation>

<operation id="3635" st_id="190" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2726 %add_ln34_242 = add i14 %zext_ln27_434, i14 %zext_ln30_434

]]></Node>
<StgValue><ssdm name="add_ln34_242"/></StgValue>
</operation>

<operation id="3636" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2727 %add_ln34_243 = add i13 %zext_ln34_124, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_243"/></StgValue>
</operation>

<operation id="3637" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="14" op_0_bw="13">
<![CDATA[
:2728 %zext_ln34_125 = zext i13 %add_ln34_243

]]></Node>
<StgValue><ssdm name="zext_ln34_125"/></StgValue>
</operation>

<operation id="3638" st_id="190" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2729 %add_ln34_62 = add i14 %zext_ln34_125, i14 %add_ln34_242

]]></Node>
<StgValue><ssdm name="add_ln34_62"/></StgValue>
</operation>

<operation id="3639" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2730 %trunc_ln35_61 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_62, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_61"/></StgValue>
</operation>

<operation id="3640" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2731 %outputRow_addr_62 = getelementptr i8 %outputRow, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="outputRow_addr_62"/></StgValue>
</operation>

<operation id="3641" st_id="190" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2732 %store_ln35 = store i8 %trunc_ln35_61, i7 %outputRow_addr_62

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3642" st_id="190" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="8" op_0_bw="7">
<![CDATA[
:2733 %rowCenter_load_189 = load i7 %rowCenter_addr_64

]]></Node>
<StgValue><ssdm name="rowCenter_load_189"/></StgValue>
</operation>

<operation id="3643" st_id="190" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="8" op_0_bw="7">
<![CDATA[
:2736 %rowAbove_load_189 = load i7 %rowAbove_addr_64

]]></Node>
<StgValue><ssdm name="rowAbove_load_189"/></StgValue>
</operation>

<operation id="3644" st_id="190" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="8" op_0_bw="7">
<![CDATA[
:2738 %rowBelow_load_189 = load i7 %rowBelow_addr_64

]]></Node>
<StgValue><ssdm name="rowBelow_load_189"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="3645" st_id="191" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="8" op_0_bw="7">
<![CDATA[
:2733 %rowCenter_load_189 = load i7 %rowCenter_addr_64

]]></Node>
<StgValue><ssdm name="rowCenter_load_189"/></StgValue>
</operation>

<operation id="3646" st_id="191" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="8" op_0_bw="7">
<![CDATA[
:2736 %rowAbove_load_189 = load i7 %rowAbove_addr_64

]]></Node>
<StgValue><ssdm name="rowAbove_load_189"/></StgValue>
</operation>

<operation id="3647" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="9" op_0_bw="8">
<![CDATA[
:2737 %zext_ln27_442 = zext i8 %rowAbove_load_189

]]></Node>
<StgValue><ssdm name="zext_ln27_442"/></StgValue>
</operation>

<operation id="3648" st_id="191" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="8" op_0_bw="7">
<![CDATA[
:2738 %rowBelow_load_189 = load i7 %rowBelow_addr_64

]]></Node>
<StgValue><ssdm name="rowBelow_load_189"/></StgValue>
</operation>

<operation id="3649" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="9" op_0_bw="8">
<![CDATA[
:2739 %zext_ln27_443 = zext i8 %rowBelow_load_189

]]></Node>
<StgValue><ssdm name="zext_ln27_443"/></StgValue>
</operation>

<operation id="3650" st_id="191" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="8" op_0_bw="7">
<![CDATA[
:2740 %rowCenter_load_190 = load i7 %rowCenter_addr_63

]]></Node>
<StgValue><ssdm name="rowCenter_load_190"/></StgValue>
</operation>

<operation id="3651" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2745 %add_ln27_189 = add i9 %zext_ln27_443, i9 %zext_ln27_442

]]></Node>
<StgValue><ssdm name="add_ln27_189"/></StgValue>
</operation>

<operation id="3652" st_id="191" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="8" op_0_bw="7">
<![CDATA[
:2752 %rowAbove_load_190 = load i7 %rowAbove_addr_63

]]></Node>
<StgValue><ssdm name="rowAbove_load_190"/></StgValue>
</operation>

<operation id="3653" st_id="191" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="8" op_0_bw="7">
<![CDATA[
:2757 %rowBelow_load_190 = load i7 %rowBelow_addr_63

]]></Node>
<StgValue><ssdm name="rowBelow_load_190"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="3654" st_id="192" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="8" op_0_bw="7">
<![CDATA[
:2740 %rowCenter_load_190 = load i7 %rowCenter_addr_63

]]></Node>
<StgValue><ssdm name="rowCenter_load_190"/></StgValue>
</operation>

<operation id="3655" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2742 %rowCenter_addr_65 = getelementptr i8 %rowCenter, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="rowCenter_addr_65"/></StgValue>
</operation>

<operation id="3656" st_id="192" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="8" op_0_bw="7">
<![CDATA[
:2743 %rowCenter_load_191 = load i7 %rowCenter_addr_65

]]></Node>
<StgValue><ssdm name="rowCenter_load_191"/></StgValue>
</operation>

<operation id="3657" st_id="192" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="8" op_0_bw="7">
<![CDATA[
:2752 %rowAbove_load_190 = load i7 %rowAbove_addr_63

]]></Node>
<StgValue><ssdm name="rowAbove_load_190"/></StgValue>
</operation>

<operation id="3658" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2754 %rowAbove_addr_65 = getelementptr i8 %rowAbove, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="rowAbove_addr_65"/></StgValue>
</operation>

<operation id="3659" st_id="192" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="8" op_0_bw="7">
<![CDATA[
:2755 %rowAbove_load_191 = load i7 %rowAbove_addr_65

]]></Node>
<StgValue><ssdm name="rowAbove_load_191"/></StgValue>
</operation>

<operation id="3660" st_id="192" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="8" op_0_bw="7">
<![CDATA[
:2757 %rowBelow_load_190 = load i7 %rowBelow_addr_63

]]></Node>
<StgValue><ssdm name="rowBelow_load_190"/></StgValue>
</operation>

<operation id="3661" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2759 %rowBelow_addr_65 = getelementptr i8 %rowBelow, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="rowBelow_addr_65"/></StgValue>
</operation>

<operation id="3662" st_id="192" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="8" op_0_bw="7">
<![CDATA[
:2760 %rowBelow_load_191 = load i7 %rowBelow_addr_65

]]></Node>
<StgValue><ssdm name="rowBelow_load_191"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="3663" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2734 %shl_ln25_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_189, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_62"/></StgValue>
</operation>

<operation id="3664" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="14" op_0_bw="12">
<![CDATA[
:2735 %zext_ln27_441 = zext i12 %shl_ln25_62

]]></Node>
<StgValue><ssdm name="zext_ln27_441"/></StgValue>
</operation>

<operation id="3665" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="9" op_0_bw="8">
<![CDATA[
:2741 %zext_ln27_444 = zext i8 %rowCenter_load_190

]]></Node>
<StgValue><ssdm name="zext_ln27_444"/></StgValue>
</operation>

<operation id="3666" st_id="193" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="8" op_0_bw="7">
<![CDATA[
:2743 %rowCenter_load_191 = load i7 %rowCenter_addr_65

]]></Node>
<StgValue><ssdm name="rowCenter_load_191"/></StgValue>
</operation>

<operation id="3667" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="9" op_0_bw="8">
<![CDATA[
:2744 %zext_ln27_445 = zext i8 %rowCenter_load_191

]]></Node>
<StgValue><ssdm name="zext_ln27_445"/></StgValue>
</operation>

<operation id="3668" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="10" op_0_bw="9">
<![CDATA[
:2746 %zext_ln27_446 = zext i9 %add_ln27_189

]]></Node>
<StgValue><ssdm name="zext_ln27_446"/></StgValue>
</operation>

<operation id="3669" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2747 %add_ln27_190 = add i9 %zext_ln27_444, i9 %zext_ln27_445

]]></Node>
<StgValue><ssdm name="add_ln27_190"/></StgValue>
</operation>

<operation id="3670" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="10" op_0_bw="9">
<![CDATA[
:2748 %zext_ln27_447 = zext i9 %add_ln27_190

]]></Node>
<StgValue><ssdm name="zext_ln27_447"/></StgValue>
</operation>

<operation id="3671" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2749 %sum_adjacent_63 = add i10 %zext_ln27_447, i10 %zext_ln27_446

]]></Node>
<StgValue><ssdm name="sum_adjacent_63"/></StgValue>
</operation>

<operation id="3672" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2750 %shl_ln28_62 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_63, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_62"/></StgValue>
</operation>

<operation id="3673" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="14" op_0_bw="13">
<![CDATA[
:2751 %zext_ln30_441 = zext i13 %shl_ln28_62

]]></Node>
<StgValue><ssdm name="zext_ln30_441"/></StgValue>
</operation>

<operation id="3674" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="9" op_0_bw="8">
<![CDATA[
:2753 %zext_ln30_442 = zext i8 %rowAbove_load_190

]]></Node>
<StgValue><ssdm name="zext_ln30_442"/></StgValue>
</operation>

<operation id="3675" st_id="193" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="8" op_0_bw="7">
<![CDATA[
:2755 %rowAbove_load_191 = load i7 %rowAbove_addr_65

]]></Node>
<StgValue><ssdm name="rowAbove_load_191"/></StgValue>
</operation>

<operation id="3676" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="9" op_0_bw="8">
<![CDATA[
:2756 %zext_ln30_443 = zext i8 %rowAbove_load_191

]]></Node>
<StgValue><ssdm name="zext_ln30_443"/></StgValue>
</operation>

<operation id="3677" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="9" op_0_bw="8">
<![CDATA[
:2758 %zext_ln30_444 = zext i8 %rowBelow_load_190

]]></Node>
<StgValue><ssdm name="zext_ln30_444"/></StgValue>
</operation>

<operation id="3678" st_id="193" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="8" op_0_bw="7">
<![CDATA[
:2760 %rowBelow_load_191 = load i7 %rowBelow_addr_65

]]></Node>
<StgValue><ssdm name="rowBelow_load_191"/></StgValue>
</operation>

<operation id="3679" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="9" op_0_bw="8">
<![CDATA[
:2761 %zext_ln30_445 = zext i8 %rowBelow_load_191

]]></Node>
<StgValue><ssdm name="zext_ln30_445"/></StgValue>
</operation>

<operation id="3680" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2762 %add_ln30_189 = add i9 %zext_ln30_443, i9 %zext_ln30_442

]]></Node>
<StgValue><ssdm name="add_ln30_189"/></StgValue>
</operation>

<operation id="3681" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="10" op_0_bw="9">
<![CDATA[
:2763 %zext_ln30_446 = zext i9 %add_ln30_189

]]></Node>
<StgValue><ssdm name="zext_ln30_446"/></StgValue>
</operation>

<operation id="3682" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2764 %add_ln30_190 = add i9 %zext_ln30_444, i9 %zext_ln30_445

]]></Node>
<StgValue><ssdm name="add_ln30_190"/></StgValue>
</operation>

<operation id="3683" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="10" op_0_bw="9">
<![CDATA[
:2765 %zext_ln30_447 = zext i9 %add_ln30_190

]]></Node>
<StgValue><ssdm name="zext_ln30_447"/></StgValue>
</operation>

<operation id="3684" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2766 %sum_diagonal_63 = add i10 %zext_ln30_447, i10 %zext_ln30_446

]]></Node>
<StgValue><ssdm name="sum_diagonal_63"/></StgValue>
</operation>

<operation id="3685" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2767 %shl_ln31_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_63, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_62"/></StgValue>
</operation>

<operation id="3686" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="13" op_0_bw="12">
<![CDATA[
:2768 %zext_ln34_126 = zext i12 %shl_ln31_62

]]></Node>
<StgValue><ssdm name="zext_ln34_126"/></StgValue>
</operation>

<operation id="3687" st_id="193" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2769 %add_ln34_244 = add i14 %zext_ln27_441, i14 %zext_ln30_441

]]></Node>
<StgValue><ssdm name="add_ln34_244"/></StgValue>
</operation>

<operation id="3688" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2770 %add_ln34_245 = add i13 %zext_ln34_126, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_245"/></StgValue>
</operation>

<operation id="3689" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="14" op_0_bw="13">
<![CDATA[
:2771 %zext_ln34_127 = zext i13 %add_ln34_245

]]></Node>
<StgValue><ssdm name="zext_ln34_127"/></StgValue>
</operation>

<operation id="3690" st_id="193" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2772 %add_ln34_63 = add i14 %zext_ln34_127, i14 %add_ln34_244

]]></Node>
<StgValue><ssdm name="add_ln34_63"/></StgValue>
</operation>

<operation id="3691" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2773 %trunc_ln35_62 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_63, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_62"/></StgValue>
</operation>

<operation id="3692" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2774 %outputRow_addr_63 = getelementptr i8 %outputRow, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="outputRow_addr_63"/></StgValue>
</operation>

<operation id="3693" st_id="193" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2775 %store_ln35 = store i8 %trunc_ln35_62, i7 %outputRow_addr_63

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3694" st_id="193" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="8" op_0_bw="7">
<![CDATA[
:2776 %rowCenter_load_192 = load i7 %rowCenter_addr_65

]]></Node>
<StgValue><ssdm name="rowCenter_load_192"/></StgValue>
</operation>

<operation id="3695" st_id="193" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="8" op_0_bw="7">
<![CDATA[
:2779 %rowAbove_load_192 = load i7 %rowAbove_addr_65

]]></Node>
<StgValue><ssdm name="rowAbove_load_192"/></StgValue>
</operation>

<operation id="3696" st_id="193" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="8" op_0_bw="7">
<![CDATA[
:2781 %rowBelow_load_192 = load i7 %rowBelow_addr_65

]]></Node>
<StgValue><ssdm name="rowBelow_load_192"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="3697" st_id="194" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="8" op_0_bw="7">
<![CDATA[
:2776 %rowCenter_load_192 = load i7 %rowCenter_addr_65

]]></Node>
<StgValue><ssdm name="rowCenter_load_192"/></StgValue>
</operation>

<operation id="3698" st_id="194" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="8" op_0_bw="7">
<![CDATA[
:2779 %rowAbove_load_192 = load i7 %rowAbove_addr_65

]]></Node>
<StgValue><ssdm name="rowAbove_load_192"/></StgValue>
</operation>

<operation id="3699" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="9" op_0_bw="8">
<![CDATA[
:2780 %zext_ln27_449 = zext i8 %rowAbove_load_192

]]></Node>
<StgValue><ssdm name="zext_ln27_449"/></StgValue>
</operation>

<operation id="3700" st_id="194" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="8" op_0_bw="7">
<![CDATA[
:2781 %rowBelow_load_192 = load i7 %rowBelow_addr_65

]]></Node>
<StgValue><ssdm name="rowBelow_load_192"/></StgValue>
</operation>

<operation id="3701" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="9" op_0_bw="8">
<![CDATA[
:2782 %zext_ln27_450 = zext i8 %rowBelow_load_192

]]></Node>
<StgValue><ssdm name="zext_ln27_450"/></StgValue>
</operation>

<operation id="3702" st_id="194" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="8" op_0_bw="7">
<![CDATA[
:2783 %rowCenter_load_193 = load i7 %rowCenter_addr_64

]]></Node>
<StgValue><ssdm name="rowCenter_load_193"/></StgValue>
</operation>

<operation id="3703" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2788 %add_ln27_192 = add i9 %zext_ln27_450, i9 %zext_ln27_449

]]></Node>
<StgValue><ssdm name="add_ln27_192"/></StgValue>
</operation>

<operation id="3704" st_id="194" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="8" op_0_bw="7">
<![CDATA[
:2795 %rowAbove_load_193 = load i7 %rowAbove_addr_64

]]></Node>
<StgValue><ssdm name="rowAbove_load_193"/></StgValue>
</operation>

<operation id="3705" st_id="194" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="8" op_0_bw="7">
<![CDATA[
:2800 %rowBelow_load_193 = load i7 %rowBelow_addr_64

]]></Node>
<StgValue><ssdm name="rowBelow_load_193"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="3706" st_id="195" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="8" op_0_bw="7">
<![CDATA[
:2783 %rowCenter_load_193 = load i7 %rowCenter_addr_64

]]></Node>
<StgValue><ssdm name="rowCenter_load_193"/></StgValue>
</operation>

<operation id="3707" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2785 %rowCenter_addr_66 = getelementptr i8 %rowCenter, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="rowCenter_addr_66"/></StgValue>
</operation>

<operation id="3708" st_id="195" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="8" op_0_bw="7">
<![CDATA[
:2786 %rowCenter_load_194 = load i7 %rowCenter_addr_66

]]></Node>
<StgValue><ssdm name="rowCenter_load_194"/></StgValue>
</operation>

<operation id="3709" st_id="195" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="8" op_0_bw="7">
<![CDATA[
:2795 %rowAbove_load_193 = load i7 %rowAbove_addr_64

]]></Node>
<StgValue><ssdm name="rowAbove_load_193"/></StgValue>
</operation>

<operation id="3710" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2797 %rowAbove_addr_66 = getelementptr i8 %rowAbove, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="rowAbove_addr_66"/></StgValue>
</operation>

<operation id="3711" st_id="195" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="8" op_0_bw="7">
<![CDATA[
:2798 %rowAbove_load_194 = load i7 %rowAbove_addr_66

]]></Node>
<StgValue><ssdm name="rowAbove_load_194"/></StgValue>
</operation>

<operation id="3712" st_id="195" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="8" op_0_bw="7">
<![CDATA[
:2800 %rowBelow_load_193 = load i7 %rowBelow_addr_64

]]></Node>
<StgValue><ssdm name="rowBelow_load_193"/></StgValue>
</operation>

<operation id="3713" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2802 %rowBelow_addr_66 = getelementptr i8 %rowBelow, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="rowBelow_addr_66"/></StgValue>
</operation>

<operation id="3714" st_id="195" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="8" op_0_bw="7">
<![CDATA[
:2803 %rowBelow_load_194 = load i7 %rowBelow_addr_66

]]></Node>
<StgValue><ssdm name="rowBelow_load_194"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="3715" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2777 %shl_ln25_63 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_192, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_63"/></StgValue>
</operation>

<operation id="3716" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="14" op_0_bw="12">
<![CDATA[
:2778 %zext_ln27_448 = zext i12 %shl_ln25_63

]]></Node>
<StgValue><ssdm name="zext_ln27_448"/></StgValue>
</operation>

<operation id="3717" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="9" op_0_bw="8">
<![CDATA[
:2784 %zext_ln27_451 = zext i8 %rowCenter_load_193

]]></Node>
<StgValue><ssdm name="zext_ln27_451"/></StgValue>
</operation>

<operation id="3718" st_id="196" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="8" op_0_bw="7">
<![CDATA[
:2786 %rowCenter_load_194 = load i7 %rowCenter_addr_66

]]></Node>
<StgValue><ssdm name="rowCenter_load_194"/></StgValue>
</operation>

<operation id="3719" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="9" op_0_bw="8">
<![CDATA[
:2787 %zext_ln27_452 = zext i8 %rowCenter_load_194

]]></Node>
<StgValue><ssdm name="zext_ln27_452"/></StgValue>
</operation>

<operation id="3720" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="10" op_0_bw="9">
<![CDATA[
:2789 %zext_ln27_453 = zext i9 %add_ln27_192

]]></Node>
<StgValue><ssdm name="zext_ln27_453"/></StgValue>
</operation>

<operation id="3721" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2790 %add_ln27_193 = add i9 %zext_ln27_451, i9 %zext_ln27_452

]]></Node>
<StgValue><ssdm name="add_ln27_193"/></StgValue>
</operation>

<operation id="3722" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="10" op_0_bw="9">
<![CDATA[
:2791 %zext_ln27_454 = zext i9 %add_ln27_193

]]></Node>
<StgValue><ssdm name="zext_ln27_454"/></StgValue>
</operation>

<operation id="3723" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2792 %sum_adjacent_64 = add i10 %zext_ln27_454, i10 %zext_ln27_453

]]></Node>
<StgValue><ssdm name="sum_adjacent_64"/></StgValue>
</operation>

<operation id="3724" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2793 %shl_ln28_63 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_64, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_63"/></StgValue>
</operation>

<operation id="3725" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="14" op_0_bw="13">
<![CDATA[
:2794 %zext_ln30_448 = zext i13 %shl_ln28_63

]]></Node>
<StgValue><ssdm name="zext_ln30_448"/></StgValue>
</operation>

<operation id="3726" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="9" op_0_bw="8">
<![CDATA[
:2796 %zext_ln30_449 = zext i8 %rowAbove_load_193

]]></Node>
<StgValue><ssdm name="zext_ln30_449"/></StgValue>
</operation>

<operation id="3727" st_id="196" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="8" op_0_bw="7">
<![CDATA[
:2798 %rowAbove_load_194 = load i7 %rowAbove_addr_66

]]></Node>
<StgValue><ssdm name="rowAbove_load_194"/></StgValue>
</operation>

<operation id="3728" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="9" op_0_bw="8">
<![CDATA[
:2799 %zext_ln30_450 = zext i8 %rowAbove_load_194

]]></Node>
<StgValue><ssdm name="zext_ln30_450"/></StgValue>
</operation>

<operation id="3729" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="9" op_0_bw="8">
<![CDATA[
:2801 %zext_ln30_451 = zext i8 %rowBelow_load_193

]]></Node>
<StgValue><ssdm name="zext_ln30_451"/></StgValue>
</operation>

<operation id="3730" st_id="196" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="8" op_0_bw="7">
<![CDATA[
:2803 %rowBelow_load_194 = load i7 %rowBelow_addr_66

]]></Node>
<StgValue><ssdm name="rowBelow_load_194"/></StgValue>
</operation>

<operation id="3731" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="9" op_0_bw="8">
<![CDATA[
:2804 %zext_ln30_452 = zext i8 %rowBelow_load_194

]]></Node>
<StgValue><ssdm name="zext_ln30_452"/></StgValue>
</operation>

<operation id="3732" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2805 %add_ln30_192 = add i9 %zext_ln30_450, i9 %zext_ln30_449

]]></Node>
<StgValue><ssdm name="add_ln30_192"/></StgValue>
</operation>

<operation id="3733" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="10" op_0_bw="9">
<![CDATA[
:2806 %zext_ln30_453 = zext i9 %add_ln30_192

]]></Node>
<StgValue><ssdm name="zext_ln30_453"/></StgValue>
</operation>

<operation id="3734" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2807 %add_ln30_193 = add i9 %zext_ln30_451, i9 %zext_ln30_452

]]></Node>
<StgValue><ssdm name="add_ln30_193"/></StgValue>
</operation>

<operation id="3735" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="10" op_0_bw="9">
<![CDATA[
:2808 %zext_ln30_454 = zext i9 %add_ln30_193

]]></Node>
<StgValue><ssdm name="zext_ln30_454"/></StgValue>
</operation>

<operation id="3736" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2809 %sum_diagonal_64 = add i10 %zext_ln30_454, i10 %zext_ln30_453

]]></Node>
<StgValue><ssdm name="sum_diagonal_64"/></StgValue>
</operation>

<operation id="3737" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2810 %shl_ln31_63 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_64, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_63"/></StgValue>
</operation>

<operation id="3738" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="13" op_0_bw="12">
<![CDATA[
:2811 %zext_ln34_128 = zext i12 %shl_ln31_63

]]></Node>
<StgValue><ssdm name="zext_ln34_128"/></StgValue>
</operation>

<operation id="3739" st_id="196" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2812 %add_ln34_246 = add i14 %zext_ln27_448, i14 %zext_ln30_448

]]></Node>
<StgValue><ssdm name="add_ln34_246"/></StgValue>
</operation>

<operation id="3740" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2813 %add_ln34_247 = add i13 %zext_ln34_128, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_247"/></StgValue>
</operation>

<operation id="3741" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="14" op_0_bw="13">
<![CDATA[
:2814 %zext_ln34_129 = zext i13 %add_ln34_247

]]></Node>
<StgValue><ssdm name="zext_ln34_129"/></StgValue>
</operation>

<operation id="3742" st_id="196" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2815 %add_ln34_64 = add i14 %zext_ln34_129, i14 %add_ln34_246

]]></Node>
<StgValue><ssdm name="add_ln34_64"/></StgValue>
</operation>

<operation id="3743" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2816 %trunc_ln35_63 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_64, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_63"/></StgValue>
</operation>

<operation id="3744" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2817 %outputRow_addr_64 = getelementptr i8 %outputRow, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="outputRow_addr_64"/></StgValue>
</operation>

<operation id="3745" st_id="196" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2818 %store_ln35 = store i8 %trunc_ln35_63, i7 %outputRow_addr_64

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3746" st_id="196" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="8" op_0_bw="7">
<![CDATA[
:2819 %rowCenter_load_195 = load i7 %rowCenter_addr_66

]]></Node>
<StgValue><ssdm name="rowCenter_load_195"/></StgValue>
</operation>

<operation id="3747" st_id="196" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="8" op_0_bw="7">
<![CDATA[
:2822 %rowAbove_load_195 = load i7 %rowAbove_addr_66

]]></Node>
<StgValue><ssdm name="rowAbove_load_195"/></StgValue>
</operation>

<operation id="3748" st_id="196" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="8" op_0_bw="7">
<![CDATA[
:2824 %rowBelow_load_195 = load i7 %rowBelow_addr_66

]]></Node>
<StgValue><ssdm name="rowBelow_load_195"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="3749" st_id="197" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="8" op_0_bw="7">
<![CDATA[
:2819 %rowCenter_load_195 = load i7 %rowCenter_addr_66

]]></Node>
<StgValue><ssdm name="rowCenter_load_195"/></StgValue>
</operation>

<operation id="3750" st_id="197" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="8" op_0_bw="7">
<![CDATA[
:2822 %rowAbove_load_195 = load i7 %rowAbove_addr_66

]]></Node>
<StgValue><ssdm name="rowAbove_load_195"/></StgValue>
</operation>

<operation id="3751" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="9" op_0_bw="8">
<![CDATA[
:2823 %zext_ln27_456 = zext i8 %rowAbove_load_195

]]></Node>
<StgValue><ssdm name="zext_ln27_456"/></StgValue>
</operation>

<operation id="3752" st_id="197" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="8" op_0_bw="7">
<![CDATA[
:2824 %rowBelow_load_195 = load i7 %rowBelow_addr_66

]]></Node>
<StgValue><ssdm name="rowBelow_load_195"/></StgValue>
</operation>

<operation id="3753" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="9" op_0_bw="8">
<![CDATA[
:2825 %zext_ln27_457 = zext i8 %rowBelow_load_195

]]></Node>
<StgValue><ssdm name="zext_ln27_457"/></StgValue>
</operation>

<operation id="3754" st_id="197" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="8" op_0_bw="7">
<![CDATA[
:2826 %rowCenter_load_196 = load i7 %rowCenter_addr_65

]]></Node>
<StgValue><ssdm name="rowCenter_load_196"/></StgValue>
</operation>

<operation id="3755" st_id="197" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2831 %add_ln27_195 = add i9 %zext_ln27_457, i9 %zext_ln27_456

]]></Node>
<StgValue><ssdm name="add_ln27_195"/></StgValue>
</operation>

<operation id="3756" st_id="197" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="8" op_0_bw="7">
<![CDATA[
:2838 %rowAbove_load_196 = load i7 %rowAbove_addr_65

]]></Node>
<StgValue><ssdm name="rowAbove_load_196"/></StgValue>
</operation>

<operation id="3757" st_id="197" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="8" op_0_bw="7">
<![CDATA[
:2843 %rowBelow_load_196 = load i7 %rowBelow_addr_65

]]></Node>
<StgValue><ssdm name="rowBelow_load_196"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="3758" st_id="198" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="8" op_0_bw="7">
<![CDATA[
:2826 %rowCenter_load_196 = load i7 %rowCenter_addr_65

]]></Node>
<StgValue><ssdm name="rowCenter_load_196"/></StgValue>
</operation>

<operation id="3759" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2828 %rowCenter_addr_67 = getelementptr i8 %rowCenter, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="rowCenter_addr_67"/></StgValue>
</operation>

<operation id="3760" st_id="198" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="8" op_0_bw="7">
<![CDATA[
:2829 %rowCenter_load_197 = load i7 %rowCenter_addr_67

]]></Node>
<StgValue><ssdm name="rowCenter_load_197"/></StgValue>
</operation>

<operation id="3761" st_id="198" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="8" op_0_bw="7">
<![CDATA[
:2838 %rowAbove_load_196 = load i7 %rowAbove_addr_65

]]></Node>
<StgValue><ssdm name="rowAbove_load_196"/></StgValue>
</operation>

<operation id="3762" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2840 %rowAbove_addr_67 = getelementptr i8 %rowAbove, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="rowAbove_addr_67"/></StgValue>
</operation>

<operation id="3763" st_id="198" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="8" op_0_bw="7">
<![CDATA[
:2841 %rowAbove_load_197 = load i7 %rowAbove_addr_67

]]></Node>
<StgValue><ssdm name="rowAbove_load_197"/></StgValue>
</operation>

<operation id="3764" st_id="198" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="8" op_0_bw="7">
<![CDATA[
:2843 %rowBelow_load_196 = load i7 %rowBelow_addr_65

]]></Node>
<StgValue><ssdm name="rowBelow_load_196"/></StgValue>
</operation>

<operation id="3765" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2845 %rowBelow_addr_67 = getelementptr i8 %rowBelow, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="rowBelow_addr_67"/></StgValue>
</operation>

<operation id="3766" st_id="198" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="8" op_0_bw="7">
<![CDATA[
:2846 %rowBelow_load_197 = load i7 %rowBelow_addr_67

]]></Node>
<StgValue><ssdm name="rowBelow_load_197"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="3767" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2820 %shl_ln25_64 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_195, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_64"/></StgValue>
</operation>

<operation id="3768" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="14" op_0_bw="12">
<![CDATA[
:2821 %zext_ln27_455 = zext i12 %shl_ln25_64

]]></Node>
<StgValue><ssdm name="zext_ln27_455"/></StgValue>
</operation>

<operation id="3769" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="9" op_0_bw="8">
<![CDATA[
:2827 %zext_ln27_458 = zext i8 %rowCenter_load_196

]]></Node>
<StgValue><ssdm name="zext_ln27_458"/></StgValue>
</operation>

<operation id="3770" st_id="199" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="8" op_0_bw="7">
<![CDATA[
:2829 %rowCenter_load_197 = load i7 %rowCenter_addr_67

]]></Node>
<StgValue><ssdm name="rowCenter_load_197"/></StgValue>
</operation>

<operation id="3771" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="9" op_0_bw="8">
<![CDATA[
:2830 %zext_ln27_459 = zext i8 %rowCenter_load_197

]]></Node>
<StgValue><ssdm name="zext_ln27_459"/></StgValue>
</operation>

<operation id="3772" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="10" op_0_bw="9">
<![CDATA[
:2832 %zext_ln27_460 = zext i9 %add_ln27_195

]]></Node>
<StgValue><ssdm name="zext_ln27_460"/></StgValue>
</operation>

<operation id="3773" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2833 %add_ln27_196 = add i9 %zext_ln27_458, i9 %zext_ln27_459

]]></Node>
<StgValue><ssdm name="add_ln27_196"/></StgValue>
</operation>

<operation id="3774" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="10" op_0_bw="9">
<![CDATA[
:2834 %zext_ln27_461 = zext i9 %add_ln27_196

]]></Node>
<StgValue><ssdm name="zext_ln27_461"/></StgValue>
</operation>

<operation id="3775" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2835 %sum_adjacent_65 = add i10 %zext_ln27_461, i10 %zext_ln27_460

]]></Node>
<StgValue><ssdm name="sum_adjacent_65"/></StgValue>
</operation>

<operation id="3776" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2836 %shl_ln28_64 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_65, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_64"/></StgValue>
</operation>

<operation id="3777" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="14" op_0_bw="13">
<![CDATA[
:2837 %zext_ln30_455 = zext i13 %shl_ln28_64

]]></Node>
<StgValue><ssdm name="zext_ln30_455"/></StgValue>
</operation>

<operation id="3778" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="9" op_0_bw="8">
<![CDATA[
:2839 %zext_ln30_456 = zext i8 %rowAbove_load_196

]]></Node>
<StgValue><ssdm name="zext_ln30_456"/></StgValue>
</operation>

<operation id="3779" st_id="199" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="8" op_0_bw="7">
<![CDATA[
:2841 %rowAbove_load_197 = load i7 %rowAbove_addr_67

]]></Node>
<StgValue><ssdm name="rowAbove_load_197"/></StgValue>
</operation>

<operation id="3780" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="9" op_0_bw="8">
<![CDATA[
:2842 %zext_ln30_457 = zext i8 %rowAbove_load_197

]]></Node>
<StgValue><ssdm name="zext_ln30_457"/></StgValue>
</operation>

<operation id="3781" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="9" op_0_bw="8">
<![CDATA[
:2844 %zext_ln30_458 = zext i8 %rowBelow_load_196

]]></Node>
<StgValue><ssdm name="zext_ln30_458"/></StgValue>
</operation>

<operation id="3782" st_id="199" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="8" op_0_bw="7">
<![CDATA[
:2846 %rowBelow_load_197 = load i7 %rowBelow_addr_67

]]></Node>
<StgValue><ssdm name="rowBelow_load_197"/></StgValue>
</operation>

<operation id="3783" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="9" op_0_bw="8">
<![CDATA[
:2847 %zext_ln30_459 = zext i8 %rowBelow_load_197

]]></Node>
<StgValue><ssdm name="zext_ln30_459"/></StgValue>
</operation>

<operation id="3784" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2848 %add_ln30_195 = add i9 %zext_ln30_457, i9 %zext_ln30_456

]]></Node>
<StgValue><ssdm name="add_ln30_195"/></StgValue>
</operation>

<operation id="3785" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="10" op_0_bw="9">
<![CDATA[
:2849 %zext_ln30_460 = zext i9 %add_ln30_195

]]></Node>
<StgValue><ssdm name="zext_ln30_460"/></StgValue>
</operation>

<operation id="3786" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2850 %add_ln30_196 = add i9 %zext_ln30_458, i9 %zext_ln30_459

]]></Node>
<StgValue><ssdm name="add_ln30_196"/></StgValue>
</operation>

<operation id="3787" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="10" op_0_bw="9">
<![CDATA[
:2851 %zext_ln30_461 = zext i9 %add_ln30_196

]]></Node>
<StgValue><ssdm name="zext_ln30_461"/></StgValue>
</operation>

<operation id="3788" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2852 %sum_diagonal_65 = add i10 %zext_ln30_461, i10 %zext_ln30_460

]]></Node>
<StgValue><ssdm name="sum_diagonal_65"/></StgValue>
</operation>

<operation id="3789" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2853 %shl_ln31_64 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_65, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_64"/></StgValue>
</operation>

<operation id="3790" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="13" op_0_bw="12">
<![CDATA[
:2854 %zext_ln34_130 = zext i12 %shl_ln31_64

]]></Node>
<StgValue><ssdm name="zext_ln34_130"/></StgValue>
</operation>

<operation id="3791" st_id="199" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2855 %add_ln34_248 = add i14 %zext_ln27_455, i14 %zext_ln30_455

]]></Node>
<StgValue><ssdm name="add_ln34_248"/></StgValue>
</operation>

<operation id="3792" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2856 %add_ln34_249 = add i13 %zext_ln34_130, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_249"/></StgValue>
</operation>

<operation id="3793" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="14" op_0_bw="13">
<![CDATA[
:2857 %zext_ln34_131 = zext i13 %add_ln34_249

]]></Node>
<StgValue><ssdm name="zext_ln34_131"/></StgValue>
</operation>

<operation id="3794" st_id="199" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2858 %add_ln34_65 = add i14 %zext_ln34_131, i14 %add_ln34_248

]]></Node>
<StgValue><ssdm name="add_ln34_65"/></StgValue>
</operation>

<operation id="3795" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2859 %trunc_ln35_64 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_65, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_64"/></StgValue>
</operation>

<operation id="3796" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2860 %outputRow_addr_65 = getelementptr i8 %outputRow, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="outputRow_addr_65"/></StgValue>
</operation>

<operation id="3797" st_id="199" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2861 %store_ln35 = store i8 %trunc_ln35_64, i7 %outputRow_addr_65

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3798" st_id="199" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="8" op_0_bw="7">
<![CDATA[
:2862 %rowCenter_load_198 = load i7 %rowCenter_addr_67

]]></Node>
<StgValue><ssdm name="rowCenter_load_198"/></StgValue>
</operation>

<operation id="3799" st_id="199" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="8" op_0_bw="7">
<![CDATA[
:2865 %rowAbove_load_198 = load i7 %rowAbove_addr_67

]]></Node>
<StgValue><ssdm name="rowAbove_load_198"/></StgValue>
</operation>

<operation id="3800" st_id="199" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="8" op_0_bw="7">
<![CDATA[
:2867 %rowBelow_load_198 = load i7 %rowBelow_addr_67

]]></Node>
<StgValue><ssdm name="rowBelow_load_198"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="3801" st_id="200" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="8" op_0_bw="7">
<![CDATA[
:2862 %rowCenter_load_198 = load i7 %rowCenter_addr_67

]]></Node>
<StgValue><ssdm name="rowCenter_load_198"/></StgValue>
</operation>

<operation id="3802" st_id="200" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="8" op_0_bw="7">
<![CDATA[
:2865 %rowAbove_load_198 = load i7 %rowAbove_addr_67

]]></Node>
<StgValue><ssdm name="rowAbove_load_198"/></StgValue>
</operation>

<operation id="3803" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="9" op_0_bw="8">
<![CDATA[
:2866 %zext_ln27_463 = zext i8 %rowAbove_load_198

]]></Node>
<StgValue><ssdm name="zext_ln27_463"/></StgValue>
</operation>

<operation id="3804" st_id="200" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="8" op_0_bw="7">
<![CDATA[
:2867 %rowBelow_load_198 = load i7 %rowBelow_addr_67

]]></Node>
<StgValue><ssdm name="rowBelow_load_198"/></StgValue>
</operation>

<operation id="3805" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="9" op_0_bw="8">
<![CDATA[
:2868 %zext_ln27_464 = zext i8 %rowBelow_load_198

]]></Node>
<StgValue><ssdm name="zext_ln27_464"/></StgValue>
</operation>

<operation id="3806" st_id="200" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="8" op_0_bw="7">
<![CDATA[
:2869 %rowCenter_load_199 = load i7 %rowCenter_addr_66

]]></Node>
<StgValue><ssdm name="rowCenter_load_199"/></StgValue>
</operation>

<operation id="3807" st_id="200" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2874 %add_ln27_198 = add i9 %zext_ln27_464, i9 %zext_ln27_463

]]></Node>
<StgValue><ssdm name="add_ln27_198"/></StgValue>
</operation>

<operation id="3808" st_id="200" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="8" op_0_bw="7">
<![CDATA[
:2881 %rowAbove_load_199 = load i7 %rowAbove_addr_66

]]></Node>
<StgValue><ssdm name="rowAbove_load_199"/></StgValue>
</operation>

<operation id="3809" st_id="200" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="8" op_0_bw="7">
<![CDATA[
:2886 %rowBelow_load_199 = load i7 %rowBelow_addr_66

]]></Node>
<StgValue><ssdm name="rowBelow_load_199"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="3810" st_id="201" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="8" op_0_bw="7">
<![CDATA[
:2869 %rowCenter_load_199 = load i7 %rowCenter_addr_66

]]></Node>
<StgValue><ssdm name="rowCenter_load_199"/></StgValue>
</operation>

<operation id="3811" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2871 %rowCenter_addr_68 = getelementptr i8 %rowCenter, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="rowCenter_addr_68"/></StgValue>
</operation>

<operation id="3812" st_id="201" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="8" op_0_bw="7">
<![CDATA[
:2872 %rowCenter_load_200 = load i7 %rowCenter_addr_68

]]></Node>
<StgValue><ssdm name="rowCenter_load_200"/></StgValue>
</operation>

<operation id="3813" st_id="201" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="8" op_0_bw="7">
<![CDATA[
:2881 %rowAbove_load_199 = load i7 %rowAbove_addr_66

]]></Node>
<StgValue><ssdm name="rowAbove_load_199"/></StgValue>
</operation>

<operation id="3814" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2883 %rowAbove_addr_68 = getelementptr i8 %rowAbove, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="rowAbove_addr_68"/></StgValue>
</operation>

<operation id="3815" st_id="201" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="8" op_0_bw="7">
<![CDATA[
:2884 %rowAbove_load_200 = load i7 %rowAbove_addr_68

]]></Node>
<StgValue><ssdm name="rowAbove_load_200"/></StgValue>
</operation>

<operation id="3816" st_id="201" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="8" op_0_bw="7">
<![CDATA[
:2886 %rowBelow_load_199 = load i7 %rowBelow_addr_66

]]></Node>
<StgValue><ssdm name="rowBelow_load_199"/></StgValue>
</operation>

<operation id="3817" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2888 %rowBelow_addr_68 = getelementptr i8 %rowBelow, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="rowBelow_addr_68"/></StgValue>
</operation>

<operation id="3818" st_id="201" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="8" op_0_bw="7">
<![CDATA[
:2889 %rowBelow_load_200 = load i7 %rowBelow_addr_68

]]></Node>
<StgValue><ssdm name="rowBelow_load_200"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="3819" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2863 %shl_ln25_65 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_198, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_65"/></StgValue>
</operation>

<operation id="3820" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="14" op_0_bw="12">
<![CDATA[
:2864 %zext_ln27_462 = zext i12 %shl_ln25_65

]]></Node>
<StgValue><ssdm name="zext_ln27_462"/></StgValue>
</operation>

<operation id="3821" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="9" op_0_bw="8">
<![CDATA[
:2870 %zext_ln27_465 = zext i8 %rowCenter_load_199

]]></Node>
<StgValue><ssdm name="zext_ln27_465"/></StgValue>
</operation>

<operation id="3822" st_id="202" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="8" op_0_bw="7">
<![CDATA[
:2872 %rowCenter_load_200 = load i7 %rowCenter_addr_68

]]></Node>
<StgValue><ssdm name="rowCenter_load_200"/></StgValue>
</operation>

<operation id="3823" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="9" op_0_bw="8">
<![CDATA[
:2873 %zext_ln27_466 = zext i8 %rowCenter_load_200

]]></Node>
<StgValue><ssdm name="zext_ln27_466"/></StgValue>
</operation>

<operation id="3824" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="10" op_0_bw="9">
<![CDATA[
:2875 %zext_ln27_467 = zext i9 %add_ln27_198

]]></Node>
<StgValue><ssdm name="zext_ln27_467"/></StgValue>
</operation>

<operation id="3825" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2876 %add_ln27_199 = add i9 %zext_ln27_465, i9 %zext_ln27_466

]]></Node>
<StgValue><ssdm name="add_ln27_199"/></StgValue>
</operation>

<operation id="3826" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="10" op_0_bw="9">
<![CDATA[
:2877 %zext_ln27_468 = zext i9 %add_ln27_199

]]></Node>
<StgValue><ssdm name="zext_ln27_468"/></StgValue>
</operation>

<operation id="3827" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2878 %sum_adjacent_66 = add i10 %zext_ln27_468, i10 %zext_ln27_467

]]></Node>
<StgValue><ssdm name="sum_adjacent_66"/></StgValue>
</operation>

<operation id="3828" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2879 %shl_ln28_65 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_66, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_65"/></StgValue>
</operation>

<operation id="3829" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="14" op_0_bw="13">
<![CDATA[
:2880 %zext_ln30_462 = zext i13 %shl_ln28_65

]]></Node>
<StgValue><ssdm name="zext_ln30_462"/></StgValue>
</operation>

<operation id="3830" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="9" op_0_bw="8">
<![CDATA[
:2882 %zext_ln30_463 = zext i8 %rowAbove_load_199

]]></Node>
<StgValue><ssdm name="zext_ln30_463"/></StgValue>
</operation>

<operation id="3831" st_id="202" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="8" op_0_bw="7">
<![CDATA[
:2884 %rowAbove_load_200 = load i7 %rowAbove_addr_68

]]></Node>
<StgValue><ssdm name="rowAbove_load_200"/></StgValue>
</operation>

<operation id="3832" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="9" op_0_bw="8">
<![CDATA[
:2885 %zext_ln30_464 = zext i8 %rowAbove_load_200

]]></Node>
<StgValue><ssdm name="zext_ln30_464"/></StgValue>
</operation>

<operation id="3833" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="9" op_0_bw="8">
<![CDATA[
:2887 %zext_ln30_465 = zext i8 %rowBelow_load_199

]]></Node>
<StgValue><ssdm name="zext_ln30_465"/></StgValue>
</operation>

<operation id="3834" st_id="202" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="8" op_0_bw="7">
<![CDATA[
:2889 %rowBelow_load_200 = load i7 %rowBelow_addr_68

]]></Node>
<StgValue><ssdm name="rowBelow_load_200"/></StgValue>
</operation>

<operation id="3835" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="9" op_0_bw="8">
<![CDATA[
:2890 %zext_ln30_466 = zext i8 %rowBelow_load_200

]]></Node>
<StgValue><ssdm name="zext_ln30_466"/></StgValue>
</operation>

<operation id="3836" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2891 %add_ln30_198 = add i9 %zext_ln30_464, i9 %zext_ln30_463

]]></Node>
<StgValue><ssdm name="add_ln30_198"/></StgValue>
</operation>

<operation id="3837" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="10" op_0_bw="9">
<![CDATA[
:2892 %zext_ln30_467 = zext i9 %add_ln30_198

]]></Node>
<StgValue><ssdm name="zext_ln30_467"/></StgValue>
</operation>

<operation id="3838" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2893 %add_ln30_199 = add i9 %zext_ln30_465, i9 %zext_ln30_466

]]></Node>
<StgValue><ssdm name="add_ln30_199"/></StgValue>
</operation>

<operation id="3839" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="10" op_0_bw="9">
<![CDATA[
:2894 %zext_ln30_468 = zext i9 %add_ln30_199

]]></Node>
<StgValue><ssdm name="zext_ln30_468"/></StgValue>
</operation>

<operation id="3840" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2895 %sum_diagonal_66 = add i10 %zext_ln30_468, i10 %zext_ln30_467

]]></Node>
<StgValue><ssdm name="sum_diagonal_66"/></StgValue>
</operation>

<operation id="3841" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2896 %shl_ln31_65 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_66, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_65"/></StgValue>
</operation>

<operation id="3842" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="13" op_0_bw="12">
<![CDATA[
:2897 %zext_ln34_132 = zext i12 %shl_ln31_65

]]></Node>
<StgValue><ssdm name="zext_ln34_132"/></StgValue>
</operation>

<operation id="3843" st_id="202" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2898 %add_ln34_250 = add i14 %zext_ln27_462, i14 %zext_ln30_462

]]></Node>
<StgValue><ssdm name="add_ln34_250"/></StgValue>
</operation>

<operation id="3844" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2899 %add_ln34_251 = add i13 %zext_ln34_132, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_251"/></StgValue>
</operation>

<operation id="3845" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="14" op_0_bw="13">
<![CDATA[
:2900 %zext_ln34_133 = zext i13 %add_ln34_251

]]></Node>
<StgValue><ssdm name="zext_ln34_133"/></StgValue>
</operation>

<operation id="3846" st_id="202" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2901 %add_ln34_66 = add i14 %zext_ln34_133, i14 %add_ln34_250

]]></Node>
<StgValue><ssdm name="add_ln34_66"/></StgValue>
</operation>

<operation id="3847" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2902 %trunc_ln35_65 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_66, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_65"/></StgValue>
</operation>

<operation id="3848" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2903 %outputRow_addr_66 = getelementptr i8 %outputRow, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="outputRow_addr_66"/></StgValue>
</operation>

<operation id="3849" st_id="202" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2904 %store_ln35 = store i8 %trunc_ln35_65, i7 %outputRow_addr_66

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3850" st_id="202" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="8" op_0_bw="7">
<![CDATA[
:2905 %rowCenter_load_201 = load i7 %rowCenter_addr_68

]]></Node>
<StgValue><ssdm name="rowCenter_load_201"/></StgValue>
</operation>

<operation id="3851" st_id="202" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="8" op_0_bw="7">
<![CDATA[
:2908 %rowAbove_load_201 = load i7 %rowAbove_addr_68

]]></Node>
<StgValue><ssdm name="rowAbove_load_201"/></StgValue>
</operation>

<operation id="3852" st_id="202" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="8" op_0_bw="7">
<![CDATA[
:2910 %rowBelow_load_201 = load i7 %rowBelow_addr_68

]]></Node>
<StgValue><ssdm name="rowBelow_load_201"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="3853" st_id="203" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="8" op_0_bw="7">
<![CDATA[
:2905 %rowCenter_load_201 = load i7 %rowCenter_addr_68

]]></Node>
<StgValue><ssdm name="rowCenter_load_201"/></StgValue>
</operation>

<operation id="3854" st_id="203" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="8" op_0_bw="7">
<![CDATA[
:2908 %rowAbove_load_201 = load i7 %rowAbove_addr_68

]]></Node>
<StgValue><ssdm name="rowAbove_load_201"/></StgValue>
</operation>

<operation id="3855" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="9" op_0_bw="8">
<![CDATA[
:2909 %zext_ln27_470 = zext i8 %rowAbove_load_201

]]></Node>
<StgValue><ssdm name="zext_ln27_470"/></StgValue>
</operation>

<operation id="3856" st_id="203" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="8" op_0_bw="7">
<![CDATA[
:2910 %rowBelow_load_201 = load i7 %rowBelow_addr_68

]]></Node>
<StgValue><ssdm name="rowBelow_load_201"/></StgValue>
</operation>

<operation id="3857" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="9" op_0_bw="8">
<![CDATA[
:2911 %zext_ln27_471 = zext i8 %rowBelow_load_201

]]></Node>
<StgValue><ssdm name="zext_ln27_471"/></StgValue>
</operation>

<operation id="3858" st_id="203" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="8" op_0_bw="7">
<![CDATA[
:2912 %rowCenter_load_202 = load i7 %rowCenter_addr_67

]]></Node>
<StgValue><ssdm name="rowCenter_load_202"/></StgValue>
</operation>

<operation id="3859" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2917 %add_ln27_201 = add i9 %zext_ln27_471, i9 %zext_ln27_470

]]></Node>
<StgValue><ssdm name="add_ln27_201"/></StgValue>
</operation>

<operation id="3860" st_id="203" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="8" op_0_bw="7">
<![CDATA[
:2924 %rowAbove_load_202 = load i7 %rowAbove_addr_67

]]></Node>
<StgValue><ssdm name="rowAbove_load_202"/></StgValue>
</operation>

<operation id="3861" st_id="203" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="8" op_0_bw="7">
<![CDATA[
:2929 %rowBelow_load_202 = load i7 %rowBelow_addr_67

]]></Node>
<StgValue><ssdm name="rowBelow_load_202"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="3862" st_id="204" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="8" op_0_bw="7">
<![CDATA[
:2912 %rowCenter_load_202 = load i7 %rowCenter_addr_67

]]></Node>
<StgValue><ssdm name="rowCenter_load_202"/></StgValue>
</operation>

<operation id="3863" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2914 %rowCenter_addr_69 = getelementptr i8 %rowCenter, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="rowCenter_addr_69"/></StgValue>
</operation>

<operation id="3864" st_id="204" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="8" op_0_bw="7">
<![CDATA[
:2915 %rowCenter_load_203 = load i7 %rowCenter_addr_69

]]></Node>
<StgValue><ssdm name="rowCenter_load_203"/></StgValue>
</operation>

<operation id="3865" st_id="204" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="8" op_0_bw="7">
<![CDATA[
:2924 %rowAbove_load_202 = load i7 %rowAbove_addr_67

]]></Node>
<StgValue><ssdm name="rowAbove_load_202"/></StgValue>
</operation>

<operation id="3866" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2926 %rowAbove_addr_69 = getelementptr i8 %rowAbove, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="rowAbove_addr_69"/></StgValue>
</operation>

<operation id="3867" st_id="204" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="8" op_0_bw="7">
<![CDATA[
:2927 %rowAbove_load_203 = load i7 %rowAbove_addr_69

]]></Node>
<StgValue><ssdm name="rowAbove_load_203"/></StgValue>
</operation>

<operation id="3868" st_id="204" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="8" op_0_bw="7">
<![CDATA[
:2929 %rowBelow_load_202 = load i7 %rowBelow_addr_67

]]></Node>
<StgValue><ssdm name="rowBelow_load_202"/></StgValue>
</operation>

<operation id="3869" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2931 %rowBelow_addr_69 = getelementptr i8 %rowBelow, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="rowBelow_addr_69"/></StgValue>
</operation>

<operation id="3870" st_id="204" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="8" op_0_bw="7">
<![CDATA[
:2932 %rowBelow_load_203 = load i7 %rowBelow_addr_69

]]></Node>
<StgValue><ssdm name="rowBelow_load_203"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="3871" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2906 %shl_ln25_66 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_201, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_66"/></StgValue>
</operation>

<operation id="3872" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="14" op_0_bw="12">
<![CDATA[
:2907 %zext_ln27_469 = zext i12 %shl_ln25_66

]]></Node>
<StgValue><ssdm name="zext_ln27_469"/></StgValue>
</operation>

<operation id="3873" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="9" op_0_bw="8">
<![CDATA[
:2913 %zext_ln27_472 = zext i8 %rowCenter_load_202

]]></Node>
<StgValue><ssdm name="zext_ln27_472"/></StgValue>
</operation>

<operation id="3874" st_id="205" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="8" op_0_bw="7">
<![CDATA[
:2915 %rowCenter_load_203 = load i7 %rowCenter_addr_69

]]></Node>
<StgValue><ssdm name="rowCenter_load_203"/></StgValue>
</operation>

<operation id="3875" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="9" op_0_bw="8">
<![CDATA[
:2916 %zext_ln27_473 = zext i8 %rowCenter_load_203

]]></Node>
<StgValue><ssdm name="zext_ln27_473"/></StgValue>
</operation>

<operation id="3876" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="10" op_0_bw="9">
<![CDATA[
:2918 %zext_ln27_474 = zext i9 %add_ln27_201

]]></Node>
<StgValue><ssdm name="zext_ln27_474"/></StgValue>
</operation>

<operation id="3877" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2919 %add_ln27_202 = add i9 %zext_ln27_472, i9 %zext_ln27_473

]]></Node>
<StgValue><ssdm name="add_ln27_202"/></StgValue>
</operation>

<operation id="3878" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="10" op_0_bw="9">
<![CDATA[
:2920 %zext_ln27_475 = zext i9 %add_ln27_202

]]></Node>
<StgValue><ssdm name="zext_ln27_475"/></StgValue>
</operation>

<operation id="3879" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2921 %sum_adjacent_67 = add i10 %zext_ln27_475, i10 %zext_ln27_474

]]></Node>
<StgValue><ssdm name="sum_adjacent_67"/></StgValue>
</operation>

<operation id="3880" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2922 %shl_ln28_66 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_67, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_66"/></StgValue>
</operation>

<operation id="3881" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="14" op_0_bw="13">
<![CDATA[
:2923 %zext_ln30_469 = zext i13 %shl_ln28_66

]]></Node>
<StgValue><ssdm name="zext_ln30_469"/></StgValue>
</operation>

<operation id="3882" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="9" op_0_bw="8">
<![CDATA[
:2925 %zext_ln30_470 = zext i8 %rowAbove_load_202

]]></Node>
<StgValue><ssdm name="zext_ln30_470"/></StgValue>
</operation>

<operation id="3883" st_id="205" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="8" op_0_bw="7">
<![CDATA[
:2927 %rowAbove_load_203 = load i7 %rowAbove_addr_69

]]></Node>
<StgValue><ssdm name="rowAbove_load_203"/></StgValue>
</operation>

<operation id="3884" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="9" op_0_bw="8">
<![CDATA[
:2928 %zext_ln30_471 = zext i8 %rowAbove_load_203

]]></Node>
<StgValue><ssdm name="zext_ln30_471"/></StgValue>
</operation>

<operation id="3885" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="9" op_0_bw="8">
<![CDATA[
:2930 %zext_ln30_472 = zext i8 %rowBelow_load_202

]]></Node>
<StgValue><ssdm name="zext_ln30_472"/></StgValue>
</operation>

<operation id="3886" st_id="205" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="8" op_0_bw="7">
<![CDATA[
:2932 %rowBelow_load_203 = load i7 %rowBelow_addr_69

]]></Node>
<StgValue><ssdm name="rowBelow_load_203"/></StgValue>
</operation>

<operation id="3887" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="8">
<![CDATA[
:2933 %zext_ln30_473 = zext i8 %rowBelow_load_203

]]></Node>
<StgValue><ssdm name="zext_ln30_473"/></StgValue>
</operation>

<operation id="3888" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2934 %add_ln30_201 = add i9 %zext_ln30_471, i9 %zext_ln30_470

]]></Node>
<StgValue><ssdm name="add_ln30_201"/></StgValue>
</operation>

<operation id="3889" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="10" op_0_bw="9">
<![CDATA[
:2935 %zext_ln30_474 = zext i9 %add_ln30_201

]]></Node>
<StgValue><ssdm name="zext_ln30_474"/></StgValue>
</operation>

<operation id="3890" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2936 %add_ln30_202 = add i9 %zext_ln30_472, i9 %zext_ln30_473

]]></Node>
<StgValue><ssdm name="add_ln30_202"/></StgValue>
</operation>

<operation id="3891" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="10" op_0_bw="9">
<![CDATA[
:2937 %zext_ln30_475 = zext i9 %add_ln30_202

]]></Node>
<StgValue><ssdm name="zext_ln30_475"/></StgValue>
</operation>

<operation id="3892" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2938 %sum_diagonal_67 = add i10 %zext_ln30_475, i10 %zext_ln30_474

]]></Node>
<StgValue><ssdm name="sum_diagonal_67"/></StgValue>
</operation>

<operation id="3893" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2939 %shl_ln31_66 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_67, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_66"/></StgValue>
</operation>

<operation id="3894" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="13" op_0_bw="12">
<![CDATA[
:2940 %zext_ln34_134 = zext i12 %shl_ln31_66

]]></Node>
<StgValue><ssdm name="zext_ln34_134"/></StgValue>
</operation>

<operation id="3895" st_id="205" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2941 %add_ln34_252 = add i14 %zext_ln27_469, i14 %zext_ln30_469

]]></Node>
<StgValue><ssdm name="add_ln34_252"/></StgValue>
</operation>

<operation id="3896" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2942 %add_ln34_253 = add i13 %zext_ln34_134, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_253"/></StgValue>
</operation>

<operation id="3897" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="14" op_0_bw="13">
<![CDATA[
:2943 %zext_ln34_135 = zext i13 %add_ln34_253

]]></Node>
<StgValue><ssdm name="zext_ln34_135"/></StgValue>
</operation>

<operation id="3898" st_id="205" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2944 %add_ln34_67 = add i14 %zext_ln34_135, i14 %add_ln34_252

]]></Node>
<StgValue><ssdm name="add_ln34_67"/></StgValue>
</operation>

<operation id="3899" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2945 %trunc_ln35_66 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_67, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_66"/></StgValue>
</operation>

<operation id="3900" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2946 %outputRow_addr_67 = getelementptr i8 %outputRow, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="outputRow_addr_67"/></StgValue>
</operation>

<operation id="3901" st_id="205" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2947 %store_ln35 = store i8 %trunc_ln35_66, i7 %outputRow_addr_67

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3902" st_id="205" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="8" op_0_bw="7">
<![CDATA[
:2948 %rowCenter_load_204 = load i7 %rowCenter_addr_69

]]></Node>
<StgValue><ssdm name="rowCenter_load_204"/></StgValue>
</operation>

<operation id="3903" st_id="205" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="8" op_0_bw="7">
<![CDATA[
:2951 %rowAbove_load_204 = load i7 %rowAbove_addr_69

]]></Node>
<StgValue><ssdm name="rowAbove_load_204"/></StgValue>
</operation>

<operation id="3904" st_id="205" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="8" op_0_bw="7">
<![CDATA[
:2953 %rowBelow_load_204 = load i7 %rowBelow_addr_69

]]></Node>
<StgValue><ssdm name="rowBelow_load_204"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="3905" st_id="206" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="8" op_0_bw="7">
<![CDATA[
:2948 %rowCenter_load_204 = load i7 %rowCenter_addr_69

]]></Node>
<StgValue><ssdm name="rowCenter_load_204"/></StgValue>
</operation>

<operation id="3906" st_id="206" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="8" op_0_bw="7">
<![CDATA[
:2951 %rowAbove_load_204 = load i7 %rowAbove_addr_69

]]></Node>
<StgValue><ssdm name="rowAbove_load_204"/></StgValue>
</operation>

<operation id="3907" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="9" op_0_bw="8">
<![CDATA[
:2952 %zext_ln27_477 = zext i8 %rowAbove_load_204

]]></Node>
<StgValue><ssdm name="zext_ln27_477"/></StgValue>
</operation>

<operation id="3908" st_id="206" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="8" op_0_bw="7">
<![CDATA[
:2953 %rowBelow_load_204 = load i7 %rowBelow_addr_69

]]></Node>
<StgValue><ssdm name="rowBelow_load_204"/></StgValue>
</operation>

<operation id="3909" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="9" op_0_bw="8">
<![CDATA[
:2954 %zext_ln27_478 = zext i8 %rowBelow_load_204

]]></Node>
<StgValue><ssdm name="zext_ln27_478"/></StgValue>
</operation>

<operation id="3910" st_id="206" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="8" op_0_bw="7">
<![CDATA[
:2955 %rowCenter_load_205 = load i7 %rowCenter_addr_68

]]></Node>
<StgValue><ssdm name="rowCenter_load_205"/></StgValue>
</operation>

<operation id="3911" st_id="206" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2960 %add_ln27_204 = add i9 %zext_ln27_478, i9 %zext_ln27_477

]]></Node>
<StgValue><ssdm name="add_ln27_204"/></StgValue>
</operation>

<operation id="3912" st_id="206" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="8" op_0_bw="7">
<![CDATA[
:2967 %rowAbove_load_205 = load i7 %rowAbove_addr_68

]]></Node>
<StgValue><ssdm name="rowAbove_load_205"/></StgValue>
</operation>

<operation id="3913" st_id="206" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="8" op_0_bw="7">
<![CDATA[
:2972 %rowBelow_load_205 = load i7 %rowBelow_addr_68

]]></Node>
<StgValue><ssdm name="rowBelow_load_205"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="3914" st_id="207" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="8" op_0_bw="7">
<![CDATA[
:2955 %rowCenter_load_205 = load i7 %rowCenter_addr_68

]]></Node>
<StgValue><ssdm name="rowCenter_load_205"/></StgValue>
</operation>

<operation id="3915" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2957 %rowCenter_addr_70 = getelementptr i8 %rowCenter, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="rowCenter_addr_70"/></StgValue>
</operation>

<operation id="3916" st_id="207" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="8" op_0_bw="7">
<![CDATA[
:2958 %rowCenter_load_206 = load i7 %rowCenter_addr_70

]]></Node>
<StgValue><ssdm name="rowCenter_load_206"/></StgValue>
</operation>

<operation id="3917" st_id="207" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="8" op_0_bw="7">
<![CDATA[
:2967 %rowAbove_load_205 = load i7 %rowAbove_addr_68

]]></Node>
<StgValue><ssdm name="rowAbove_load_205"/></StgValue>
</operation>

<operation id="3918" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2969 %rowAbove_addr_70 = getelementptr i8 %rowAbove, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="rowAbove_addr_70"/></StgValue>
</operation>

<operation id="3919" st_id="207" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="8" op_0_bw="7">
<![CDATA[
:2970 %rowAbove_load_206 = load i7 %rowAbove_addr_70

]]></Node>
<StgValue><ssdm name="rowAbove_load_206"/></StgValue>
</operation>

<operation id="3920" st_id="207" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="8" op_0_bw="7">
<![CDATA[
:2972 %rowBelow_load_205 = load i7 %rowBelow_addr_68

]]></Node>
<StgValue><ssdm name="rowBelow_load_205"/></StgValue>
</operation>

<operation id="3921" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2974 %rowBelow_addr_70 = getelementptr i8 %rowBelow, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="rowBelow_addr_70"/></StgValue>
</operation>

<operation id="3922" st_id="207" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="8" op_0_bw="7">
<![CDATA[
:2975 %rowBelow_load_206 = load i7 %rowBelow_addr_70

]]></Node>
<StgValue><ssdm name="rowBelow_load_206"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="3923" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2949 %shl_ln25_67 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_204, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_67"/></StgValue>
</operation>

<operation id="3924" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="14" op_0_bw="12">
<![CDATA[
:2950 %zext_ln27_476 = zext i12 %shl_ln25_67

]]></Node>
<StgValue><ssdm name="zext_ln27_476"/></StgValue>
</operation>

<operation id="3925" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="9" op_0_bw="8">
<![CDATA[
:2956 %zext_ln27_479 = zext i8 %rowCenter_load_205

]]></Node>
<StgValue><ssdm name="zext_ln27_479"/></StgValue>
</operation>

<operation id="3926" st_id="208" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="8" op_0_bw="7">
<![CDATA[
:2958 %rowCenter_load_206 = load i7 %rowCenter_addr_70

]]></Node>
<StgValue><ssdm name="rowCenter_load_206"/></StgValue>
</operation>

<operation id="3927" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="9" op_0_bw="8">
<![CDATA[
:2959 %zext_ln27_480 = zext i8 %rowCenter_load_206

]]></Node>
<StgValue><ssdm name="zext_ln27_480"/></StgValue>
</operation>

<operation id="3928" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="10" op_0_bw="9">
<![CDATA[
:2961 %zext_ln27_481 = zext i9 %add_ln27_204

]]></Node>
<StgValue><ssdm name="zext_ln27_481"/></StgValue>
</operation>

<operation id="3929" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2962 %add_ln27_205 = add i9 %zext_ln27_479, i9 %zext_ln27_480

]]></Node>
<StgValue><ssdm name="add_ln27_205"/></StgValue>
</operation>

<operation id="3930" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="10" op_0_bw="9">
<![CDATA[
:2963 %zext_ln27_482 = zext i9 %add_ln27_205

]]></Node>
<StgValue><ssdm name="zext_ln27_482"/></StgValue>
</operation>

<operation id="3931" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2964 %sum_adjacent_68 = add i10 %zext_ln27_482, i10 %zext_ln27_481

]]></Node>
<StgValue><ssdm name="sum_adjacent_68"/></StgValue>
</operation>

<operation id="3932" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:2965 %shl_ln28_67 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_68, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_67"/></StgValue>
</operation>

<operation id="3933" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="14" op_0_bw="13">
<![CDATA[
:2966 %zext_ln30_476 = zext i13 %shl_ln28_67

]]></Node>
<StgValue><ssdm name="zext_ln30_476"/></StgValue>
</operation>

<operation id="3934" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="9" op_0_bw="8">
<![CDATA[
:2968 %zext_ln30_477 = zext i8 %rowAbove_load_205

]]></Node>
<StgValue><ssdm name="zext_ln30_477"/></StgValue>
</operation>

<operation id="3935" st_id="208" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="8" op_0_bw="7">
<![CDATA[
:2970 %rowAbove_load_206 = load i7 %rowAbove_addr_70

]]></Node>
<StgValue><ssdm name="rowAbove_load_206"/></StgValue>
</operation>

<operation id="3936" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="9" op_0_bw="8">
<![CDATA[
:2971 %zext_ln30_478 = zext i8 %rowAbove_load_206

]]></Node>
<StgValue><ssdm name="zext_ln30_478"/></StgValue>
</operation>

<operation id="3937" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="9" op_0_bw="8">
<![CDATA[
:2973 %zext_ln30_479 = zext i8 %rowBelow_load_205

]]></Node>
<StgValue><ssdm name="zext_ln30_479"/></StgValue>
</operation>

<operation id="3938" st_id="208" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="8" op_0_bw="7">
<![CDATA[
:2975 %rowBelow_load_206 = load i7 %rowBelow_addr_70

]]></Node>
<StgValue><ssdm name="rowBelow_load_206"/></StgValue>
</operation>

<operation id="3939" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="9" op_0_bw="8">
<![CDATA[
:2976 %zext_ln30_480 = zext i8 %rowBelow_load_206

]]></Node>
<StgValue><ssdm name="zext_ln30_480"/></StgValue>
</operation>

<operation id="3940" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2977 %add_ln30_204 = add i9 %zext_ln30_478, i9 %zext_ln30_477

]]></Node>
<StgValue><ssdm name="add_ln30_204"/></StgValue>
</operation>

<operation id="3941" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="10" op_0_bw="9">
<![CDATA[
:2978 %zext_ln30_481 = zext i9 %add_ln30_204

]]></Node>
<StgValue><ssdm name="zext_ln30_481"/></StgValue>
</operation>

<operation id="3942" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2979 %add_ln30_205 = add i9 %zext_ln30_479, i9 %zext_ln30_480

]]></Node>
<StgValue><ssdm name="add_ln30_205"/></StgValue>
</operation>

<operation id="3943" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="10" op_0_bw="9">
<![CDATA[
:2980 %zext_ln30_482 = zext i9 %add_ln30_205

]]></Node>
<StgValue><ssdm name="zext_ln30_482"/></StgValue>
</operation>

<operation id="3944" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2981 %sum_diagonal_68 = add i10 %zext_ln30_482, i10 %zext_ln30_481

]]></Node>
<StgValue><ssdm name="sum_diagonal_68"/></StgValue>
</operation>

<operation id="3945" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:2982 %shl_ln31_67 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_68, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_67"/></StgValue>
</operation>

<operation id="3946" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="13" op_0_bw="12">
<![CDATA[
:2983 %zext_ln34_136 = zext i12 %shl_ln31_67

]]></Node>
<StgValue><ssdm name="zext_ln34_136"/></StgValue>
</operation>

<operation id="3947" st_id="208" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2984 %add_ln34_254 = add i14 %zext_ln27_476, i14 %zext_ln30_476

]]></Node>
<StgValue><ssdm name="add_ln34_254"/></StgValue>
</operation>

<operation id="3948" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2985 %add_ln34_255 = add i13 %zext_ln34_136, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_255"/></StgValue>
</operation>

<operation id="3949" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="14" op_0_bw="13">
<![CDATA[
:2986 %zext_ln34_137 = zext i13 %add_ln34_255

]]></Node>
<StgValue><ssdm name="zext_ln34_137"/></StgValue>
</operation>

<operation id="3950" st_id="208" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2987 %add_ln34_68 = add i14 %zext_ln34_137, i14 %add_ln34_254

]]></Node>
<StgValue><ssdm name="add_ln34_68"/></StgValue>
</operation>

<operation id="3951" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2988 %trunc_ln35_67 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_68, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_67"/></StgValue>
</operation>

<operation id="3952" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2989 %outputRow_addr_68 = getelementptr i8 %outputRow, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="outputRow_addr_68"/></StgValue>
</operation>

<operation id="3953" st_id="208" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2990 %store_ln35 = store i8 %trunc_ln35_67, i7 %outputRow_addr_68

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3954" st_id="208" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="8" op_0_bw="7">
<![CDATA[
:2991 %rowCenter_load_207 = load i7 %rowCenter_addr_70

]]></Node>
<StgValue><ssdm name="rowCenter_load_207"/></StgValue>
</operation>

<operation id="3955" st_id="208" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="8" op_0_bw="7">
<![CDATA[
:2994 %rowAbove_load_207 = load i7 %rowAbove_addr_70

]]></Node>
<StgValue><ssdm name="rowAbove_load_207"/></StgValue>
</operation>

<operation id="3956" st_id="208" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="8" op_0_bw="7">
<![CDATA[
:2996 %rowBelow_load_207 = load i7 %rowBelow_addr_70

]]></Node>
<StgValue><ssdm name="rowBelow_load_207"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="3957" st_id="209" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="8" op_0_bw="7">
<![CDATA[
:2991 %rowCenter_load_207 = load i7 %rowCenter_addr_70

]]></Node>
<StgValue><ssdm name="rowCenter_load_207"/></StgValue>
</operation>

<operation id="3958" st_id="209" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="8" op_0_bw="7">
<![CDATA[
:2994 %rowAbove_load_207 = load i7 %rowAbove_addr_70

]]></Node>
<StgValue><ssdm name="rowAbove_load_207"/></StgValue>
</operation>

<operation id="3959" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="9" op_0_bw="8">
<![CDATA[
:2995 %zext_ln27_484 = zext i8 %rowAbove_load_207

]]></Node>
<StgValue><ssdm name="zext_ln27_484"/></StgValue>
</operation>

<operation id="3960" st_id="209" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="8" op_0_bw="7">
<![CDATA[
:2996 %rowBelow_load_207 = load i7 %rowBelow_addr_70

]]></Node>
<StgValue><ssdm name="rowBelow_load_207"/></StgValue>
</operation>

<operation id="3961" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="9" op_0_bw="8">
<![CDATA[
:2997 %zext_ln27_485 = zext i8 %rowBelow_load_207

]]></Node>
<StgValue><ssdm name="zext_ln27_485"/></StgValue>
</operation>

<operation id="3962" st_id="209" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="8" op_0_bw="7">
<![CDATA[
:2998 %rowCenter_load_208 = load i7 %rowCenter_addr_69

]]></Node>
<StgValue><ssdm name="rowCenter_load_208"/></StgValue>
</operation>

<operation id="3963" st_id="209" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3003 %add_ln27_207 = add i9 %zext_ln27_485, i9 %zext_ln27_484

]]></Node>
<StgValue><ssdm name="add_ln27_207"/></StgValue>
</operation>

<operation id="3964" st_id="209" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="8" op_0_bw="7">
<![CDATA[
:3010 %rowAbove_load_208 = load i7 %rowAbove_addr_69

]]></Node>
<StgValue><ssdm name="rowAbove_load_208"/></StgValue>
</operation>

<operation id="3965" st_id="209" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="8" op_0_bw="7">
<![CDATA[
:3015 %rowBelow_load_208 = load i7 %rowBelow_addr_69

]]></Node>
<StgValue><ssdm name="rowBelow_load_208"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="3966" st_id="210" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="8" op_0_bw="7">
<![CDATA[
:2998 %rowCenter_load_208 = load i7 %rowCenter_addr_69

]]></Node>
<StgValue><ssdm name="rowCenter_load_208"/></StgValue>
</operation>

<operation id="3967" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3000 %rowCenter_addr_71 = getelementptr i8 %rowCenter, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="rowCenter_addr_71"/></StgValue>
</operation>

<operation id="3968" st_id="210" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="8" op_0_bw="7">
<![CDATA[
:3001 %rowCenter_load_209 = load i7 %rowCenter_addr_71

]]></Node>
<StgValue><ssdm name="rowCenter_load_209"/></StgValue>
</operation>

<operation id="3969" st_id="210" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="8" op_0_bw="7">
<![CDATA[
:3010 %rowAbove_load_208 = load i7 %rowAbove_addr_69

]]></Node>
<StgValue><ssdm name="rowAbove_load_208"/></StgValue>
</operation>

<operation id="3970" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3012 %rowAbove_addr_71 = getelementptr i8 %rowAbove, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="rowAbove_addr_71"/></StgValue>
</operation>

<operation id="3971" st_id="210" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="8" op_0_bw="7">
<![CDATA[
:3013 %rowAbove_load_209 = load i7 %rowAbove_addr_71

]]></Node>
<StgValue><ssdm name="rowAbove_load_209"/></StgValue>
</operation>

<operation id="3972" st_id="210" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="8" op_0_bw="7">
<![CDATA[
:3015 %rowBelow_load_208 = load i7 %rowBelow_addr_69

]]></Node>
<StgValue><ssdm name="rowBelow_load_208"/></StgValue>
</operation>

<operation id="3973" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3017 %rowBelow_addr_71 = getelementptr i8 %rowBelow, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="rowBelow_addr_71"/></StgValue>
</operation>

<operation id="3974" st_id="210" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="8" op_0_bw="7">
<![CDATA[
:3018 %rowBelow_load_209 = load i7 %rowBelow_addr_71

]]></Node>
<StgValue><ssdm name="rowBelow_load_209"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="3975" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:2992 %shl_ln25_68 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_207, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_68"/></StgValue>
</operation>

<operation id="3976" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="14" op_0_bw="12">
<![CDATA[
:2993 %zext_ln27_483 = zext i12 %shl_ln25_68

]]></Node>
<StgValue><ssdm name="zext_ln27_483"/></StgValue>
</operation>

<operation id="3977" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="9" op_0_bw="8">
<![CDATA[
:2999 %zext_ln27_486 = zext i8 %rowCenter_load_208

]]></Node>
<StgValue><ssdm name="zext_ln27_486"/></StgValue>
</operation>

<operation id="3978" st_id="211" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="8" op_0_bw="7">
<![CDATA[
:3001 %rowCenter_load_209 = load i7 %rowCenter_addr_71

]]></Node>
<StgValue><ssdm name="rowCenter_load_209"/></StgValue>
</operation>

<operation id="3979" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="9" op_0_bw="8">
<![CDATA[
:3002 %zext_ln27_487 = zext i8 %rowCenter_load_209

]]></Node>
<StgValue><ssdm name="zext_ln27_487"/></StgValue>
</operation>

<operation id="3980" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="10" op_0_bw="9">
<![CDATA[
:3004 %zext_ln27_488 = zext i9 %add_ln27_207

]]></Node>
<StgValue><ssdm name="zext_ln27_488"/></StgValue>
</operation>

<operation id="3981" st_id="211" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3005 %add_ln27_208 = add i9 %zext_ln27_486, i9 %zext_ln27_487

]]></Node>
<StgValue><ssdm name="add_ln27_208"/></StgValue>
</operation>

<operation id="3982" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="10" op_0_bw="9">
<![CDATA[
:3006 %zext_ln27_489 = zext i9 %add_ln27_208

]]></Node>
<StgValue><ssdm name="zext_ln27_489"/></StgValue>
</operation>

<operation id="3983" st_id="211" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3007 %sum_adjacent_69 = add i10 %zext_ln27_489, i10 %zext_ln27_488

]]></Node>
<StgValue><ssdm name="sum_adjacent_69"/></StgValue>
</operation>

<operation id="3984" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3008 %shl_ln28_68 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_69, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_68"/></StgValue>
</operation>

<operation id="3985" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="14" op_0_bw="13">
<![CDATA[
:3009 %zext_ln30_483 = zext i13 %shl_ln28_68

]]></Node>
<StgValue><ssdm name="zext_ln30_483"/></StgValue>
</operation>

<operation id="3986" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="9" op_0_bw="8">
<![CDATA[
:3011 %zext_ln30_484 = zext i8 %rowAbove_load_208

]]></Node>
<StgValue><ssdm name="zext_ln30_484"/></StgValue>
</operation>

<operation id="3987" st_id="211" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="8" op_0_bw="7">
<![CDATA[
:3013 %rowAbove_load_209 = load i7 %rowAbove_addr_71

]]></Node>
<StgValue><ssdm name="rowAbove_load_209"/></StgValue>
</operation>

<operation id="3988" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="9" op_0_bw="8">
<![CDATA[
:3014 %zext_ln30_485 = zext i8 %rowAbove_load_209

]]></Node>
<StgValue><ssdm name="zext_ln30_485"/></StgValue>
</operation>

<operation id="3989" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="9" op_0_bw="8">
<![CDATA[
:3016 %zext_ln30_486 = zext i8 %rowBelow_load_208

]]></Node>
<StgValue><ssdm name="zext_ln30_486"/></StgValue>
</operation>

<operation id="3990" st_id="211" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="8" op_0_bw="7">
<![CDATA[
:3018 %rowBelow_load_209 = load i7 %rowBelow_addr_71

]]></Node>
<StgValue><ssdm name="rowBelow_load_209"/></StgValue>
</operation>

<operation id="3991" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="9" op_0_bw="8">
<![CDATA[
:3019 %zext_ln30_487 = zext i8 %rowBelow_load_209

]]></Node>
<StgValue><ssdm name="zext_ln30_487"/></StgValue>
</operation>

<operation id="3992" st_id="211" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3020 %add_ln30_207 = add i9 %zext_ln30_485, i9 %zext_ln30_484

]]></Node>
<StgValue><ssdm name="add_ln30_207"/></StgValue>
</operation>

<operation id="3993" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="10" op_0_bw="9">
<![CDATA[
:3021 %zext_ln30_488 = zext i9 %add_ln30_207

]]></Node>
<StgValue><ssdm name="zext_ln30_488"/></StgValue>
</operation>

<operation id="3994" st_id="211" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3022 %add_ln30_208 = add i9 %zext_ln30_486, i9 %zext_ln30_487

]]></Node>
<StgValue><ssdm name="add_ln30_208"/></StgValue>
</operation>

<operation id="3995" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="10" op_0_bw="9">
<![CDATA[
:3023 %zext_ln30_489 = zext i9 %add_ln30_208

]]></Node>
<StgValue><ssdm name="zext_ln30_489"/></StgValue>
</operation>

<operation id="3996" st_id="211" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3024 %sum_diagonal_69 = add i10 %zext_ln30_489, i10 %zext_ln30_488

]]></Node>
<StgValue><ssdm name="sum_diagonal_69"/></StgValue>
</operation>

<operation id="3997" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3025 %shl_ln31_68 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_69, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_68"/></StgValue>
</operation>

<operation id="3998" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="13" op_0_bw="12">
<![CDATA[
:3026 %zext_ln34_138 = zext i12 %shl_ln31_68

]]></Node>
<StgValue><ssdm name="zext_ln34_138"/></StgValue>
</operation>

<operation id="3999" st_id="211" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3027 %add_ln34_256 = add i14 %zext_ln27_483, i14 %zext_ln30_483

]]></Node>
<StgValue><ssdm name="add_ln34_256"/></StgValue>
</operation>

<operation id="4000" st_id="211" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3028 %add_ln34_257 = add i13 %zext_ln34_138, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_257"/></StgValue>
</operation>

<operation id="4001" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="14" op_0_bw="13">
<![CDATA[
:3029 %zext_ln34_139 = zext i13 %add_ln34_257

]]></Node>
<StgValue><ssdm name="zext_ln34_139"/></StgValue>
</operation>

<operation id="4002" st_id="211" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3030 %add_ln34_69 = add i14 %zext_ln34_139, i14 %add_ln34_256

]]></Node>
<StgValue><ssdm name="add_ln34_69"/></StgValue>
</operation>

<operation id="4003" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3031 %trunc_ln35_68 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_69, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_68"/></StgValue>
</operation>

<operation id="4004" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3032 %outputRow_addr_69 = getelementptr i8 %outputRow, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="outputRow_addr_69"/></StgValue>
</operation>

<operation id="4005" st_id="211" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3033 %store_ln35 = store i8 %trunc_ln35_68, i7 %outputRow_addr_69

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4006" st_id="211" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="8" op_0_bw="7">
<![CDATA[
:3034 %rowCenter_load_210 = load i7 %rowCenter_addr_71

]]></Node>
<StgValue><ssdm name="rowCenter_load_210"/></StgValue>
</operation>

<operation id="4007" st_id="211" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="8" op_0_bw="7">
<![CDATA[
:3037 %rowAbove_load_210 = load i7 %rowAbove_addr_71

]]></Node>
<StgValue><ssdm name="rowAbove_load_210"/></StgValue>
</operation>

<operation id="4008" st_id="211" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="8" op_0_bw="7">
<![CDATA[
:3039 %rowBelow_load_210 = load i7 %rowBelow_addr_71

]]></Node>
<StgValue><ssdm name="rowBelow_load_210"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="4009" st_id="212" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="8" op_0_bw="7">
<![CDATA[
:3034 %rowCenter_load_210 = load i7 %rowCenter_addr_71

]]></Node>
<StgValue><ssdm name="rowCenter_load_210"/></StgValue>
</operation>

<operation id="4010" st_id="212" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="8" op_0_bw="7">
<![CDATA[
:3037 %rowAbove_load_210 = load i7 %rowAbove_addr_71

]]></Node>
<StgValue><ssdm name="rowAbove_load_210"/></StgValue>
</operation>

<operation id="4011" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="9" op_0_bw="8">
<![CDATA[
:3038 %zext_ln27_491 = zext i8 %rowAbove_load_210

]]></Node>
<StgValue><ssdm name="zext_ln27_491"/></StgValue>
</operation>

<operation id="4012" st_id="212" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="8" op_0_bw="7">
<![CDATA[
:3039 %rowBelow_load_210 = load i7 %rowBelow_addr_71

]]></Node>
<StgValue><ssdm name="rowBelow_load_210"/></StgValue>
</operation>

<operation id="4013" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="9" op_0_bw="8">
<![CDATA[
:3040 %zext_ln27_492 = zext i8 %rowBelow_load_210

]]></Node>
<StgValue><ssdm name="zext_ln27_492"/></StgValue>
</operation>

<operation id="4014" st_id="212" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="8" op_0_bw="7">
<![CDATA[
:3041 %rowCenter_load_211 = load i7 %rowCenter_addr_70

]]></Node>
<StgValue><ssdm name="rowCenter_load_211"/></StgValue>
</operation>

<operation id="4015" st_id="212" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3046 %add_ln27_210 = add i9 %zext_ln27_492, i9 %zext_ln27_491

]]></Node>
<StgValue><ssdm name="add_ln27_210"/></StgValue>
</operation>

<operation id="4016" st_id="212" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="8" op_0_bw="7">
<![CDATA[
:3053 %rowAbove_load_211 = load i7 %rowAbove_addr_70

]]></Node>
<StgValue><ssdm name="rowAbove_load_211"/></StgValue>
</operation>

<operation id="4017" st_id="212" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="8" op_0_bw="7">
<![CDATA[
:3058 %rowBelow_load_211 = load i7 %rowBelow_addr_70

]]></Node>
<StgValue><ssdm name="rowBelow_load_211"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="4018" st_id="213" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="8" op_0_bw="7">
<![CDATA[
:3041 %rowCenter_load_211 = load i7 %rowCenter_addr_70

]]></Node>
<StgValue><ssdm name="rowCenter_load_211"/></StgValue>
</operation>

<operation id="4019" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3043 %rowCenter_addr_72 = getelementptr i8 %rowCenter, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="rowCenter_addr_72"/></StgValue>
</operation>

<operation id="4020" st_id="213" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="8" op_0_bw="7">
<![CDATA[
:3044 %rowCenter_load_212 = load i7 %rowCenter_addr_72

]]></Node>
<StgValue><ssdm name="rowCenter_load_212"/></StgValue>
</operation>

<operation id="4021" st_id="213" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="8" op_0_bw="7">
<![CDATA[
:3053 %rowAbove_load_211 = load i7 %rowAbove_addr_70

]]></Node>
<StgValue><ssdm name="rowAbove_load_211"/></StgValue>
</operation>

<operation id="4022" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3055 %rowAbove_addr_72 = getelementptr i8 %rowAbove, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="rowAbove_addr_72"/></StgValue>
</operation>

<operation id="4023" st_id="213" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="8" op_0_bw="7">
<![CDATA[
:3056 %rowAbove_load_212 = load i7 %rowAbove_addr_72

]]></Node>
<StgValue><ssdm name="rowAbove_load_212"/></StgValue>
</operation>

<operation id="4024" st_id="213" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="8" op_0_bw="7">
<![CDATA[
:3058 %rowBelow_load_211 = load i7 %rowBelow_addr_70

]]></Node>
<StgValue><ssdm name="rowBelow_load_211"/></StgValue>
</operation>

<operation id="4025" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3060 %rowBelow_addr_72 = getelementptr i8 %rowBelow, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="rowBelow_addr_72"/></StgValue>
</operation>

<operation id="4026" st_id="213" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="8" op_0_bw="7">
<![CDATA[
:3061 %rowBelow_load_212 = load i7 %rowBelow_addr_72

]]></Node>
<StgValue><ssdm name="rowBelow_load_212"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="4027" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3035 %shl_ln25_69 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_210, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_69"/></StgValue>
</operation>

<operation id="4028" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="14" op_0_bw="12">
<![CDATA[
:3036 %zext_ln27_490 = zext i12 %shl_ln25_69

]]></Node>
<StgValue><ssdm name="zext_ln27_490"/></StgValue>
</operation>

<operation id="4029" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="9" op_0_bw="8">
<![CDATA[
:3042 %zext_ln27_493 = zext i8 %rowCenter_load_211

]]></Node>
<StgValue><ssdm name="zext_ln27_493"/></StgValue>
</operation>

<operation id="4030" st_id="214" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="8" op_0_bw="7">
<![CDATA[
:3044 %rowCenter_load_212 = load i7 %rowCenter_addr_72

]]></Node>
<StgValue><ssdm name="rowCenter_load_212"/></StgValue>
</operation>

<operation id="4031" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="9" op_0_bw="8">
<![CDATA[
:3045 %zext_ln27_494 = zext i8 %rowCenter_load_212

]]></Node>
<StgValue><ssdm name="zext_ln27_494"/></StgValue>
</operation>

<operation id="4032" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="10" op_0_bw="9">
<![CDATA[
:3047 %zext_ln27_495 = zext i9 %add_ln27_210

]]></Node>
<StgValue><ssdm name="zext_ln27_495"/></StgValue>
</operation>

<operation id="4033" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3048 %add_ln27_211 = add i9 %zext_ln27_493, i9 %zext_ln27_494

]]></Node>
<StgValue><ssdm name="add_ln27_211"/></StgValue>
</operation>

<operation id="4034" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="10" op_0_bw="9">
<![CDATA[
:3049 %zext_ln27_496 = zext i9 %add_ln27_211

]]></Node>
<StgValue><ssdm name="zext_ln27_496"/></StgValue>
</operation>

<operation id="4035" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3050 %sum_adjacent_70 = add i10 %zext_ln27_496, i10 %zext_ln27_495

]]></Node>
<StgValue><ssdm name="sum_adjacent_70"/></StgValue>
</operation>

<operation id="4036" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3051 %shl_ln28_69 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_70, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_69"/></StgValue>
</operation>

<operation id="4037" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="14" op_0_bw="13">
<![CDATA[
:3052 %zext_ln30_490 = zext i13 %shl_ln28_69

]]></Node>
<StgValue><ssdm name="zext_ln30_490"/></StgValue>
</operation>

<operation id="4038" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="9" op_0_bw="8">
<![CDATA[
:3054 %zext_ln30_491 = zext i8 %rowAbove_load_211

]]></Node>
<StgValue><ssdm name="zext_ln30_491"/></StgValue>
</operation>

<operation id="4039" st_id="214" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="8" op_0_bw="7">
<![CDATA[
:3056 %rowAbove_load_212 = load i7 %rowAbove_addr_72

]]></Node>
<StgValue><ssdm name="rowAbove_load_212"/></StgValue>
</operation>

<operation id="4040" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="9" op_0_bw="8">
<![CDATA[
:3057 %zext_ln30_492 = zext i8 %rowAbove_load_212

]]></Node>
<StgValue><ssdm name="zext_ln30_492"/></StgValue>
</operation>

<operation id="4041" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="9" op_0_bw="8">
<![CDATA[
:3059 %zext_ln30_493 = zext i8 %rowBelow_load_211

]]></Node>
<StgValue><ssdm name="zext_ln30_493"/></StgValue>
</operation>

<operation id="4042" st_id="214" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="8" op_0_bw="7">
<![CDATA[
:3061 %rowBelow_load_212 = load i7 %rowBelow_addr_72

]]></Node>
<StgValue><ssdm name="rowBelow_load_212"/></StgValue>
</operation>

<operation id="4043" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="9" op_0_bw="8">
<![CDATA[
:3062 %zext_ln30_494 = zext i8 %rowBelow_load_212

]]></Node>
<StgValue><ssdm name="zext_ln30_494"/></StgValue>
</operation>

<operation id="4044" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3063 %add_ln30_210 = add i9 %zext_ln30_492, i9 %zext_ln30_491

]]></Node>
<StgValue><ssdm name="add_ln30_210"/></StgValue>
</operation>

<operation id="4045" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="10" op_0_bw="9">
<![CDATA[
:3064 %zext_ln30_495 = zext i9 %add_ln30_210

]]></Node>
<StgValue><ssdm name="zext_ln30_495"/></StgValue>
</operation>

<operation id="4046" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3065 %add_ln30_211 = add i9 %zext_ln30_493, i9 %zext_ln30_494

]]></Node>
<StgValue><ssdm name="add_ln30_211"/></StgValue>
</operation>

<operation id="4047" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="10" op_0_bw="9">
<![CDATA[
:3066 %zext_ln30_496 = zext i9 %add_ln30_211

]]></Node>
<StgValue><ssdm name="zext_ln30_496"/></StgValue>
</operation>

<operation id="4048" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3067 %sum_diagonal_70 = add i10 %zext_ln30_496, i10 %zext_ln30_495

]]></Node>
<StgValue><ssdm name="sum_diagonal_70"/></StgValue>
</operation>

<operation id="4049" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3068 %shl_ln31_69 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_70, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_69"/></StgValue>
</operation>

<operation id="4050" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="13" op_0_bw="12">
<![CDATA[
:3069 %zext_ln34_140 = zext i12 %shl_ln31_69

]]></Node>
<StgValue><ssdm name="zext_ln34_140"/></StgValue>
</operation>

<operation id="4051" st_id="214" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3070 %add_ln34_258 = add i14 %zext_ln27_490, i14 %zext_ln30_490

]]></Node>
<StgValue><ssdm name="add_ln34_258"/></StgValue>
</operation>

<operation id="4052" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3071 %add_ln34_259 = add i13 %zext_ln34_140, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_259"/></StgValue>
</operation>

<operation id="4053" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="14" op_0_bw="13">
<![CDATA[
:3072 %zext_ln34_141 = zext i13 %add_ln34_259

]]></Node>
<StgValue><ssdm name="zext_ln34_141"/></StgValue>
</operation>

<operation id="4054" st_id="214" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3073 %add_ln34_70 = add i14 %zext_ln34_141, i14 %add_ln34_258

]]></Node>
<StgValue><ssdm name="add_ln34_70"/></StgValue>
</operation>

<operation id="4055" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3074 %trunc_ln35_69 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_70, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_69"/></StgValue>
</operation>

<operation id="4056" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3075 %outputRow_addr_70 = getelementptr i8 %outputRow, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="outputRow_addr_70"/></StgValue>
</operation>

<operation id="4057" st_id="214" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3076 %store_ln35 = store i8 %trunc_ln35_69, i7 %outputRow_addr_70

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4058" st_id="214" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="8" op_0_bw="7">
<![CDATA[
:3077 %rowCenter_load_213 = load i7 %rowCenter_addr_72

]]></Node>
<StgValue><ssdm name="rowCenter_load_213"/></StgValue>
</operation>

<operation id="4059" st_id="214" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="8" op_0_bw="7">
<![CDATA[
:3080 %rowAbove_load_213 = load i7 %rowAbove_addr_72

]]></Node>
<StgValue><ssdm name="rowAbove_load_213"/></StgValue>
</operation>

<operation id="4060" st_id="214" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="8" op_0_bw="7">
<![CDATA[
:3082 %rowBelow_load_213 = load i7 %rowBelow_addr_72

]]></Node>
<StgValue><ssdm name="rowBelow_load_213"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="4061" st_id="215" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="8" op_0_bw="7">
<![CDATA[
:3077 %rowCenter_load_213 = load i7 %rowCenter_addr_72

]]></Node>
<StgValue><ssdm name="rowCenter_load_213"/></StgValue>
</operation>

<operation id="4062" st_id="215" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="8" op_0_bw="7">
<![CDATA[
:3080 %rowAbove_load_213 = load i7 %rowAbove_addr_72

]]></Node>
<StgValue><ssdm name="rowAbove_load_213"/></StgValue>
</operation>

<operation id="4063" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="9" op_0_bw="8">
<![CDATA[
:3081 %zext_ln27_498 = zext i8 %rowAbove_load_213

]]></Node>
<StgValue><ssdm name="zext_ln27_498"/></StgValue>
</operation>

<operation id="4064" st_id="215" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="8" op_0_bw="7">
<![CDATA[
:3082 %rowBelow_load_213 = load i7 %rowBelow_addr_72

]]></Node>
<StgValue><ssdm name="rowBelow_load_213"/></StgValue>
</operation>

<operation id="4065" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="9" op_0_bw="8">
<![CDATA[
:3083 %zext_ln27_499 = zext i8 %rowBelow_load_213

]]></Node>
<StgValue><ssdm name="zext_ln27_499"/></StgValue>
</operation>

<operation id="4066" st_id="215" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="8" op_0_bw="7">
<![CDATA[
:3084 %rowCenter_load_214 = load i7 %rowCenter_addr_71

]]></Node>
<StgValue><ssdm name="rowCenter_load_214"/></StgValue>
</operation>

<operation id="4067" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3089 %add_ln27_213 = add i9 %zext_ln27_499, i9 %zext_ln27_498

]]></Node>
<StgValue><ssdm name="add_ln27_213"/></StgValue>
</operation>

<operation id="4068" st_id="215" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="8" op_0_bw="7">
<![CDATA[
:3096 %rowAbove_load_214 = load i7 %rowAbove_addr_71

]]></Node>
<StgValue><ssdm name="rowAbove_load_214"/></StgValue>
</operation>

<operation id="4069" st_id="215" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="8" op_0_bw="7">
<![CDATA[
:3101 %rowBelow_load_214 = load i7 %rowBelow_addr_71

]]></Node>
<StgValue><ssdm name="rowBelow_load_214"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="4070" st_id="216" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="8" op_0_bw="7">
<![CDATA[
:3084 %rowCenter_load_214 = load i7 %rowCenter_addr_71

]]></Node>
<StgValue><ssdm name="rowCenter_load_214"/></StgValue>
</operation>

<operation id="4071" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3086 %rowCenter_addr_73 = getelementptr i8 %rowCenter, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="rowCenter_addr_73"/></StgValue>
</operation>

<operation id="4072" st_id="216" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="8" op_0_bw="7">
<![CDATA[
:3087 %rowCenter_load_215 = load i7 %rowCenter_addr_73

]]></Node>
<StgValue><ssdm name="rowCenter_load_215"/></StgValue>
</operation>

<operation id="4073" st_id="216" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="8" op_0_bw="7">
<![CDATA[
:3096 %rowAbove_load_214 = load i7 %rowAbove_addr_71

]]></Node>
<StgValue><ssdm name="rowAbove_load_214"/></StgValue>
</operation>

<operation id="4074" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3098 %rowAbove_addr_73 = getelementptr i8 %rowAbove, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="rowAbove_addr_73"/></StgValue>
</operation>

<operation id="4075" st_id="216" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="8" op_0_bw="7">
<![CDATA[
:3099 %rowAbove_load_215 = load i7 %rowAbove_addr_73

]]></Node>
<StgValue><ssdm name="rowAbove_load_215"/></StgValue>
</operation>

<operation id="4076" st_id="216" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="8" op_0_bw="7">
<![CDATA[
:3101 %rowBelow_load_214 = load i7 %rowBelow_addr_71

]]></Node>
<StgValue><ssdm name="rowBelow_load_214"/></StgValue>
</operation>

<operation id="4077" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3103 %rowBelow_addr_73 = getelementptr i8 %rowBelow, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="rowBelow_addr_73"/></StgValue>
</operation>

<operation id="4078" st_id="216" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="8" op_0_bw="7">
<![CDATA[
:3104 %rowBelow_load_215 = load i7 %rowBelow_addr_73

]]></Node>
<StgValue><ssdm name="rowBelow_load_215"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="4079" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3078 %shl_ln25_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_213, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_70"/></StgValue>
</operation>

<operation id="4080" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="14" op_0_bw="12">
<![CDATA[
:3079 %zext_ln27_497 = zext i12 %shl_ln25_70

]]></Node>
<StgValue><ssdm name="zext_ln27_497"/></StgValue>
</operation>

<operation id="4081" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="9" op_0_bw="8">
<![CDATA[
:3085 %zext_ln27_500 = zext i8 %rowCenter_load_214

]]></Node>
<StgValue><ssdm name="zext_ln27_500"/></StgValue>
</operation>

<operation id="4082" st_id="217" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="8" op_0_bw="7">
<![CDATA[
:3087 %rowCenter_load_215 = load i7 %rowCenter_addr_73

]]></Node>
<StgValue><ssdm name="rowCenter_load_215"/></StgValue>
</operation>

<operation id="4083" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="9" op_0_bw="8">
<![CDATA[
:3088 %zext_ln27_501 = zext i8 %rowCenter_load_215

]]></Node>
<StgValue><ssdm name="zext_ln27_501"/></StgValue>
</operation>

<operation id="4084" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="10" op_0_bw="9">
<![CDATA[
:3090 %zext_ln27_502 = zext i9 %add_ln27_213

]]></Node>
<StgValue><ssdm name="zext_ln27_502"/></StgValue>
</operation>

<operation id="4085" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3091 %add_ln27_214 = add i9 %zext_ln27_500, i9 %zext_ln27_501

]]></Node>
<StgValue><ssdm name="add_ln27_214"/></StgValue>
</operation>

<operation id="4086" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="10" op_0_bw="9">
<![CDATA[
:3092 %zext_ln27_503 = zext i9 %add_ln27_214

]]></Node>
<StgValue><ssdm name="zext_ln27_503"/></StgValue>
</operation>

<operation id="4087" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3093 %sum_adjacent_71 = add i10 %zext_ln27_503, i10 %zext_ln27_502

]]></Node>
<StgValue><ssdm name="sum_adjacent_71"/></StgValue>
</operation>

<operation id="4088" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3094 %shl_ln28_70 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_71, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_70"/></StgValue>
</operation>

<operation id="4089" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="14" op_0_bw="13">
<![CDATA[
:3095 %zext_ln30_497 = zext i13 %shl_ln28_70

]]></Node>
<StgValue><ssdm name="zext_ln30_497"/></StgValue>
</operation>

<operation id="4090" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="9" op_0_bw="8">
<![CDATA[
:3097 %zext_ln30_498 = zext i8 %rowAbove_load_214

]]></Node>
<StgValue><ssdm name="zext_ln30_498"/></StgValue>
</operation>

<operation id="4091" st_id="217" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="8" op_0_bw="7">
<![CDATA[
:3099 %rowAbove_load_215 = load i7 %rowAbove_addr_73

]]></Node>
<StgValue><ssdm name="rowAbove_load_215"/></StgValue>
</operation>

<operation id="4092" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="9" op_0_bw="8">
<![CDATA[
:3100 %zext_ln30_499 = zext i8 %rowAbove_load_215

]]></Node>
<StgValue><ssdm name="zext_ln30_499"/></StgValue>
</operation>

<operation id="4093" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="9" op_0_bw="8">
<![CDATA[
:3102 %zext_ln30_500 = zext i8 %rowBelow_load_214

]]></Node>
<StgValue><ssdm name="zext_ln30_500"/></StgValue>
</operation>

<operation id="4094" st_id="217" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="8" op_0_bw="7">
<![CDATA[
:3104 %rowBelow_load_215 = load i7 %rowBelow_addr_73

]]></Node>
<StgValue><ssdm name="rowBelow_load_215"/></StgValue>
</operation>

<operation id="4095" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="9" op_0_bw="8">
<![CDATA[
:3105 %zext_ln30_501 = zext i8 %rowBelow_load_215

]]></Node>
<StgValue><ssdm name="zext_ln30_501"/></StgValue>
</operation>

<operation id="4096" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3106 %add_ln30_213 = add i9 %zext_ln30_499, i9 %zext_ln30_498

]]></Node>
<StgValue><ssdm name="add_ln30_213"/></StgValue>
</operation>

<operation id="4097" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="10" op_0_bw="9">
<![CDATA[
:3107 %zext_ln30_502 = zext i9 %add_ln30_213

]]></Node>
<StgValue><ssdm name="zext_ln30_502"/></StgValue>
</operation>

<operation id="4098" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3108 %add_ln30_214 = add i9 %zext_ln30_500, i9 %zext_ln30_501

]]></Node>
<StgValue><ssdm name="add_ln30_214"/></StgValue>
</operation>

<operation id="4099" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="10" op_0_bw="9">
<![CDATA[
:3109 %zext_ln30_503 = zext i9 %add_ln30_214

]]></Node>
<StgValue><ssdm name="zext_ln30_503"/></StgValue>
</operation>

<operation id="4100" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3110 %sum_diagonal_71 = add i10 %zext_ln30_503, i10 %zext_ln30_502

]]></Node>
<StgValue><ssdm name="sum_diagonal_71"/></StgValue>
</operation>

<operation id="4101" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3111 %shl_ln31_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_71, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_70"/></StgValue>
</operation>

<operation id="4102" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="13" op_0_bw="12">
<![CDATA[
:3112 %zext_ln34_142 = zext i12 %shl_ln31_70

]]></Node>
<StgValue><ssdm name="zext_ln34_142"/></StgValue>
</operation>

<operation id="4103" st_id="217" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3113 %add_ln34_260 = add i14 %zext_ln27_497, i14 %zext_ln30_497

]]></Node>
<StgValue><ssdm name="add_ln34_260"/></StgValue>
</operation>

<operation id="4104" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3114 %add_ln34_261 = add i13 %zext_ln34_142, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_261"/></StgValue>
</operation>

<operation id="4105" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="14" op_0_bw="13">
<![CDATA[
:3115 %zext_ln34_143 = zext i13 %add_ln34_261

]]></Node>
<StgValue><ssdm name="zext_ln34_143"/></StgValue>
</operation>

<operation id="4106" st_id="217" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3116 %add_ln34_71 = add i14 %zext_ln34_143, i14 %add_ln34_260

]]></Node>
<StgValue><ssdm name="add_ln34_71"/></StgValue>
</operation>

<operation id="4107" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3117 %trunc_ln35_70 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_71, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_70"/></StgValue>
</operation>

<operation id="4108" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3118 %outputRow_addr_71 = getelementptr i8 %outputRow, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="outputRow_addr_71"/></StgValue>
</operation>

<operation id="4109" st_id="217" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3119 %store_ln35 = store i8 %trunc_ln35_70, i7 %outputRow_addr_71

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4110" st_id="217" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="8" op_0_bw="7">
<![CDATA[
:3120 %rowCenter_load_216 = load i7 %rowCenter_addr_73

]]></Node>
<StgValue><ssdm name="rowCenter_load_216"/></StgValue>
</operation>

<operation id="4111" st_id="217" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="8" op_0_bw="7">
<![CDATA[
:3123 %rowAbove_load_216 = load i7 %rowAbove_addr_73

]]></Node>
<StgValue><ssdm name="rowAbove_load_216"/></StgValue>
</operation>

<operation id="4112" st_id="217" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="8" op_0_bw="7">
<![CDATA[
:3125 %rowBelow_load_216 = load i7 %rowBelow_addr_73

]]></Node>
<StgValue><ssdm name="rowBelow_load_216"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="4113" st_id="218" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="8" op_0_bw="7">
<![CDATA[
:3120 %rowCenter_load_216 = load i7 %rowCenter_addr_73

]]></Node>
<StgValue><ssdm name="rowCenter_load_216"/></StgValue>
</operation>

<operation id="4114" st_id="218" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="8" op_0_bw="7">
<![CDATA[
:3123 %rowAbove_load_216 = load i7 %rowAbove_addr_73

]]></Node>
<StgValue><ssdm name="rowAbove_load_216"/></StgValue>
</operation>

<operation id="4115" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="9" op_0_bw="8">
<![CDATA[
:3124 %zext_ln27_505 = zext i8 %rowAbove_load_216

]]></Node>
<StgValue><ssdm name="zext_ln27_505"/></StgValue>
</operation>

<operation id="4116" st_id="218" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="8" op_0_bw="7">
<![CDATA[
:3125 %rowBelow_load_216 = load i7 %rowBelow_addr_73

]]></Node>
<StgValue><ssdm name="rowBelow_load_216"/></StgValue>
</operation>

<operation id="4117" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="9" op_0_bw="8">
<![CDATA[
:3126 %zext_ln27_506 = zext i8 %rowBelow_load_216

]]></Node>
<StgValue><ssdm name="zext_ln27_506"/></StgValue>
</operation>

<operation id="4118" st_id="218" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="8" op_0_bw="7">
<![CDATA[
:3127 %rowCenter_load_217 = load i7 %rowCenter_addr_72

]]></Node>
<StgValue><ssdm name="rowCenter_load_217"/></StgValue>
</operation>

<operation id="4119" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3132 %add_ln27_216 = add i9 %zext_ln27_506, i9 %zext_ln27_505

]]></Node>
<StgValue><ssdm name="add_ln27_216"/></StgValue>
</operation>

<operation id="4120" st_id="218" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="8" op_0_bw="7">
<![CDATA[
:3139 %rowAbove_load_217 = load i7 %rowAbove_addr_72

]]></Node>
<StgValue><ssdm name="rowAbove_load_217"/></StgValue>
</operation>

<operation id="4121" st_id="218" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="8" op_0_bw="7">
<![CDATA[
:3144 %rowBelow_load_217 = load i7 %rowBelow_addr_72

]]></Node>
<StgValue><ssdm name="rowBelow_load_217"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="4122" st_id="219" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="8" op_0_bw="7">
<![CDATA[
:3127 %rowCenter_load_217 = load i7 %rowCenter_addr_72

]]></Node>
<StgValue><ssdm name="rowCenter_load_217"/></StgValue>
</operation>

<operation id="4123" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3129 %rowCenter_addr_74 = getelementptr i8 %rowCenter, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="rowCenter_addr_74"/></StgValue>
</operation>

<operation id="4124" st_id="219" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="8" op_0_bw="7">
<![CDATA[
:3130 %rowCenter_load_218 = load i7 %rowCenter_addr_74

]]></Node>
<StgValue><ssdm name="rowCenter_load_218"/></StgValue>
</operation>

<operation id="4125" st_id="219" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="8" op_0_bw="7">
<![CDATA[
:3139 %rowAbove_load_217 = load i7 %rowAbove_addr_72

]]></Node>
<StgValue><ssdm name="rowAbove_load_217"/></StgValue>
</operation>

<operation id="4126" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3141 %rowAbove_addr_74 = getelementptr i8 %rowAbove, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="rowAbove_addr_74"/></StgValue>
</operation>

<operation id="4127" st_id="219" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="8" op_0_bw="7">
<![CDATA[
:3142 %rowAbove_load_218 = load i7 %rowAbove_addr_74

]]></Node>
<StgValue><ssdm name="rowAbove_load_218"/></StgValue>
</operation>

<operation id="4128" st_id="219" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="8" op_0_bw="7">
<![CDATA[
:3144 %rowBelow_load_217 = load i7 %rowBelow_addr_72

]]></Node>
<StgValue><ssdm name="rowBelow_load_217"/></StgValue>
</operation>

<operation id="4129" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3146 %rowBelow_addr_74 = getelementptr i8 %rowBelow, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="rowBelow_addr_74"/></StgValue>
</operation>

<operation id="4130" st_id="219" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="8" op_0_bw="7">
<![CDATA[
:3147 %rowBelow_load_218 = load i7 %rowBelow_addr_74

]]></Node>
<StgValue><ssdm name="rowBelow_load_218"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="4131" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3121 %shl_ln25_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_216, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_71"/></StgValue>
</operation>

<operation id="4132" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="14" op_0_bw="12">
<![CDATA[
:3122 %zext_ln27_504 = zext i12 %shl_ln25_71

]]></Node>
<StgValue><ssdm name="zext_ln27_504"/></StgValue>
</operation>

<operation id="4133" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="9" op_0_bw="8">
<![CDATA[
:3128 %zext_ln27_507 = zext i8 %rowCenter_load_217

]]></Node>
<StgValue><ssdm name="zext_ln27_507"/></StgValue>
</operation>

<operation id="4134" st_id="220" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="8" op_0_bw="7">
<![CDATA[
:3130 %rowCenter_load_218 = load i7 %rowCenter_addr_74

]]></Node>
<StgValue><ssdm name="rowCenter_load_218"/></StgValue>
</operation>

<operation id="4135" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="9" op_0_bw="8">
<![CDATA[
:3131 %zext_ln27_508 = zext i8 %rowCenter_load_218

]]></Node>
<StgValue><ssdm name="zext_ln27_508"/></StgValue>
</operation>

<operation id="4136" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="10" op_0_bw="9">
<![CDATA[
:3133 %zext_ln27_509 = zext i9 %add_ln27_216

]]></Node>
<StgValue><ssdm name="zext_ln27_509"/></StgValue>
</operation>

<operation id="4137" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3134 %add_ln27_217 = add i9 %zext_ln27_507, i9 %zext_ln27_508

]]></Node>
<StgValue><ssdm name="add_ln27_217"/></StgValue>
</operation>

<operation id="4138" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="10" op_0_bw="9">
<![CDATA[
:3135 %zext_ln27_510 = zext i9 %add_ln27_217

]]></Node>
<StgValue><ssdm name="zext_ln27_510"/></StgValue>
</operation>

<operation id="4139" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3136 %sum_adjacent_72 = add i10 %zext_ln27_510, i10 %zext_ln27_509

]]></Node>
<StgValue><ssdm name="sum_adjacent_72"/></StgValue>
</operation>

<operation id="4140" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3137 %shl_ln28_71 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_72, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_71"/></StgValue>
</operation>

<operation id="4141" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="14" op_0_bw="13">
<![CDATA[
:3138 %zext_ln30_504 = zext i13 %shl_ln28_71

]]></Node>
<StgValue><ssdm name="zext_ln30_504"/></StgValue>
</operation>

<operation id="4142" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="9" op_0_bw="8">
<![CDATA[
:3140 %zext_ln30_505 = zext i8 %rowAbove_load_217

]]></Node>
<StgValue><ssdm name="zext_ln30_505"/></StgValue>
</operation>

<operation id="4143" st_id="220" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="8" op_0_bw="7">
<![CDATA[
:3142 %rowAbove_load_218 = load i7 %rowAbove_addr_74

]]></Node>
<StgValue><ssdm name="rowAbove_load_218"/></StgValue>
</operation>

<operation id="4144" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="9" op_0_bw="8">
<![CDATA[
:3143 %zext_ln30_506 = zext i8 %rowAbove_load_218

]]></Node>
<StgValue><ssdm name="zext_ln30_506"/></StgValue>
</operation>

<operation id="4145" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="9" op_0_bw="8">
<![CDATA[
:3145 %zext_ln30_507 = zext i8 %rowBelow_load_217

]]></Node>
<StgValue><ssdm name="zext_ln30_507"/></StgValue>
</operation>

<operation id="4146" st_id="220" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="8" op_0_bw="7">
<![CDATA[
:3147 %rowBelow_load_218 = load i7 %rowBelow_addr_74

]]></Node>
<StgValue><ssdm name="rowBelow_load_218"/></StgValue>
</operation>

<operation id="4147" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="9" op_0_bw="8">
<![CDATA[
:3148 %zext_ln30_508 = zext i8 %rowBelow_load_218

]]></Node>
<StgValue><ssdm name="zext_ln30_508"/></StgValue>
</operation>

<operation id="4148" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3149 %add_ln30_216 = add i9 %zext_ln30_506, i9 %zext_ln30_505

]]></Node>
<StgValue><ssdm name="add_ln30_216"/></StgValue>
</operation>

<operation id="4149" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="10" op_0_bw="9">
<![CDATA[
:3150 %zext_ln30_509 = zext i9 %add_ln30_216

]]></Node>
<StgValue><ssdm name="zext_ln30_509"/></StgValue>
</operation>

<operation id="4150" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3151 %add_ln30_217 = add i9 %zext_ln30_507, i9 %zext_ln30_508

]]></Node>
<StgValue><ssdm name="add_ln30_217"/></StgValue>
</operation>

<operation id="4151" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="10" op_0_bw="9">
<![CDATA[
:3152 %zext_ln30_510 = zext i9 %add_ln30_217

]]></Node>
<StgValue><ssdm name="zext_ln30_510"/></StgValue>
</operation>

<operation id="4152" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3153 %sum_diagonal_72 = add i10 %zext_ln30_510, i10 %zext_ln30_509

]]></Node>
<StgValue><ssdm name="sum_diagonal_72"/></StgValue>
</operation>

<operation id="4153" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3154 %shl_ln31_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_72, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_71"/></StgValue>
</operation>

<operation id="4154" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="13" op_0_bw="12">
<![CDATA[
:3155 %zext_ln34_144 = zext i12 %shl_ln31_71

]]></Node>
<StgValue><ssdm name="zext_ln34_144"/></StgValue>
</operation>

<operation id="4155" st_id="220" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3156 %add_ln34_262 = add i14 %zext_ln27_504, i14 %zext_ln30_504

]]></Node>
<StgValue><ssdm name="add_ln34_262"/></StgValue>
</operation>

<operation id="4156" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3157 %add_ln34_263 = add i13 %zext_ln34_144, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_263"/></StgValue>
</operation>

<operation id="4157" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="14" op_0_bw="13">
<![CDATA[
:3158 %zext_ln34_145 = zext i13 %add_ln34_263

]]></Node>
<StgValue><ssdm name="zext_ln34_145"/></StgValue>
</operation>

<operation id="4158" st_id="220" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3159 %add_ln34_72 = add i14 %zext_ln34_145, i14 %add_ln34_262

]]></Node>
<StgValue><ssdm name="add_ln34_72"/></StgValue>
</operation>

<operation id="4159" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3160 %trunc_ln35_71 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_72, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_71"/></StgValue>
</operation>

<operation id="4160" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3161 %outputRow_addr_72 = getelementptr i8 %outputRow, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="outputRow_addr_72"/></StgValue>
</operation>

<operation id="4161" st_id="220" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3162 %store_ln35 = store i8 %trunc_ln35_71, i7 %outputRow_addr_72

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4162" st_id="220" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="8" op_0_bw="7">
<![CDATA[
:3163 %rowCenter_load_219 = load i7 %rowCenter_addr_74

]]></Node>
<StgValue><ssdm name="rowCenter_load_219"/></StgValue>
</operation>

<operation id="4163" st_id="220" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="8" op_0_bw="7">
<![CDATA[
:3166 %rowAbove_load_219 = load i7 %rowAbove_addr_74

]]></Node>
<StgValue><ssdm name="rowAbove_load_219"/></StgValue>
</operation>

<operation id="4164" st_id="220" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="8" op_0_bw="7">
<![CDATA[
:3168 %rowBelow_load_219 = load i7 %rowBelow_addr_74

]]></Node>
<StgValue><ssdm name="rowBelow_load_219"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="4165" st_id="221" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="8" op_0_bw="7">
<![CDATA[
:3163 %rowCenter_load_219 = load i7 %rowCenter_addr_74

]]></Node>
<StgValue><ssdm name="rowCenter_load_219"/></StgValue>
</operation>

<operation id="4166" st_id="221" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="8" op_0_bw="7">
<![CDATA[
:3166 %rowAbove_load_219 = load i7 %rowAbove_addr_74

]]></Node>
<StgValue><ssdm name="rowAbove_load_219"/></StgValue>
</operation>

<operation id="4167" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="9" op_0_bw="8">
<![CDATA[
:3167 %zext_ln27_512 = zext i8 %rowAbove_load_219

]]></Node>
<StgValue><ssdm name="zext_ln27_512"/></StgValue>
</operation>

<operation id="4168" st_id="221" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="8" op_0_bw="7">
<![CDATA[
:3168 %rowBelow_load_219 = load i7 %rowBelow_addr_74

]]></Node>
<StgValue><ssdm name="rowBelow_load_219"/></StgValue>
</operation>

<operation id="4169" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="9" op_0_bw="8">
<![CDATA[
:3169 %zext_ln27_513 = zext i8 %rowBelow_load_219

]]></Node>
<StgValue><ssdm name="zext_ln27_513"/></StgValue>
</operation>

<operation id="4170" st_id="221" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="8" op_0_bw="7">
<![CDATA[
:3170 %rowCenter_load_220 = load i7 %rowCenter_addr_73

]]></Node>
<StgValue><ssdm name="rowCenter_load_220"/></StgValue>
</operation>

<operation id="4171" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3175 %add_ln27_219 = add i9 %zext_ln27_513, i9 %zext_ln27_512

]]></Node>
<StgValue><ssdm name="add_ln27_219"/></StgValue>
</operation>

<operation id="4172" st_id="221" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="8" op_0_bw="7">
<![CDATA[
:3182 %rowAbove_load_220 = load i7 %rowAbove_addr_73

]]></Node>
<StgValue><ssdm name="rowAbove_load_220"/></StgValue>
</operation>

<operation id="4173" st_id="221" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="8" op_0_bw="7">
<![CDATA[
:3187 %rowBelow_load_220 = load i7 %rowBelow_addr_73

]]></Node>
<StgValue><ssdm name="rowBelow_load_220"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="4174" st_id="222" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="8" op_0_bw="7">
<![CDATA[
:3170 %rowCenter_load_220 = load i7 %rowCenter_addr_73

]]></Node>
<StgValue><ssdm name="rowCenter_load_220"/></StgValue>
</operation>

<operation id="4175" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3172 %rowCenter_addr_75 = getelementptr i8 %rowCenter, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="rowCenter_addr_75"/></StgValue>
</operation>

<operation id="4176" st_id="222" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="8" op_0_bw="7">
<![CDATA[
:3173 %rowCenter_load_221 = load i7 %rowCenter_addr_75

]]></Node>
<StgValue><ssdm name="rowCenter_load_221"/></StgValue>
</operation>

<operation id="4177" st_id="222" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="8" op_0_bw="7">
<![CDATA[
:3182 %rowAbove_load_220 = load i7 %rowAbove_addr_73

]]></Node>
<StgValue><ssdm name="rowAbove_load_220"/></StgValue>
</operation>

<operation id="4178" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3184 %rowAbove_addr_75 = getelementptr i8 %rowAbove, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="rowAbove_addr_75"/></StgValue>
</operation>

<operation id="4179" st_id="222" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="8" op_0_bw="7">
<![CDATA[
:3185 %rowAbove_load_221 = load i7 %rowAbove_addr_75

]]></Node>
<StgValue><ssdm name="rowAbove_load_221"/></StgValue>
</operation>

<operation id="4180" st_id="222" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="8" op_0_bw="7">
<![CDATA[
:3187 %rowBelow_load_220 = load i7 %rowBelow_addr_73

]]></Node>
<StgValue><ssdm name="rowBelow_load_220"/></StgValue>
</operation>

<operation id="4181" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3189 %rowBelow_addr_75 = getelementptr i8 %rowBelow, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="rowBelow_addr_75"/></StgValue>
</operation>

<operation id="4182" st_id="222" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="8" op_0_bw="7">
<![CDATA[
:3190 %rowBelow_load_221 = load i7 %rowBelow_addr_75

]]></Node>
<StgValue><ssdm name="rowBelow_load_221"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="4183" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3164 %shl_ln25_72 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_219, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_72"/></StgValue>
</operation>

<operation id="4184" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="14" op_0_bw="12">
<![CDATA[
:3165 %zext_ln27_511 = zext i12 %shl_ln25_72

]]></Node>
<StgValue><ssdm name="zext_ln27_511"/></StgValue>
</operation>

<operation id="4185" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="9" op_0_bw="8">
<![CDATA[
:3171 %zext_ln27_514 = zext i8 %rowCenter_load_220

]]></Node>
<StgValue><ssdm name="zext_ln27_514"/></StgValue>
</operation>

<operation id="4186" st_id="223" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="8" op_0_bw="7">
<![CDATA[
:3173 %rowCenter_load_221 = load i7 %rowCenter_addr_75

]]></Node>
<StgValue><ssdm name="rowCenter_load_221"/></StgValue>
</operation>

<operation id="4187" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="9" op_0_bw="8">
<![CDATA[
:3174 %zext_ln27_515 = zext i8 %rowCenter_load_221

]]></Node>
<StgValue><ssdm name="zext_ln27_515"/></StgValue>
</operation>

<operation id="4188" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="10" op_0_bw="9">
<![CDATA[
:3176 %zext_ln27_516 = zext i9 %add_ln27_219

]]></Node>
<StgValue><ssdm name="zext_ln27_516"/></StgValue>
</operation>

<operation id="4189" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3177 %add_ln27_220 = add i9 %zext_ln27_514, i9 %zext_ln27_515

]]></Node>
<StgValue><ssdm name="add_ln27_220"/></StgValue>
</operation>

<operation id="4190" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="10" op_0_bw="9">
<![CDATA[
:3178 %zext_ln27_517 = zext i9 %add_ln27_220

]]></Node>
<StgValue><ssdm name="zext_ln27_517"/></StgValue>
</operation>

<operation id="4191" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3179 %sum_adjacent_73 = add i10 %zext_ln27_517, i10 %zext_ln27_516

]]></Node>
<StgValue><ssdm name="sum_adjacent_73"/></StgValue>
</operation>

<operation id="4192" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3180 %shl_ln28_72 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_73, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_72"/></StgValue>
</operation>

<operation id="4193" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="14" op_0_bw="13">
<![CDATA[
:3181 %zext_ln30_511 = zext i13 %shl_ln28_72

]]></Node>
<StgValue><ssdm name="zext_ln30_511"/></StgValue>
</operation>

<operation id="4194" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="9" op_0_bw="8">
<![CDATA[
:3183 %zext_ln30_512 = zext i8 %rowAbove_load_220

]]></Node>
<StgValue><ssdm name="zext_ln30_512"/></StgValue>
</operation>

<operation id="4195" st_id="223" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="8" op_0_bw="7">
<![CDATA[
:3185 %rowAbove_load_221 = load i7 %rowAbove_addr_75

]]></Node>
<StgValue><ssdm name="rowAbove_load_221"/></StgValue>
</operation>

<operation id="4196" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="9" op_0_bw="8">
<![CDATA[
:3186 %zext_ln30_513 = zext i8 %rowAbove_load_221

]]></Node>
<StgValue><ssdm name="zext_ln30_513"/></StgValue>
</operation>

<operation id="4197" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="9" op_0_bw="8">
<![CDATA[
:3188 %zext_ln30_514 = zext i8 %rowBelow_load_220

]]></Node>
<StgValue><ssdm name="zext_ln30_514"/></StgValue>
</operation>

<operation id="4198" st_id="223" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="8" op_0_bw="7">
<![CDATA[
:3190 %rowBelow_load_221 = load i7 %rowBelow_addr_75

]]></Node>
<StgValue><ssdm name="rowBelow_load_221"/></StgValue>
</operation>

<operation id="4199" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="9" op_0_bw="8">
<![CDATA[
:3191 %zext_ln30_515 = zext i8 %rowBelow_load_221

]]></Node>
<StgValue><ssdm name="zext_ln30_515"/></StgValue>
</operation>

<operation id="4200" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3192 %add_ln30_219 = add i9 %zext_ln30_513, i9 %zext_ln30_512

]]></Node>
<StgValue><ssdm name="add_ln30_219"/></StgValue>
</operation>

<operation id="4201" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="10" op_0_bw="9">
<![CDATA[
:3193 %zext_ln30_516 = zext i9 %add_ln30_219

]]></Node>
<StgValue><ssdm name="zext_ln30_516"/></StgValue>
</operation>

<operation id="4202" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3194 %add_ln30_220 = add i9 %zext_ln30_514, i9 %zext_ln30_515

]]></Node>
<StgValue><ssdm name="add_ln30_220"/></StgValue>
</operation>

<operation id="4203" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="10" op_0_bw="9">
<![CDATA[
:3195 %zext_ln30_517 = zext i9 %add_ln30_220

]]></Node>
<StgValue><ssdm name="zext_ln30_517"/></StgValue>
</operation>

<operation id="4204" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3196 %sum_diagonal_73 = add i10 %zext_ln30_517, i10 %zext_ln30_516

]]></Node>
<StgValue><ssdm name="sum_diagonal_73"/></StgValue>
</operation>

<operation id="4205" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3197 %shl_ln31_72 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_73, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_72"/></StgValue>
</operation>

<operation id="4206" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="13" op_0_bw="12">
<![CDATA[
:3198 %zext_ln34_146 = zext i12 %shl_ln31_72

]]></Node>
<StgValue><ssdm name="zext_ln34_146"/></StgValue>
</operation>

<operation id="4207" st_id="223" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3199 %add_ln34_264 = add i14 %zext_ln27_511, i14 %zext_ln30_511

]]></Node>
<StgValue><ssdm name="add_ln34_264"/></StgValue>
</operation>

<operation id="4208" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3200 %add_ln34_265 = add i13 %zext_ln34_146, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_265"/></StgValue>
</operation>

<operation id="4209" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="14" op_0_bw="13">
<![CDATA[
:3201 %zext_ln34_147 = zext i13 %add_ln34_265

]]></Node>
<StgValue><ssdm name="zext_ln34_147"/></StgValue>
</operation>

<operation id="4210" st_id="223" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3202 %add_ln34_73 = add i14 %zext_ln34_147, i14 %add_ln34_264

]]></Node>
<StgValue><ssdm name="add_ln34_73"/></StgValue>
</operation>

<operation id="4211" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3203 %trunc_ln35_72 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_73, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_72"/></StgValue>
</operation>

<operation id="4212" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3204 %outputRow_addr_73 = getelementptr i8 %outputRow, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="outputRow_addr_73"/></StgValue>
</operation>

<operation id="4213" st_id="223" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3205 %store_ln35 = store i8 %trunc_ln35_72, i7 %outputRow_addr_73

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4214" st_id="223" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="8" op_0_bw="7">
<![CDATA[
:3206 %rowCenter_load_222 = load i7 %rowCenter_addr_75

]]></Node>
<StgValue><ssdm name="rowCenter_load_222"/></StgValue>
</operation>

<operation id="4215" st_id="223" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="8" op_0_bw="7">
<![CDATA[
:3209 %rowAbove_load_222 = load i7 %rowAbove_addr_75

]]></Node>
<StgValue><ssdm name="rowAbove_load_222"/></StgValue>
</operation>

<operation id="4216" st_id="223" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="8" op_0_bw="7">
<![CDATA[
:3211 %rowBelow_load_222 = load i7 %rowBelow_addr_75

]]></Node>
<StgValue><ssdm name="rowBelow_load_222"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="4217" st_id="224" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="8" op_0_bw="7">
<![CDATA[
:3206 %rowCenter_load_222 = load i7 %rowCenter_addr_75

]]></Node>
<StgValue><ssdm name="rowCenter_load_222"/></StgValue>
</operation>

<operation id="4218" st_id="224" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="8" op_0_bw="7">
<![CDATA[
:3209 %rowAbove_load_222 = load i7 %rowAbove_addr_75

]]></Node>
<StgValue><ssdm name="rowAbove_load_222"/></StgValue>
</operation>

<operation id="4219" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="9" op_0_bw="8">
<![CDATA[
:3210 %zext_ln27_519 = zext i8 %rowAbove_load_222

]]></Node>
<StgValue><ssdm name="zext_ln27_519"/></StgValue>
</operation>

<operation id="4220" st_id="224" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="8" op_0_bw="7">
<![CDATA[
:3211 %rowBelow_load_222 = load i7 %rowBelow_addr_75

]]></Node>
<StgValue><ssdm name="rowBelow_load_222"/></StgValue>
</operation>

<operation id="4221" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="9" op_0_bw="8">
<![CDATA[
:3212 %zext_ln27_520 = zext i8 %rowBelow_load_222

]]></Node>
<StgValue><ssdm name="zext_ln27_520"/></StgValue>
</operation>

<operation id="4222" st_id="224" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="8" op_0_bw="7">
<![CDATA[
:3213 %rowCenter_load_223 = load i7 %rowCenter_addr_74

]]></Node>
<StgValue><ssdm name="rowCenter_load_223"/></StgValue>
</operation>

<operation id="4223" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3218 %add_ln27_222 = add i9 %zext_ln27_520, i9 %zext_ln27_519

]]></Node>
<StgValue><ssdm name="add_ln27_222"/></StgValue>
</operation>

<operation id="4224" st_id="224" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="8" op_0_bw="7">
<![CDATA[
:3225 %rowAbove_load_223 = load i7 %rowAbove_addr_74

]]></Node>
<StgValue><ssdm name="rowAbove_load_223"/></StgValue>
</operation>

<operation id="4225" st_id="224" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="8" op_0_bw="7">
<![CDATA[
:3230 %rowBelow_load_223 = load i7 %rowBelow_addr_74

]]></Node>
<StgValue><ssdm name="rowBelow_load_223"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="4226" st_id="225" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="8" op_0_bw="7">
<![CDATA[
:3213 %rowCenter_load_223 = load i7 %rowCenter_addr_74

]]></Node>
<StgValue><ssdm name="rowCenter_load_223"/></StgValue>
</operation>

<operation id="4227" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3215 %rowCenter_addr_76 = getelementptr i8 %rowCenter, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="rowCenter_addr_76"/></StgValue>
</operation>

<operation id="4228" st_id="225" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="8" op_0_bw="7">
<![CDATA[
:3216 %rowCenter_load_224 = load i7 %rowCenter_addr_76

]]></Node>
<StgValue><ssdm name="rowCenter_load_224"/></StgValue>
</operation>

<operation id="4229" st_id="225" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="8" op_0_bw="7">
<![CDATA[
:3225 %rowAbove_load_223 = load i7 %rowAbove_addr_74

]]></Node>
<StgValue><ssdm name="rowAbove_load_223"/></StgValue>
</operation>

<operation id="4230" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3227 %rowAbove_addr_76 = getelementptr i8 %rowAbove, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="rowAbove_addr_76"/></StgValue>
</operation>

<operation id="4231" st_id="225" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="8" op_0_bw="7">
<![CDATA[
:3228 %rowAbove_load_224 = load i7 %rowAbove_addr_76

]]></Node>
<StgValue><ssdm name="rowAbove_load_224"/></StgValue>
</operation>

<operation id="4232" st_id="225" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="8" op_0_bw="7">
<![CDATA[
:3230 %rowBelow_load_223 = load i7 %rowBelow_addr_74

]]></Node>
<StgValue><ssdm name="rowBelow_load_223"/></StgValue>
</operation>

<operation id="4233" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3232 %rowBelow_addr_76 = getelementptr i8 %rowBelow, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="rowBelow_addr_76"/></StgValue>
</operation>

<operation id="4234" st_id="225" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="8" op_0_bw="7">
<![CDATA[
:3233 %rowBelow_load_224 = load i7 %rowBelow_addr_76

]]></Node>
<StgValue><ssdm name="rowBelow_load_224"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="4235" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3207 %shl_ln25_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_222, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_73"/></StgValue>
</operation>

<operation id="4236" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="14" op_0_bw="12">
<![CDATA[
:3208 %zext_ln27_518 = zext i12 %shl_ln25_73

]]></Node>
<StgValue><ssdm name="zext_ln27_518"/></StgValue>
</operation>

<operation id="4237" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="9" op_0_bw="8">
<![CDATA[
:3214 %zext_ln27_521 = zext i8 %rowCenter_load_223

]]></Node>
<StgValue><ssdm name="zext_ln27_521"/></StgValue>
</operation>

<operation id="4238" st_id="226" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="8" op_0_bw="7">
<![CDATA[
:3216 %rowCenter_load_224 = load i7 %rowCenter_addr_76

]]></Node>
<StgValue><ssdm name="rowCenter_load_224"/></StgValue>
</operation>

<operation id="4239" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="9" op_0_bw="8">
<![CDATA[
:3217 %zext_ln27_522 = zext i8 %rowCenter_load_224

]]></Node>
<StgValue><ssdm name="zext_ln27_522"/></StgValue>
</operation>

<operation id="4240" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="10" op_0_bw="9">
<![CDATA[
:3219 %zext_ln27_523 = zext i9 %add_ln27_222

]]></Node>
<StgValue><ssdm name="zext_ln27_523"/></StgValue>
</operation>

<operation id="4241" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3220 %add_ln27_223 = add i9 %zext_ln27_521, i9 %zext_ln27_522

]]></Node>
<StgValue><ssdm name="add_ln27_223"/></StgValue>
</operation>

<operation id="4242" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="10" op_0_bw="9">
<![CDATA[
:3221 %zext_ln27_524 = zext i9 %add_ln27_223

]]></Node>
<StgValue><ssdm name="zext_ln27_524"/></StgValue>
</operation>

<operation id="4243" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3222 %sum_adjacent_74 = add i10 %zext_ln27_524, i10 %zext_ln27_523

]]></Node>
<StgValue><ssdm name="sum_adjacent_74"/></StgValue>
</operation>

<operation id="4244" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3223 %shl_ln28_73 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_74, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_73"/></StgValue>
</operation>

<operation id="4245" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="14" op_0_bw="13">
<![CDATA[
:3224 %zext_ln30_518 = zext i13 %shl_ln28_73

]]></Node>
<StgValue><ssdm name="zext_ln30_518"/></StgValue>
</operation>

<operation id="4246" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="9" op_0_bw="8">
<![CDATA[
:3226 %zext_ln30_519 = zext i8 %rowAbove_load_223

]]></Node>
<StgValue><ssdm name="zext_ln30_519"/></StgValue>
</operation>

<operation id="4247" st_id="226" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="8" op_0_bw="7">
<![CDATA[
:3228 %rowAbove_load_224 = load i7 %rowAbove_addr_76

]]></Node>
<StgValue><ssdm name="rowAbove_load_224"/></StgValue>
</operation>

<operation id="4248" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="9" op_0_bw="8">
<![CDATA[
:3229 %zext_ln30_520 = zext i8 %rowAbove_load_224

]]></Node>
<StgValue><ssdm name="zext_ln30_520"/></StgValue>
</operation>

<operation id="4249" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="9" op_0_bw="8">
<![CDATA[
:3231 %zext_ln30_521 = zext i8 %rowBelow_load_223

]]></Node>
<StgValue><ssdm name="zext_ln30_521"/></StgValue>
</operation>

<operation id="4250" st_id="226" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="8" op_0_bw="7">
<![CDATA[
:3233 %rowBelow_load_224 = load i7 %rowBelow_addr_76

]]></Node>
<StgValue><ssdm name="rowBelow_load_224"/></StgValue>
</operation>

<operation id="4251" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="9" op_0_bw="8">
<![CDATA[
:3234 %zext_ln30_522 = zext i8 %rowBelow_load_224

]]></Node>
<StgValue><ssdm name="zext_ln30_522"/></StgValue>
</operation>

<operation id="4252" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3235 %add_ln30_222 = add i9 %zext_ln30_520, i9 %zext_ln30_519

]]></Node>
<StgValue><ssdm name="add_ln30_222"/></StgValue>
</operation>

<operation id="4253" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="10" op_0_bw="9">
<![CDATA[
:3236 %zext_ln30_523 = zext i9 %add_ln30_222

]]></Node>
<StgValue><ssdm name="zext_ln30_523"/></StgValue>
</operation>

<operation id="4254" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3237 %add_ln30_223 = add i9 %zext_ln30_521, i9 %zext_ln30_522

]]></Node>
<StgValue><ssdm name="add_ln30_223"/></StgValue>
</operation>

<operation id="4255" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="10" op_0_bw="9">
<![CDATA[
:3238 %zext_ln30_524 = zext i9 %add_ln30_223

]]></Node>
<StgValue><ssdm name="zext_ln30_524"/></StgValue>
</operation>

<operation id="4256" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3239 %sum_diagonal_74 = add i10 %zext_ln30_524, i10 %zext_ln30_523

]]></Node>
<StgValue><ssdm name="sum_diagonal_74"/></StgValue>
</operation>

<operation id="4257" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3240 %shl_ln31_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_74, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_73"/></StgValue>
</operation>

<operation id="4258" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="13" op_0_bw="12">
<![CDATA[
:3241 %zext_ln34_148 = zext i12 %shl_ln31_73

]]></Node>
<StgValue><ssdm name="zext_ln34_148"/></StgValue>
</operation>

<operation id="4259" st_id="226" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3242 %add_ln34_266 = add i14 %zext_ln27_518, i14 %zext_ln30_518

]]></Node>
<StgValue><ssdm name="add_ln34_266"/></StgValue>
</operation>

<operation id="4260" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3243 %add_ln34_267 = add i13 %zext_ln34_148, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_267"/></StgValue>
</operation>

<operation id="4261" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="14" op_0_bw="13">
<![CDATA[
:3244 %zext_ln34_149 = zext i13 %add_ln34_267

]]></Node>
<StgValue><ssdm name="zext_ln34_149"/></StgValue>
</operation>

<operation id="4262" st_id="226" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3245 %add_ln34_74 = add i14 %zext_ln34_149, i14 %add_ln34_266

]]></Node>
<StgValue><ssdm name="add_ln34_74"/></StgValue>
</operation>

<operation id="4263" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3246 %trunc_ln35_73 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_74, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_73"/></StgValue>
</operation>

<operation id="4264" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3247 %outputRow_addr_74 = getelementptr i8 %outputRow, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="outputRow_addr_74"/></StgValue>
</operation>

<operation id="4265" st_id="226" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3248 %store_ln35 = store i8 %trunc_ln35_73, i7 %outputRow_addr_74

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4266" st_id="226" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="8" op_0_bw="7">
<![CDATA[
:3249 %rowCenter_load_225 = load i7 %rowCenter_addr_76

]]></Node>
<StgValue><ssdm name="rowCenter_load_225"/></StgValue>
</operation>

<operation id="4267" st_id="226" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="8" op_0_bw="7">
<![CDATA[
:3252 %rowAbove_load_225 = load i7 %rowAbove_addr_76

]]></Node>
<StgValue><ssdm name="rowAbove_load_225"/></StgValue>
</operation>

<operation id="4268" st_id="226" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="8" op_0_bw="7">
<![CDATA[
:3254 %rowBelow_load_225 = load i7 %rowBelow_addr_76

]]></Node>
<StgValue><ssdm name="rowBelow_load_225"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="4269" st_id="227" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="8" op_0_bw="7">
<![CDATA[
:3249 %rowCenter_load_225 = load i7 %rowCenter_addr_76

]]></Node>
<StgValue><ssdm name="rowCenter_load_225"/></StgValue>
</operation>

<operation id="4270" st_id="227" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="8" op_0_bw="7">
<![CDATA[
:3252 %rowAbove_load_225 = load i7 %rowAbove_addr_76

]]></Node>
<StgValue><ssdm name="rowAbove_load_225"/></StgValue>
</operation>

<operation id="4271" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="9" op_0_bw="8">
<![CDATA[
:3253 %zext_ln27_526 = zext i8 %rowAbove_load_225

]]></Node>
<StgValue><ssdm name="zext_ln27_526"/></StgValue>
</operation>

<operation id="4272" st_id="227" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="8" op_0_bw="7">
<![CDATA[
:3254 %rowBelow_load_225 = load i7 %rowBelow_addr_76

]]></Node>
<StgValue><ssdm name="rowBelow_load_225"/></StgValue>
</operation>

<operation id="4273" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="9" op_0_bw="8">
<![CDATA[
:3255 %zext_ln27_527 = zext i8 %rowBelow_load_225

]]></Node>
<StgValue><ssdm name="zext_ln27_527"/></StgValue>
</operation>

<operation id="4274" st_id="227" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="8" op_0_bw="7">
<![CDATA[
:3256 %rowCenter_load_226 = load i7 %rowCenter_addr_75

]]></Node>
<StgValue><ssdm name="rowCenter_load_226"/></StgValue>
</operation>

<operation id="4275" st_id="227" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3261 %add_ln27_225 = add i9 %zext_ln27_527, i9 %zext_ln27_526

]]></Node>
<StgValue><ssdm name="add_ln27_225"/></StgValue>
</operation>

<operation id="4276" st_id="227" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="8" op_0_bw="7">
<![CDATA[
:3268 %rowAbove_load_226 = load i7 %rowAbove_addr_75

]]></Node>
<StgValue><ssdm name="rowAbove_load_226"/></StgValue>
</operation>

<operation id="4277" st_id="227" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="8" op_0_bw="7">
<![CDATA[
:3273 %rowBelow_load_226 = load i7 %rowBelow_addr_75

]]></Node>
<StgValue><ssdm name="rowBelow_load_226"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="4278" st_id="228" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="8" op_0_bw="7">
<![CDATA[
:3256 %rowCenter_load_226 = load i7 %rowCenter_addr_75

]]></Node>
<StgValue><ssdm name="rowCenter_load_226"/></StgValue>
</operation>

<operation id="4279" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3258 %rowCenter_addr_77 = getelementptr i8 %rowCenter, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="rowCenter_addr_77"/></StgValue>
</operation>

<operation id="4280" st_id="228" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="8" op_0_bw="7">
<![CDATA[
:3259 %rowCenter_load_227 = load i7 %rowCenter_addr_77

]]></Node>
<StgValue><ssdm name="rowCenter_load_227"/></StgValue>
</operation>

<operation id="4281" st_id="228" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="8" op_0_bw="7">
<![CDATA[
:3268 %rowAbove_load_226 = load i7 %rowAbove_addr_75

]]></Node>
<StgValue><ssdm name="rowAbove_load_226"/></StgValue>
</operation>

<operation id="4282" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3270 %rowAbove_addr_77 = getelementptr i8 %rowAbove, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="rowAbove_addr_77"/></StgValue>
</operation>

<operation id="4283" st_id="228" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="8" op_0_bw="7">
<![CDATA[
:3271 %rowAbove_load_227 = load i7 %rowAbove_addr_77

]]></Node>
<StgValue><ssdm name="rowAbove_load_227"/></StgValue>
</operation>

<operation id="4284" st_id="228" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="8" op_0_bw="7">
<![CDATA[
:3273 %rowBelow_load_226 = load i7 %rowBelow_addr_75

]]></Node>
<StgValue><ssdm name="rowBelow_load_226"/></StgValue>
</operation>

<operation id="4285" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3275 %rowBelow_addr_77 = getelementptr i8 %rowBelow, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="rowBelow_addr_77"/></StgValue>
</operation>

<operation id="4286" st_id="228" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="8" op_0_bw="7">
<![CDATA[
:3276 %rowBelow_load_227 = load i7 %rowBelow_addr_77

]]></Node>
<StgValue><ssdm name="rowBelow_load_227"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="4287" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3250 %shl_ln25_74 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_225, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_74"/></StgValue>
</operation>

<operation id="4288" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="14" op_0_bw="12">
<![CDATA[
:3251 %zext_ln27_525 = zext i12 %shl_ln25_74

]]></Node>
<StgValue><ssdm name="zext_ln27_525"/></StgValue>
</operation>

<operation id="4289" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="9" op_0_bw="8">
<![CDATA[
:3257 %zext_ln27_528 = zext i8 %rowCenter_load_226

]]></Node>
<StgValue><ssdm name="zext_ln27_528"/></StgValue>
</operation>

<operation id="4290" st_id="229" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="8" op_0_bw="7">
<![CDATA[
:3259 %rowCenter_load_227 = load i7 %rowCenter_addr_77

]]></Node>
<StgValue><ssdm name="rowCenter_load_227"/></StgValue>
</operation>

<operation id="4291" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="9" op_0_bw="8">
<![CDATA[
:3260 %zext_ln27_529 = zext i8 %rowCenter_load_227

]]></Node>
<StgValue><ssdm name="zext_ln27_529"/></StgValue>
</operation>

<operation id="4292" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="10" op_0_bw="9">
<![CDATA[
:3262 %zext_ln27_530 = zext i9 %add_ln27_225

]]></Node>
<StgValue><ssdm name="zext_ln27_530"/></StgValue>
</operation>

<operation id="4293" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3263 %add_ln27_226 = add i9 %zext_ln27_528, i9 %zext_ln27_529

]]></Node>
<StgValue><ssdm name="add_ln27_226"/></StgValue>
</operation>

<operation id="4294" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="10" op_0_bw="9">
<![CDATA[
:3264 %zext_ln27_531 = zext i9 %add_ln27_226

]]></Node>
<StgValue><ssdm name="zext_ln27_531"/></StgValue>
</operation>

<operation id="4295" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3265 %sum_adjacent_75 = add i10 %zext_ln27_531, i10 %zext_ln27_530

]]></Node>
<StgValue><ssdm name="sum_adjacent_75"/></StgValue>
</operation>

<operation id="4296" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3266 %shl_ln28_74 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_75, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_74"/></StgValue>
</operation>

<operation id="4297" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="14" op_0_bw="13">
<![CDATA[
:3267 %zext_ln30_525 = zext i13 %shl_ln28_74

]]></Node>
<StgValue><ssdm name="zext_ln30_525"/></StgValue>
</operation>

<operation id="4298" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="9" op_0_bw="8">
<![CDATA[
:3269 %zext_ln30_526 = zext i8 %rowAbove_load_226

]]></Node>
<StgValue><ssdm name="zext_ln30_526"/></StgValue>
</operation>

<operation id="4299" st_id="229" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="8" op_0_bw="7">
<![CDATA[
:3271 %rowAbove_load_227 = load i7 %rowAbove_addr_77

]]></Node>
<StgValue><ssdm name="rowAbove_load_227"/></StgValue>
</operation>

<operation id="4300" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="9" op_0_bw="8">
<![CDATA[
:3272 %zext_ln30_527 = zext i8 %rowAbove_load_227

]]></Node>
<StgValue><ssdm name="zext_ln30_527"/></StgValue>
</operation>

<operation id="4301" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="9" op_0_bw="8">
<![CDATA[
:3274 %zext_ln30_528 = zext i8 %rowBelow_load_226

]]></Node>
<StgValue><ssdm name="zext_ln30_528"/></StgValue>
</operation>

<operation id="4302" st_id="229" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="8" op_0_bw="7">
<![CDATA[
:3276 %rowBelow_load_227 = load i7 %rowBelow_addr_77

]]></Node>
<StgValue><ssdm name="rowBelow_load_227"/></StgValue>
</operation>

<operation id="4303" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="9" op_0_bw="8">
<![CDATA[
:3277 %zext_ln30_529 = zext i8 %rowBelow_load_227

]]></Node>
<StgValue><ssdm name="zext_ln30_529"/></StgValue>
</operation>

<operation id="4304" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3278 %add_ln30_225 = add i9 %zext_ln30_527, i9 %zext_ln30_526

]]></Node>
<StgValue><ssdm name="add_ln30_225"/></StgValue>
</operation>

<operation id="4305" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="10" op_0_bw="9">
<![CDATA[
:3279 %zext_ln30_530 = zext i9 %add_ln30_225

]]></Node>
<StgValue><ssdm name="zext_ln30_530"/></StgValue>
</operation>

<operation id="4306" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3280 %add_ln30_226 = add i9 %zext_ln30_528, i9 %zext_ln30_529

]]></Node>
<StgValue><ssdm name="add_ln30_226"/></StgValue>
</operation>

<operation id="4307" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="10" op_0_bw="9">
<![CDATA[
:3281 %zext_ln30_531 = zext i9 %add_ln30_226

]]></Node>
<StgValue><ssdm name="zext_ln30_531"/></StgValue>
</operation>

<operation id="4308" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3282 %sum_diagonal_75 = add i10 %zext_ln30_531, i10 %zext_ln30_530

]]></Node>
<StgValue><ssdm name="sum_diagonal_75"/></StgValue>
</operation>

<operation id="4309" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3283 %shl_ln31_74 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_75, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_74"/></StgValue>
</operation>

<operation id="4310" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="13" op_0_bw="12">
<![CDATA[
:3284 %zext_ln34_150 = zext i12 %shl_ln31_74

]]></Node>
<StgValue><ssdm name="zext_ln34_150"/></StgValue>
</operation>

<operation id="4311" st_id="229" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3285 %add_ln34_268 = add i14 %zext_ln27_525, i14 %zext_ln30_525

]]></Node>
<StgValue><ssdm name="add_ln34_268"/></StgValue>
</operation>

<operation id="4312" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3286 %add_ln34_269 = add i13 %zext_ln34_150, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_269"/></StgValue>
</operation>

<operation id="4313" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="14" op_0_bw="13">
<![CDATA[
:3287 %zext_ln34_151 = zext i13 %add_ln34_269

]]></Node>
<StgValue><ssdm name="zext_ln34_151"/></StgValue>
</operation>

<operation id="4314" st_id="229" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3288 %add_ln34_75 = add i14 %zext_ln34_151, i14 %add_ln34_268

]]></Node>
<StgValue><ssdm name="add_ln34_75"/></StgValue>
</operation>

<operation id="4315" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3289 %trunc_ln35_74 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_75, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_74"/></StgValue>
</operation>

<operation id="4316" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3290 %outputRow_addr_75 = getelementptr i8 %outputRow, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="outputRow_addr_75"/></StgValue>
</operation>

<operation id="4317" st_id="229" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3291 %store_ln35 = store i8 %trunc_ln35_74, i7 %outputRow_addr_75

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4318" st_id="229" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="8" op_0_bw="7">
<![CDATA[
:3292 %rowCenter_load_228 = load i7 %rowCenter_addr_77

]]></Node>
<StgValue><ssdm name="rowCenter_load_228"/></StgValue>
</operation>

<operation id="4319" st_id="229" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="8" op_0_bw="7">
<![CDATA[
:3295 %rowAbove_load_228 = load i7 %rowAbove_addr_77

]]></Node>
<StgValue><ssdm name="rowAbove_load_228"/></StgValue>
</operation>

<operation id="4320" st_id="229" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="8" op_0_bw="7">
<![CDATA[
:3297 %rowBelow_load_228 = load i7 %rowBelow_addr_77

]]></Node>
<StgValue><ssdm name="rowBelow_load_228"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="4321" st_id="230" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="8" op_0_bw="7">
<![CDATA[
:3292 %rowCenter_load_228 = load i7 %rowCenter_addr_77

]]></Node>
<StgValue><ssdm name="rowCenter_load_228"/></StgValue>
</operation>

<operation id="4322" st_id="230" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="8" op_0_bw="7">
<![CDATA[
:3295 %rowAbove_load_228 = load i7 %rowAbove_addr_77

]]></Node>
<StgValue><ssdm name="rowAbove_load_228"/></StgValue>
</operation>

<operation id="4323" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="9" op_0_bw="8">
<![CDATA[
:3296 %zext_ln27_533 = zext i8 %rowAbove_load_228

]]></Node>
<StgValue><ssdm name="zext_ln27_533"/></StgValue>
</operation>

<operation id="4324" st_id="230" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="8" op_0_bw="7">
<![CDATA[
:3297 %rowBelow_load_228 = load i7 %rowBelow_addr_77

]]></Node>
<StgValue><ssdm name="rowBelow_load_228"/></StgValue>
</operation>

<operation id="4325" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="9" op_0_bw="8">
<![CDATA[
:3298 %zext_ln27_534 = zext i8 %rowBelow_load_228

]]></Node>
<StgValue><ssdm name="zext_ln27_534"/></StgValue>
</operation>

<operation id="4326" st_id="230" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="8" op_0_bw="7">
<![CDATA[
:3299 %rowCenter_load_229 = load i7 %rowCenter_addr_76

]]></Node>
<StgValue><ssdm name="rowCenter_load_229"/></StgValue>
</operation>

<operation id="4327" st_id="230" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3304 %add_ln27_228 = add i9 %zext_ln27_534, i9 %zext_ln27_533

]]></Node>
<StgValue><ssdm name="add_ln27_228"/></StgValue>
</operation>

<operation id="4328" st_id="230" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="8" op_0_bw="7">
<![CDATA[
:3311 %rowAbove_load_229 = load i7 %rowAbove_addr_76

]]></Node>
<StgValue><ssdm name="rowAbove_load_229"/></StgValue>
</operation>

<operation id="4329" st_id="230" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="8" op_0_bw="7">
<![CDATA[
:3316 %rowBelow_load_229 = load i7 %rowBelow_addr_76

]]></Node>
<StgValue><ssdm name="rowBelow_load_229"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="4330" st_id="231" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="8" op_0_bw="7">
<![CDATA[
:3299 %rowCenter_load_229 = load i7 %rowCenter_addr_76

]]></Node>
<StgValue><ssdm name="rowCenter_load_229"/></StgValue>
</operation>

<operation id="4331" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3301 %rowCenter_addr_78 = getelementptr i8 %rowCenter, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="rowCenter_addr_78"/></StgValue>
</operation>

<operation id="4332" st_id="231" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="8" op_0_bw="7">
<![CDATA[
:3302 %rowCenter_load_230 = load i7 %rowCenter_addr_78

]]></Node>
<StgValue><ssdm name="rowCenter_load_230"/></StgValue>
</operation>

<operation id="4333" st_id="231" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="8" op_0_bw="7">
<![CDATA[
:3311 %rowAbove_load_229 = load i7 %rowAbove_addr_76

]]></Node>
<StgValue><ssdm name="rowAbove_load_229"/></StgValue>
</operation>

<operation id="4334" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3313 %rowAbove_addr_78 = getelementptr i8 %rowAbove, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="rowAbove_addr_78"/></StgValue>
</operation>

<operation id="4335" st_id="231" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="8" op_0_bw="7">
<![CDATA[
:3314 %rowAbove_load_230 = load i7 %rowAbove_addr_78

]]></Node>
<StgValue><ssdm name="rowAbove_load_230"/></StgValue>
</operation>

<operation id="4336" st_id="231" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="8" op_0_bw="7">
<![CDATA[
:3316 %rowBelow_load_229 = load i7 %rowBelow_addr_76

]]></Node>
<StgValue><ssdm name="rowBelow_load_229"/></StgValue>
</operation>

<operation id="4337" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3318 %rowBelow_addr_78 = getelementptr i8 %rowBelow, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="rowBelow_addr_78"/></StgValue>
</operation>

<operation id="4338" st_id="231" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="8" op_0_bw="7">
<![CDATA[
:3319 %rowBelow_load_230 = load i7 %rowBelow_addr_78

]]></Node>
<StgValue><ssdm name="rowBelow_load_230"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="4339" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3293 %shl_ln25_75 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_228, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_75"/></StgValue>
</operation>

<operation id="4340" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="14" op_0_bw="12">
<![CDATA[
:3294 %zext_ln27_532 = zext i12 %shl_ln25_75

]]></Node>
<StgValue><ssdm name="zext_ln27_532"/></StgValue>
</operation>

<operation id="4341" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="9" op_0_bw="8">
<![CDATA[
:3300 %zext_ln27_535 = zext i8 %rowCenter_load_229

]]></Node>
<StgValue><ssdm name="zext_ln27_535"/></StgValue>
</operation>

<operation id="4342" st_id="232" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="8" op_0_bw="7">
<![CDATA[
:3302 %rowCenter_load_230 = load i7 %rowCenter_addr_78

]]></Node>
<StgValue><ssdm name="rowCenter_load_230"/></StgValue>
</operation>

<operation id="4343" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="9" op_0_bw="8">
<![CDATA[
:3303 %zext_ln27_536 = zext i8 %rowCenter_load_230

]]></Node>
<StgValue><ssdm name="zext_ln27_536"/></StgValue>
</operation>

<operation id="4344" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="10" op_0_bw="9">
<![CDATA[
:3305 %zext_ln27_537 = zext i9 %add_ln27_228

]]></Node>
<StgValue><ssdm name="zext_ln27_537"/></StgValue>
</operation>

<operation id="4345" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3306 %add_ln27_229 = add i9 %zext_ln27_535, i9 %zext_ln27_536

]]></Node>
<StgValue><ssdm name="add_ln27_229"/></StgValue>
</operation>

<operation id="4346" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="10" op_0_bw="9">
<![CDATA[
:3307 %zext_ln27_538 = zext i9 %add_ln27_229

]]></Node>
<StgValue><ssdm name="zext_ln27_538"/></StgValue>
</operation>

<operation id="4347" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3308 %sum_adjacent_76 = add i10 %zext_ln27_538, i10 %zext_ln27_537

]]></Node>
<StgValue><ssdm name="sum_adjacent_76"/></StgValue>
</operation>

<operation id="4348" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3309 %shl_ln28_75 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_76, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_75"/></StgValue>
</operation>

<operation id="4349" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="14" op_0_bw="13">
<![CDATA[
:3310 %zext_ln30_532 = zext i13 %shl_ln28_75

]]></Node>
<StgValue><ssdm name="zext_ln30_532"/></StgValue>
</operation>

<operation id="4350" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="9" op_0_bw="8">
<![CDATA[
:3312 %zext_ln30_533 = zext i8 %rowAbove_load_229

]]></Node>
<StgValue><ssdm name="zext_ln30_533"/></StgValue>
</operation>

<operation id="4351" st_id="232" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="8" op_0_bw="7">
<![CDATA[
:3314 %rowAbove_load_230 = load i7 %rowAbove_addr_78

]]></Node>
<StgValue><ssdm name="rowAbove_load_230"/></StgValue>
</operation>

<operation id="4352" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="9" op_0_bw="8">
<![CDATA[
:3315 %zext_ln30_534 = zext i8 %rowAbove_load_230

]]></Node>
<StgValue><ssdm name="zext_ln30_534"/></StgValue>
</operation>

<operation id="4353" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="9" op_0_bw="8">
<![CDATA[
:3317 %zext_ln30_535 = zext i8 %rowBelow_load_229

]]></Node>
<StgValue><ssdm name="zext_ln30_535"/></StgValue>
</operation>

<operation id="4354" st_id="232" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="8" op_0_bw="7">
<![CDATA[
:3319 %rowBelow_load_230 = load i7 %rowBelow_addr_78

]]></Node>
<StgValue><ssdm name="rowBelow_load_230"/></StgValue>
</operation>

<operation id="4355" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="9" op_0_bw="8">
<![CDATA[
:3320 %zext_ln30_536 = zext i8 %rowBelow_load_230

]]></Node>
<StgValue><ssdm name="zext_ln30_536"/></StgValue>
</operation>

<operation id="4356" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3321 %add_ln30_228 = add i9 %zext_ln30_534, i9 %zext_ln30_533

]]></Node>
<StgValue><ssdm name="add_ln30_228"/></StgValue>
</operation>

<operation id="4357" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="10" op_0_bw="9">
<![CDATA[
:3322 %zext_ln30_537 = zext i9 %add_ln30_228

]]></Node>
<StgValue><ssdm name="zext_ln30_537"/></StgValue>
</operation>

<operation id="4358" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3323 %add_ln30_229 = add i9 %zext_ln30_535, i9 %zext_ln30_536

]]></Node>
<StgValue><ssdm name="add_ln30_229"/></StgValue>
</operation>

<operation id="4359" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="10" op_0_bw="9">
<![CDATA[
:3324 %zext_ln30_538 = zext i9 %add_ln30_229

]]></Node>
<StgValue><ssdm name="zext_ln30_538"/></StgValue>
</operation>

<operation id="4360" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3325 %sum_diagonal_76 = add i10 %zext_ln30_538, i10 %zext_ln30_537

]]></Node>
<StgValue><ssdm name="sum_diagonal_76"/></StgValue>
</operation>

<operation id="4361" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3326 %shl_ln31_75 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_76, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_75"/></StgValue>
</operation>

<operation id="4362" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="13" op_0_bw="12">
<![CDATA[
:3327 %zext_ln34_152 = zext i12 %shl_ln31_75

]]></Node>
<StgValue><ssdm name="zext_ln34_152"/></StgValue>
</operation>

<operation id="4363" st_id="232" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3328 %add_ln34_270 = add i14 %zext_ln27_532, i14 %zext_ln30_532

]]></Node>
<StgValue><ssdm name="add_ln34_270"/></StgValue>
</operation>

<operation id="4364" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3329 %add_ln34_271 = add i13 %zext_ln34_152, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_271"/></StgValue>
</operation>

<operation id="4365" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="14" op_0_bw="13">
<![CDATA[
:3330 %zext_ln34_153 = zext i13 %add_ln34_271

]]></Node>
<StgValue><ssdm name="zext_ln34_153"/></StgValue>
</operation>

<operation id="4366" st_id="232" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3331 %add_ln34_76 = add i14 %zext_ln34_153, i14 %add_ln34_270

]]></Node>
<StgValue><ssdm name="add_ln34_76"/></StgValue>
</operation>

<operation id="4367" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3332 %trunc_ln35_75 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_76, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_75"/></StgValue>
</operation>

<operation id="4368" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3333 %outputRow_addr_76 = getelementptr i8 %outputRow, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="outputRow_addr_76"/></StgValue>
</operation>

<operation id="4369" st_id="232" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3334 %store_ln35 = store i8 %trunc_ln35_75, i7 %outputRow_addr_76

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4370" st_id="232" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="8" op_0_bw="7">
<![CDATA[
:3335 %rowCenter_load_231 = load i7 %rowCenter_addr_78

]]></Node>
<StgValue><ssdm name="rowCenter_load_231"/></StgValue>
</operation>

<operation id="4371" st_id="232" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="8" op_0_bw="7">
<![CDATA[
:3338 %rowAbove_load_231 = load i7 %rowAbove_addr_78

]]></Node>
<StgValue><ssdm name="rowAbove_load_231"/></StgValue>
</operation>

<operation id="4372" st_id="232" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="8" op_0_bw="7">
<![CDATA[
:3340 %rowBelow_load_231 = load i7 %rowBelow_addr_78

]]></Node>
<StgValue><ssdm name="rowBelow_load_231"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="4373" st_id="233" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="8" op_0_bw="7">
<![CDATA[
:3335 %rowCenter_load_231 = load i7 %rowCenter_addr_78

]]></Node>
<StgValue><ssdm name="rowCenter_load_231"/></StgValue>
</operation>

<operation id="4374" st_id="233" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="8" op_0_bw="7">
<![CDATA[
:3338 %rowAbove_load_231 = load i7 %rowAbove_addr_78

]]></Node>
<StgValue><ssdm name="rowAbove_load_231"/></StgValue>
</operation>

<operation id="4375" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="9" op_0_bw="8">
<![CDATA[
:3339 %zext_ln27_540 = zext i8 %rowAbove_load_231

]]></Node>
<StgValue><ssdm name="zext_ln27_540"/></StgValue>
</operation>

<operation id="4376" st_id="233" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="8" op_0_bw="7">
<![CDATA[
:3340 %rowBelow_load_231 = load i7 %rowBelow_addr_78

]]></Node>
<StgValue><ssdm name="rowBelow_load_231"/></StgValue>
</operation>

<operation id="4377" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="9" op_0_bw="8">
<![CDATA[
:3341 %zext_ln27_541 = zext i8 %rowBelow_load_231

]]></Node>
<StgValue><ssdm name="zext_ln27_541"/></StgValue>
</operation>

<operation id="4378" st_id="233" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="8" op_0_bw="7">
<![CDATA[
:3342 %rowCenter_load_232 = load i7 %rowCenter_addr_77

]]></Node>
<StgValue><ssdm name="rowCenter_load_232"/></StgValue>
</operation>

<operation id="4379" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3347 %add_ln27_231 = add i9 %zext_ln27_541, i9 %zext_ln27_540

]]></Node>
<StgValue><ssdm name="add_ln27_231"/></StgValue>
</operation>

<operation id="4380" st_id="233" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="8" op_0_bw="7">
<![CDATA[
:3354 %rowAbove_load_232 = load i7 %rowAbove_addr_77

]]></Node>
<StgValue><ssdm name="rowAbove_load_232"/></StgValue>
</operation>

<operation id="4381" st_id="233" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="8" op_0_bw="7">
<![CDATA[
:3359 %rowBelow_load_232 = load i7 %rowBelow_addr_77

]]></Node>
<StgValue><ssdm name="rowBelow_load_232"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="4382" st_id="234" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="8" op_0_bw="7">
<![CDATA[
:3342 %rowCenter_load_232 = load i7 %rowCenter_addr_77

]]></Node>
<StgValue><ssdm name="rowCenter_load_232"/></StgValue>
</operation>

<operation id="4383" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3344 %rowCenter_addr_79 = getelementptr i8 %rowCenter, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="rowCenter_addr_79"/></StgValue>
</operation>

<operation id="4384" st_id="234" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="8" op_0_bw="7">
<![CDATA[
:3345 %rowCenter_load_233 = load i7 %rowCenter_addr_79

]]></Node>
<StgValue><ssdm name="rowCenter_load_233"/></StgValue>
</operation>

<operation id="4385" st_id="234" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="8" op_0_bw="7">
<![CDATA[
:3354 %rowAbove_load_232 = load i7 %rowAbove_addr_77

]]></Node>
<StgValue><ssdm name="rowAbove_load_232"/></StgValue>
</operation>

<operation id="4386" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3356 %rowAbove_addr_79 = getelementptr i8 %rowAbove, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="rowAbove_addr_79"/></StgValue>
</operation>

<operation id="4387" st_id="234" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="8" op_0_bw="7">
<![CDATA[
:3357 %rowAbove_load_233 = load i7 %rowAbove_addr_79

]]></Node>
<StgValue><ssdm name="rowAbove_load_233"/></StgValue>
</operation>

<operation id="4388" st_id="234" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="8" op_0_bw="7">
<![CDATA[
:3359 %rowBelow_load_232 = load i7 %rowBelow_addr_77

]]></Node>
<StgValue><ssdm name="rowBelow_load_232"/></StgValue>
</operation>

<operation id="4389" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3361 %rowBelow_addr_79 = getelementptr i8 %rowBelow, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="rowBelow_addr_79"/></StgValue>
</operation>

<operation id="4390" st_id="234" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="8" op_0_bw="7">
<![CDATA[
:3362 %rowBelow_load_233 = load i7 %rowBelow_addr_79

]]></Node>
<StgValue><ssdm name="rowBelow_load_233"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="4391" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3336 %shl_ln25_76 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_231, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_76"/></StgValue>
</operation>

<operation id="4392" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="14" op_0_bw="12">
<![CDATA[
:3337 %zext_ln27_539 = zext i12 %shl_ln25_76

]]></Node>
<StgValue><ssdm name="zext_ln27_539"/></StgValue>
</operation>

<operation id="4393" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="9" op_0_bw="8">
<![CDATA[
:3343 %zext_ln27_542 = zext i8 %rowCenter_load_232

]]></Node>
<StgValue><ssdm name="zext_ln27_542"/></StgValue>
</operation>

<operation id="4394" st_id="235" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="8" op_0_bw="7">
<![CDATA[
:3345 %rowCenter_load_233 = load i7 %rowCenter_addr_79

]]></Node>
<StgValue><ssdm name="rowCenter_load_233"/></StgValue>
</operation>

<operation id="4395" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="9" op_0_bw="8">
<![CDATA[
:3346 %zext_ln27_543 = zext i8 %rowCenter_load_233

]]></Node>
<StgValue><ssdm name="zext_ln27_543"/></StgValue>
</operation>

<operation id="4396" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="10" op_0_bw="9">
<![CDATA[
:3348 %zext_ln27_544 = zext i9 %add_ln27_231

]]></Node>
<StgValue><ssdm name="zext_ln27_544"/></StgValue>
</operation>

<operation id="4397" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3349 %add_ln27_232 = add i9 %zext_ln27_542, i9 %zext_ln27_543

]]></Node>
<StgValue><ssdm name="add_ln27_232"/></StgValue>
</operation>

<operation id="4398" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="10" op_0_bw="9">
<![CDATA[
:3350 %zext_ln27_545 = zext i9 %add_ln27_232

]]></Node>
<StgValue><ssdm name="zext_ln27_545"/></StgValue>
</operation>

<operation id="4399" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3351 %sum_adjacent_77 = add i10 %zext_ln27_545, i10 %zext_ln27_544

]]></Node>
<StgValue><ssdm name="sum_adjacent_77"/></StgValue>
</operation>

<operation id="4400" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3352 %shl_ln28_76 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_77, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_76"/></StgValue>
</operation>

<operation id="4401" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="14" op_0_bw="13">
<![CDATA[
:3353 %zext_ln30_539 = zext i13 %shl_ln28_76

]]></Node>
<StgValue><ssdm name="zext_ln30_539"/></StgValue>
</operation>

<operation id="4402" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="9" op_0_bw="8">
<![CDATA[
:3355 %zext_ln30_540 = zext i8 %rowAbove_load_232

]]></Node>
<StgValue><ssdm name="zext_ln30_540"/></StgValue>
</operation>

<operation id="4403" st_id="235" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="8" op_0_bw="7">
<![CDATA[
:3357 %rowAbove_load_233 = load i7 %rowAbove_addr_79

]]></Node>
<StgValue><ssdm name="rowAbove_load_233"/></StgValue>
</operation>

<operation id="4404" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="9" op_0_bw="8">
<![CDATA[
:3358 %zext_ln30_541 = zext i8 %rowAbove_load_233

]]></Node>
<StgValue><ssdm name="zext_ln30_541"/></StgValue>
</operation>

<operation id="4405" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="9" op_0_bw="8">
<![CDATA[
:3360 %zext_ln30_542 = zext i8 %rowBelow_load_232

]]></Node>
<StgValue><ssdm name="zext_ln30_542"/></StgValue>
</operation>

<operation id="4406" st_id="235" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="8" op_0_bw="7">
<![CDATA[
:3362 %rowBelow_load_233 = load i7 %rowBelow_addr_79

]]></Node>
<StgValue><ssdm name="rowBelow_load_233"/></StgValue>
</operation>

<operation id="4407" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="9" op_0_bw="8">
<![CDATA[
:3363 %zext_ln30_543 = zext i8 %rowBelow_load_233

]]></Node>
<StgValue><ssdm name="zext_ln30_543"/></StgValue>
</operation>

<operation id="4408" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3364 %add_ln30_231 = add i9 %zext_ln30_541, i9 %zext_ln30_540

]]></Node>
<StgValue><ssdm name="add_ln30_231"/></StgValue>
</operation>

<operation id="4409" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="10" op_0_bw="9">
<![CDATA[
:3365 %zext_ln30_544 = zext i9 %add_ln30_231

]]></Node>
<StgValue><ssdm name="zext_ln30_544"/></StgValue>
</operation>

<operation id="4410" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3366 %add_ln30_232 = add i9 %zext_ln30_542, i9 %zext_ln30_543

]]></Node>
<StgValue><ssdm name="add_ln30_232"/></StgValue>
</operation>

<operation id="4411" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="10" op_0_bw="9">
<![CDATA[
:3367 %zext_ln30_545 = zext i9 %add_ln30_232

]]></Node>
<StgValue><ssdm name="zext_ln30_545"/></StgValue>
</operation>

<operation id="4412" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3368 %sum_diagonal_77 = add i10 %zext_ln30_545, i10 %zext_ln30_544

]]></Node>
<StgValue><ssdm name="sum_diagonal_77"/></StgValue>
</operation>

<operation id="4413" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3369 %shl_ln31_76 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_77, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_76"/></StgValue>
</operation>

<operation id="4414" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="13" op_0_bw="12">
<![CDATA[
:3370 %zext_ln34_154 = zext i12 %shl_ln31_76

]]></Node>
<StgValue><ssdm name="zext_ln34_154"/></StgValue>
</operation>

<operation id="4415" st_id="235" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3371 %add_ln34_272 = add i14 %zext_ln27_539, i14 %zext_ln30_539

]]></Node>
<StgValue><ssdm name="add_ln34_272"/></StgValue>
</operation>

<operation id="4416" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3372 %add_ln34_273 = add i13 %zext_ln34_154, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_273"/></StgValue>
</operation>

<operation id="4417" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="14" op_0_bw="13">
<![CDATA[
:3373 %zext_ln34_155 = zext i13 %add_ln34_273

]]></Node>
<StgValue><ssdm name="zext_ln34_155"/></StgValue>
</operation>

<operation id="4418" st_id="235" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3374 %add_ln34_77 = add i14 %zext_ln34_155, i14 %add_ln34_272

]]></Node>
<StgValue><ssdm name="add_ln34_77"/></StgValue>
</operation>

<operation id="4419" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3375 %trunc_ln35_76 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_77, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_76"/></StgValue>
</operation>

<operation id="4420" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3376 %outputRow_addr_77 = getelementptr i8 %outputRow, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="outputRow_addr_77"/></StgValue>
</operation>

<operation id="4421" st_id="235" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3377 %store_ln35 = store i8 %trunc_ln35_76, i7 %outputRow_addr_77

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4422" st_id="235" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="8" op_0_bw="7">
<![CDATA[
:3378 %rowCenter_load_234 = load i7 %rowCenter_addr_79

]]></Node>
<StgValue><ssdm name="rowCenter_load_234"/></StgValue>
</operation>

<operation id="4423" st_id="235" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="8" op_0_bw="7">
<![CDATA[
:3381 %rowAbove_load_234 = load i7 %rowAbove_addr_79

]]></Node>
<StgValue><ssdm name="rowAbove_load_234"/></StgValue>
</operation>

<operation id="4424" st_id="235" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="8" op_0_bw="7">
<![CDATA[
:3383 %rowBelow_load_234 = load i7 %rowBelow_addr_79

]]></Node>
<StgValue><ssdm name="rowBelow_load_234"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="4425" st_id="236" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="8" op_0_bw="7">
<![CDATA[
:3378 %rowCenter_load_234 = load i7 %rowCenter_addr_79

]]></Node>
<StgValue><ssdm name="rowCenter_load_234"/></StgValue>
</operation>

<operation id="4426" st_id="236" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="8" op_0_bw="7">
<![CDATA[
:3381 %rowAbove_load_234 = load i7 %rowAbove_addr_79

]]></Node>
<StgValue><ssdm name="rowAbove_load_234"/></StgValue>
</operation>

<operation id="4427" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="9" op_0_bw="8">
<![CDATA[
:3382 %zext_ln27_547 = zext i8 %rowAbove_load_234

]]></Node>
<StgValue><ssdm name="zext_ln27_547"/></StgValue>
</operation>

<operation id="4428" st_id="236" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="8" op_0_bw="7">
<![CDATA[
:3383 %rowBelow_load_234 = load i7 %rowBelow_addr_79

]]></Node>
<StgValue><ssdm name="rowBelow_load_234"/></StgValue>
</operation>

<operation id="4429" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="9" op_0_bw="8">
<![CDATA[
:3384 %zext_ln27_548 = zext i8 %rowBelow_load_234

]]></Node>
<StgValue><ssdm name="zext_ln27_548"/></StgValue>
</operation>

<operation id="4430" st_id="236" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="8" op_0_bw="7">
<![CDATA[
:3385 %rowCenter_load_235 = load i7 %rowCenter_addr_78

]]></Node>
<StgValue><ssdm name="rowCenter_load_235"/></StgValue>
</operation>

<operation id="4431" st_id="236" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3390 %add_ln27_234 = add i9 %zext_ln27_548, i9 %zext_ln27_547

]]></Node>
<StgValue><ssdm name="add_ln27_234"/></StgValue>
</operation>

<operation id="4432" st_id="236" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="8" op_0_bw="7">
<![CDATA[
:3397 %rowAbove_load_235 = load i7 %rowAbove_addr_78

]]></Node>
<StgValue><ssdm name="rowAbove_load_235"/></StgValue>
</operation>

<operation id="4433" st_id="236" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="8" op_0_bw="7">
<![CDATA[
:3402 %rowBelow_load_235 = load i7 %rowBelow_addr_78

]]></Node>
<StgValue><ssdm name="rowBelow_load_235"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="4434" st_id="237" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="8" op_0_bw="7">
<![CDATA[
:3385 %rowCenter_load_235 = load i7 %rowCenter_addr_78

]]></Node>
<StgValue><ssdm name="rowCenter_load_235"/></StgValue>
</operation>

<operation id="4435" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3387 %rowCenter_addr_80 = getelementptr i8 %rowCenter, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="rowCenter_addr_80"/></StgValue>
</operation>

<operation id="4436" st_id="237" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="8" op_0_bw="7">
<![CDATA[
:3388 %rowCenter_load_236 = load i7 %rowCenter_addr_80

]]></Node>
<StgValue><ssdm name="rowCenter_load_236"/></StgValue>
</operation>

<operation id="4437" st_id="237" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="8" op_0_bw="7">
<![CDATA[
:3397 %rowAbove_load_235 = load i7 %rowAbove_addr_78

]]></Node>
<StgValue><ssdm name="rowAbove_load_235"/></StgValue>
</operation>

<operation id="4438" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3399 %rowAbove_addr_80 = getelementptr i8 %rowAbove, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="rowAbove_addr_80"/></StgValue>
</operation>

<operation id="4439" st_id="237" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="8" op_0_bw="7">
<![CDATA[
:3400 %rowAbove_load_236 = load i7 %rowAbove_addr_80

]]></Node>
<StgValue><ssdm name="rowAbove_load_236"/></StgValue>
</operation>

<operation id="4440" st_id="237" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="8" op_0_bw="7">
<![CDATA[
:3402 %rowBelow_load_235 = load i7 %rowBelow_addr_78

]]></Node>
<StgValue><ssdm name="rowBelow_load_235"/></StgValue>
</operation>

<operation id="4441" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3404 %rowBelow_addr_80 = getelementptr i8 %rowBelow, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="rowBelow_addr_80"/></StgValue>
</operation>

<operation id="4442" st_id="237" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="8" op_0_bw="7">
<![CDATA[
:3405 %rowBelow_load_236 = load i7 %rowBelow_addr_80

]]></Node>
<StgValue><ssdm name="rowBelow_load_236"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="4443" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3379 %shl_ln25_77 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_234, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_77"/></StgValue>
</operation>

<operation id="4444" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="14" op_0_bw="12">
<![CDATA[
:3380 %zext_ln27_546 = zext i12 %shl_ln25_77

]]></Node>
<StgValue><ssdm name="zext_ln27_546"/></StgValue>
</operation>

<operation id="4445" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="9" op_0_bw="8">
<![CDATA[
:3386 %zext_ln27_549 = zext i8 %rowCenter_load_235

]]></Node>
<StgValue><ssdm name="zext_ln27_549"/></StgValue>
</operation>

<operation id="4446" st_id="238" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="8" op_0_bw="7">
<![CDATA[
:3388 %rowCenter_load_236 = load i7 %rowCenter_addr_80

]]></Node>
<StgValue><ssdm name="rowCenter_load_236"/></StgValue>
</operation>

<operation id="4447" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="9" op_0_bw="8">
<![CDATA[
:3389 %zext_ln27_550 = zext i8 %rowCenter_load_236

]]></Node>
<StgValue><ssdm name="zext_ln27_550"/></StgValue>
</operation>

<operation id="4448" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="10" op_0_bw="9">
<![CDATA[
:3391 %zext_ln27_551 = zext i9 %add_ln27_234

]]></Node>
<StgValue><ssdm name="zext_ln27_551"/></StgValue>
</operation>

<operation id="4449" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3392 %add_ln27_235 = add i9 %zext_ln27_549, i9 %zext_ln27_550

]]></Node>
<StgValue><ssdm name="add_ln27_235"/></StgValue>
</operation>

<operation id="4450" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="10" op_0_bw="9">
<![CDATA[
:3393 %zext_ln27_552 = zext i9 %add_ln27_235

]]></Node>
<StgValue><ssdm name="zext_ln27_552"/></StgValue>
</operation>

<operation id="4451" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3394 %sum_adjacent_78 = add i10 %zext_ln27_552, i10 %zext_ln27_551

]]></Node>
<StgValue><ssdm name="sum_adjacent_78"/></StgValue>
</operation>

<operation id="4452" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3395 %shl_ln28_77 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_78, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_77"/></StgValue>
</operation>

<operation id="4453" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="14" op_0_bw="13">
<![CDATA[
:3396 %zext_ln30_546 = zext i13 %shl_ln28_77

]]></Node>
<StgValue><ssdm name="zext_ln30_546"/></StgValue>
</operation>

<operation id="4454" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="9" op_0_bw="8">
<![CDATA[
:3398 %zext_ln30_547 = zext i8 %rowAbove_load_235

]]></Node>
<StgValue><ssdm name="zext_ln30_547"/></StgValue>
</operation>

<operation id="4455" st_id="238" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="8" op_0_bw="7">
<![CDATA[
:3400 %rowAbove_load_236 = load i7 %rowAbove_addr_80

]]></Node>
<StgValue><ssdm name="rowAbove_load_236"/></StgValue>
</operation>

<operation id="4456" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="9" op_0_bw="8">
<![CDATA[
:3401 %zext_ln30_548 = zext i8 %rowAbove_load_236

]]></Node>
<StgValue><ssdm name="zext_ln30_548"/></StgValue>
</operation>

<operation id="4457" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="9" op_0_bw="8">
<![CDATA[
:3403 %zext_ln30_549 = zext i8 %rowBelow_load_235

]]></Node>
<StgValue><ssdm name="zext_ln30_549"/></StgValue>
</operation>

<operation id="4458" st_id="238" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="8" op_0_bw="7">
<![CDATA[
:3405 %rowBelow_load_236 = load i7 %rowBelow_addr_80

]]></Node>
<StgValue><ssdm name="rowBelow_load_236"/></StgValue>
</operation>

<operation id="4459" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="9" op_0_bw="8">
<![CDATA[
:3406 %zext_ln30_550 = zext i8 %rowBelow_load_236

]]></Node>
<StgValue><ssdm name="zext_ln30_550"/></StgValue>
</operation>

<operation id="4460" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3407 %add_ln30_234 = add i9 %zext_ln30_548, i9 %zext_ln30_547

]]></Node>
<StgValue><ssdm name="add_ln30_234"/></StgValue>
</operation>

<operation id="4461" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="10" op_0_bw="9">
<![CDATA[
:3408 %zext_ln30_551 = zext i9 %add_ln30_234

]]></Node>
<StgValue><ssdm name="zext_ln30_551"/></StgValue>
</operation>

<operation id="4462" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3409 %add_ln30_235 = add i9 %zext_ln30_549, i9 %zext_ln30_550

]]></Node>
<StgValue><ssdm name="add_ln30_235"/></StgValue>
</operation>

<operation id="4463" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="10" op_0_bw="9">
<![CDATA[
:3410 %zext_ln30_552 = zext i9 %add_ln30_235

]]></Node>
<StgValue><ssdm name="zext_ln30_552"/></StgValue>
</operation>

<operation id="4464" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3411 %sum_diagonal_78 = add i10 %zext_ln30_552, i10 %zext_ln30_551

]]></Node>
<StgValue><ssdm name="sum_diagonal_78"/></StgValue>
</operation>

<operation id="4465" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3412 %shl_ln31_77 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_78, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_77"/></StgValue>
</operation>

<operation id="4466" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="13" op_0_bw="12">
<![CDATA[
:3413 %zext_ln34_156 = zext i12 %shl_ln31_77

]]></Node>
<StgValue><ssdm name="zext_ln34_156"/></StgValue>
</operation>

<operation id="4467" st_id="238" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3414 %add_ln34_274 = add i14 %zext_ln27_546, i14 %zext_ln30_546

]]></Node>
<StgValue><ssdm name="add_ln34_274"/></StgValue>
</operation>

<operation id="4468" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3415 %add_ln34_275 = add i13 %zext_ln34_156, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_275"/></StgValue>
</operation>

<operation id="4469" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="14" op_0_bw="13">
<![CDATA[
:3416 %zext_ln34_157 = zext i13 %add_ln34_275

]]></Node>
<StgValue><ssdm name="zext_ln34_157"/></StgValue>
</operation>

<operation id="4470" st_id="238" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3417 %add_ln34_78 = add i14 %zext_ln34_157, i14 %add_ln34_274

]]></Node>
<StgValue><ssdm name="add_ln34_78"/></StgValue>
</operation>

<operation id="4471" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3418 %trunc_ln35_77 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_78, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_77"/></StgValue>
</operation>

<operation id="4472" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3419 %outputRow_addr_78 = getelementptr i8 %outputRow, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="outputRow_addr_78"/></StgValue>
</operation>

<operation id="4473" st_id="238" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3420 %store_ln35 = store i8 %trunc_ln35_77, i7 %outputRow_addr_78

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4474" st_id="238" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="8" op_0_bw="7">
<![CDATA[
:3421 %rowCenter_load_237 = load i7 %rowCenter_addr_80

]]></Node>
<StgValue><ssdm name="rowCenter_load_237"/></StgValue>
</operation>

<operation id="4475" st_id="238" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="8" op_0_bw="7">
<![CDATA[
:3424 %rowAbove_load_237 = load i7 %rowAbove_addr_80

]]></Node>
<StgValue><ssdm name="rowAbove_load_237"/></StgValue>
</operation>

<operation id="4476" st_id="238" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="8" op_0_bw="7">
<![CDATA[
:3426 %rowBelow_load_237 = load i7 %rowBelow_addr_80

]]></Node>
<StgValue><ssdm name="rowBelow_load_237"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="4477" st_id="239" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="8" op_0_bw="7">
<![CDATA[
:3421 %rowCenter_load_237 = load i7 %rowCenter_addr_80

]]></Node>
<StgValue><ssdm name="rowCenter_load_237"/></StgValue>
</operation>

<operation id="4478" st_id="239" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="8" op_0_bw="7">
<![CDATA[
:3424 %rowAbove_load_237 = load i7 %rowAbove_addr_80

]]></Node>
<StgValue><ssdm name="rowAbove_load_237"/></StgValue>
</operation>

<operation id="4479" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="9" op_0_bw="8">
<![CDATA[
:3425 %zext_ln27_554 = zext i8 %rowAbove_load_237

]]></Node>
<StgValue><ssdm name="zext_ln27_554"/></StgValue>
</operation>

<operation id="4480" st_id="239" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="8" op_0_bw="7">
<![CDATA[
:3426 %rowBelow_load_237 = load i7 %rowBelow_addr_80

]]></Node>
<StgValue><ssdm name="rowBelow_load_237"/></StgValue>
</operation>

<operation id="4481" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="9" op_0_bw="8">
<![CDATA[
:3427 %zext_ln27_555 = zext i8 %rowBelow_load_237

]]></Node>
<StgValue><ssdm name="zext_ln27_555"/></StgValue>
</operation>

<operation id="4482" st_id="239" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="8" op_0_bw="7">
<![CDATA[
:3428 %rowCenter_load_238 = load i7 %rowCenter_addr_79

]]></Node>
<StgValue><ssdm name="rowCenter_load_238"/></StgValue>
</operation>

<operation id="4483" st_id="239" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3433 %add_ln27_237 = add i9 %zext_ln27_555, i9 %zext_ln27_554

]]></Node>
<StgValue><ssdm name="add_ln27_237"/></StgValue>
</operation>

<operation id="4484" st_id="239" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="8" op_0_bw="7">
<![CDATA[
:3440 %rowAbove_load_238 = load i7 %rowAbove_addr_79

]]></Node>
<StgValue><ssdm name="rowAbove_load_238"/></StgValue>
</operation>

<operation id="4485" st_id="239" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="8" op_0_bw="7">
<![CDATA[
:3445 %rowBelow_load_238 = load i7 %rowBelow_addr_79

]]></Node>
<StgValue><ssdm name="rowBelow_load_238"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="4486" st_id="240" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="8" op_0_bw="7">
<![CDATA[
:3428 %rowCenter_load_238 = load i7 %rowCenter_addr_79

]]></Node>
<StgValue><ssdm name="rowCenter_load_238"/></StgValue>
</operation>

<operation id="4487" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3430 %rowCenter_addr_81 = getelementptr i8 %rowCenter, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="rowCenter_addr_81"/></StgValue>
</operation>

<operation id="4488" st_id="240" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="8" op_0_bw="7">
<![CDATA[
:3431 %rowCenter_load_239 = load i7 %rowCenter_addr_81

]]></Node>
<StgValue><ssdm name="rowCenter_load_239"/></StgValue>
</operation>

<operation id="4489" st_id="240" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="8" op_0_bw="7">
<![CDATA[
:3440 %rowAbove_load_238 = load i7 %rowAbove_addr_79

]]></Node>
<StgValue><ssdm name="rowAbove_load_238"/></StgValue>
</operation>

<operation id="4490" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3442 %rowAbove_addr_81 = getelementptr i8 %rowAbove, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="rowAbove_addr_81"/></StgValue>
</operation>

<operation id="4491" st_id="240" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="8" op_0_bw="7">
<![CDATA[
:3443 %rowAbove_load_239 = load i7 %rowAbove_addr_81

]]></Node>
<StgValue><ssdm name="rowAbove_load_239"/></StgValue>
</operation>

<operation id="4492" st_id="240" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="8" op_0_bw="7">
<![CDATA[
:3445 %rowBelow_load_238 = load i7 %rowBelow_addr_79

]]></Node>
<StgValue><ssdm name="rowBelow_load_238"/></StgValue>
</operation>

<operation id="4493" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3447 %rowBelow_addr_81 = getelementptr i8 %rowBelow, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="rowBelow_addr_81"/></StgValue>
</operation>

<operation id="4494" st_id="240" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="8" op_0_bw="7">
<![CDATA[
:3448 %rowBelow_load_239 = load i7 %rowBelow_addr_81

]]></Node>
<StgValue><ssdm name="rowBelow_load_239"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="4495" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3422 %shl_ln25_78 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_237, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_78"/></StgValue>
</operation>

<operation id="4496" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="14" op_0_bw="12">
<![CDATA[
:3423 %zext_ln27_553 = zext i12 %shl_ln25_78

]]></Node>
<StgValue><ssdm name="zext_ln27_553"/></StgValue>
</operation>

<operation id="4497" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="9" op_0_bw="8">
<![CDATA[
:3429 %zext_ln27_556 = zext i8 %rowCenter_load_238

]]></Node>
<StgValue><ssdm name="zext_ln27_556"/></StgValue>
</operation>

<operation id="4498" st_id="241" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="8" op_0_bw="7">
<![CDATA[
:3431 %rowCenter_load_239 = load i7 %rowCenter_addr_81

]]></Node>
<StgValue><ssdm name="rowCenter_load_239"/></StgValue>
</operation>

<operation id="4499" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="9" op_0_bw="8">
<![CDATA[
:3432 %zext_ln27_557 = zext i8 %rowCenter_load_239

]]></Node>
<StgValue><ssdm name="zext_ln27_557"/></StgValue>
</operation>

<operation id="4500" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="10" op_0_bw="9">
<![CDATA[
:3434 %zext_ln27_558 = zext i9 %add_ln27_237

]]></Node>
<StgValue><ssdm name="zext_ln27_558"/></StgValue>
</operation>

<operation id="4501" st_id="241" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3435 %add_ln27_238 = add i9 %zext_ln27_556, i9 %zext_ln27_557

]]></Node>
<StgValue><ssdm name="add_ln27_238"/></StgValue>
</operation>

<operation id="4502" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="10" op_0_bw="9">
<![CDATA[
:3436 %zext_ln27_559 = zext i9 %add_ln27_238

]]></Node>
<StgValue><ssdm name="zext_ln27_559"/></StgValue>
</operation>

<operation id="4503" st_id="241" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3437 %sum_adjacent_79 = add i10 %zext_ln27_559, i10 %zext_ln27_558

]]></Node>
<StgValue><ssdm name="sum_adjacent_79"/></StgValue>
</operation>

<operation id="4504" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3438 %shl_ln28_78 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_79, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_78"/></StgValue>
</operation>

<operation id="4505" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="14" op_0_bw="13">
<![CDATA[
:3439 %zext_ln30_553 = zext i13 %shl_ln28_78

]]></Node>
<StgValue><ssdm name="zext_ln30_553"/></StgValue>
</operation>

<operation id="4506" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="9" op_0_bw="8">
<![CDATA[
:3441 %zext_ln30_554 = zext i8 %rowAbove_load_238

]]></Node>
<StgValue><ssdm name="zext_ln30_554"/></StgValue>
</operation>

<operation id="4507" st_id="241" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="8" op_0_bw="7">
<![CDATA[
:3443 %rowAbove_load_239 = load i7 %rowAbove_addr_81

]]></Node>
<StgValue><ssdm name="rowAbove_load_239"/></StgValue>
</operation>

<operation id="4508" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="9" op_0_bw="8">
<![CDATA[
:3444 %zext_ln30_555 = zext i8 %rowAbove_load_239

]]></Node>
<StgValue><ssdm name="zext_ln30_555"/></StgValue>
</operation>

<operation id="4509" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="9" op_0_bw="8">
<![CDATA[
:3446 %zext_ln30_556 = zext i8 %rowBelow_load_238

]]></Node>
<StgValue><ssdm name="zext_ln30_556"/></StgValue>
</operation>

<operation id="4510" st_id="241" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="8" op_0_bw="7">
<![CDATA[
:3448 %rowBelow_load_239 = load i7 %rowBelow_addr_81

]]></Node>
<StgValue><ssdm name="rowBelow_load_239"/></StgValue>
</operation>

<operation id="4511" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="9" op_0_bw="8">
<![CDATA[
:3449 %zext_ln30_557 = zext i8 %rowBelow_load_239

]]></Node>
<StgValue><ssdm name="zext_ln30_557"/></StgValue>
</operation>

<operation id="4512" st_id="241" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3450 %add_ln30_237 = add i9 %zext_ln30_555, i9 %zext_ln30_554

]]></Node>
<StgValue><ssdm name="add_ln30_237"/></StgValue>
</operation>

<operation id="4513" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="10" op_0_bw="9">
<![CDATA[
:3451 %zext_ln30_558 = zext i9 %add_ln30_237

]]></Node>
<StgValue><ssdm name="zext_ln30_558"/></StgValue>
</operation>

<operation id="4514" st_id="241" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3452 %add_ln30_238 = add i9 %zext_ln30_556, i9 %zext_ln30_557

]]></Node>
<StgValue><ssdm name="add_ln30_238"/></StgValue>
</operation>

<operation id="4515" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="10" op_0_bw="9">
<![CDATA[
:3453 %zext_ln30_559 = zext i9 %add_ln30_238

]]></Node>
<StgValue><ssdm name="zext_ln30_559"/></StgValue>
</operation>

<operation id="4516" st_id="241" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3454 %sum_diagonal_79 = add i10 %zext_ln30_559, i10 %zext_ln30_558

]]></Node>
<StgValue><ssdm name="sum_diagonal_79"/></StgValue>
</operation>

<operation id="4517" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3455 %shl_ln31_78 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_79, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_78"/></StgValue>
</operation>

<operation id="4518" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="13" op_0_bw="12">
<![CDATA[
:3456 %zext_ln34_158 = zext i12 %shl_ln31_78

]]></Node>
<StgValue><ssdm name="zext_ln34_158"/></StgValue>
</operation>

<operation id="4519" st_id="241" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3457 %add_ln34_276 = add i14 %zext_ln27_553, i14 %zext_ln30_553

]]></Node>
<StgValue><ssdm name="add_ln34_276"/></StgValue>
</operation>

<operation id="4520" st_id="241" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3458 %add_ln34_277 = add i13 %zext_ln34_158, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_277"/></StgValue>
</operation>

<operation id="4521" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="14" op_0_bw="13">
<![CDATA[
:3459 %zext_ln34_159 = zext i13 %add_ln34_277

]]></Node>
<StgValue><ssdm name="zext_ln34_159"/></StgValue>
</operation>

<operation id="4522" st_id="241" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3460 %add_ln34_79 = add i14 %zext_ln34_159, i14 %add_ln34_276

]]></Node>
<StgValue><ssdm name="add_ln34_79"/></StgValue>
</operation>

<operation id="4523" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3461 %trunc_ln35_78 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_79, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_78"/></StgValue>
</operation>

<operation id="4524" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3462 %outputRow_addr_79 = getelementptr i8 %outputRow, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="outputRow_addr_79"/></StgValue>
</operation>

<operation id="4525" st_id="241" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3463 %store_ln35 = store i8 %trunc_ln35_78, i7 %outputRow_addr_79

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4526" st_id="241" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="8" op_0_bw="7">
<![CDATA[
:3464 %rowCenter_load_240 = load i7 %rowCenter_addr_81

]]></Node>
<StgValue><ssdm name="rowCenter_load_240"/></StgValue>
</operation>

<operation id="4527" st_id="241" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="8" op_0_bw="7">
<![CDATA[
:3467 %rowAbove_load_240 = load i7 %rowAbove_addr_81

]]></Node>
<StgValue><ssdm name="rowAbove_load_240"/></StgValue>
</operation>

<operation id="4528" st_id="241" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="8" op_0_bw="7">
<![CDATA[
:3469 %rowBelow_load_240 = load i7 %rowBelow_addr_81

]]></Node>
<StgValue><ssdm name="rowBelow_load_240"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="4529" st_id="242" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="8" op_0_bw="7">
<![CDATA[
:3464 %rowCenter_load_240 = load i7 %rowCenter_addr_81

]]></Node>
<StgValue><ssdm name="rowCenter_load_240"/></StgValue>
</operation>

<operation id="4530" st_id="242" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="8" op_0_bw="7">
<![CDATA[
:3467 %rowAbove_load_240 = load i7 %rowAbove_addr_81

]]></Node>
<StgValue><ssdm name="rowAbove_load_240"/></StgValue>
</operation>

<operation id="4531" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="9" op_0_bw="8">
<![CDATA[
:3468 %zext_ln27_561 = zext i8 %rowAbove_load_240

]]></Node>
<StgValue><ssdm name="zext_ln27_561"/></StgValue>
</operation>

<operation id="4532" st_id="242" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="8" op_0_bw="7">
<![CDATA[
:3469 %rowBelow_load_240 = load i7 %rowBelow_addr_81

]]></Node>
<StgValue><ssdm name="rowBelow_load_240"/></StgValue>
</operation>

<operation id="4533" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="9" op_0_bw="8">
<![CDATA[
:3470 %zext_ln27_562 = zext i8 %rowBelow_load_240

]]></Node>
<StgValue><ssdm name="zext_ln27_562"/></StgValue>
</operation>

<operation id="4534" st_id="242" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="8" op_0_bw="7">
<![CDATA[
:3471 %rowCenter_load_241 = load i7 %rowCenter_addr_80

]]></Node>
<StgValue><ssdm name="rowCenter_load_241"/></StgValue>
</operation>

<operation id="4535" st_id="242" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3476 %add_ln27_240 = add i9 %zext_ln27_562, i9 %zext_ln27_561

]]></Node>
<StgValue><ssdm name="add_ln27_240"/></StgValue>
</operation>

<operation id="4536" st_id="242" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="8" op_0_bw="7">
<![CDATA[
:3483 %rowAbove_load_241 = load i7 %rowAbove_addr_80

]]></Node>
<StgValue><ssdm name="rowAbove_load_241"/></StgValue>
</operation>

<operation id="4537" st_id="242" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="8" op_0_bw="7">
<![CDATA[
:3488 %rowBelow_load_241 = load i7 %rowBelow_addr_80

]]></Node>
<StgValue><ssdm name="rowBelow_load_241"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="4538" st_id="243" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="8" op_0_bw="7">
<![CDATA[
:3471 %rowCenter_load_241 = load i7 %rowCenter_addr_80

]]></Node>
<StgValue><ssdm name="rowCenter_load_241"/></StgValue>
</operation>

<operation id="4539" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3473 %rowCenter_addr_82 = getelementptr i8 %rowCenter, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="rowCenter_addr_82"/></StgValue>
</operation>

<operation id="4540" st_id="243" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="8" op_0_bw="7">
<![CDATA[
:3474 %rowCenter_load_242 = load i7 %rowCenter_addr_82

]]></Node>
<StgValue><ssdm name="rowCenter_load_242"/></StgValue>
</operation>

<operation id="4541" st_id="243" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="8" op_0_bw="7">
<![CDATA[
:3483 %rowAbove_load_241 = load i7 %rowAbove_addr_80

]]></Node>
<StgValue><ssdm name="rowAbove_load_241"/></StgValue>
</operation>

<operation id="4542" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3485 %rowAbove_addr_82 = getelementptr i8 %rowAbove, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="rowAbove_addr_82"/></StgValue>
</operation>

<operation id="4543" st_id="243" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="8" op_0_bw="7">
<![CDATA[
:3486 %rowAbove_load_242 = load i7 %rowAbove_addr_82

]]></Node>
<StgValue><ssdm name="rowAbove_load_242"/></StgValue>
</operation>

<operation id="4544" st_id="243" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="8" op_0_bw="7">
<![CDATA[
:3488 %rowBelow_load_241 = load i7 %rowBelow_addr_80

]]></Node>
<StgValue><ssdm name="rowBelow_load_241"/></StgValue>
</operation>

<operation id="4545" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3490 %rowBelow_addr_82 = getelementptr i8 %rowBelow, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="rowBelow_addr_82"/></StgValue>
</operation>

<operation id="4546" st_id="243" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="8" op_0_bw="7">
<![CDATA[
:3491 %rowBelow_load_242 = load i7 %rowBelow_addr_82

]]></Node>
<StgValue><ssdm name="rowBelow_load_242"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="4547" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3465 %shl_ln25_79 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_240, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_79"/></StgValue>
</operation>

<operation id="4548" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="14" op_0_bw="12">
<![CDATA[
:3466 %zext_ln27_560 = zext i12 %shl_ln25_79

]]></Node>
<StgValue><ssdm name="zext_ln27_560"/></StgValue>
</operation>

<operation id="4549" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="9" op_0_bw="8">
<![CDATA[
:3472 %zext_ln27_563 = zext i8 %rowCenter_load_241

]]></Node>
<StgValue><ssdm name="zext_ln27_563"/></StgValue>
</operation>

<operation id="4550" st_id="244" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="8" op_0_bw="7">
<![CDATA[
:3474 %rowCenter_load_242 = load i7 %rowCenter_addr_82

]]></Node>
<StgValue><ssdm name="rowCenter_load_242"/></StgValue>
</operation>

<operation id="4551" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="9" op_0_bw="8">
<![CDATA[
:3475 %zext_ln27_564 = zext i8 %rowCenter_load_242

]]></Node>
<StgValue><ssdm name="zext_ln27_564"/></StgValue>
</operation>

<operation id="4552" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="10" op_0_bw="9">
<![CDATA[
:3477 %zext_ln27_565 = zext i9 %add_ln27_240

]]></Node>
<StgValue><ssdm name="zext_ln27_565"/></StgValue>
</operation>

<operation id="4553" st_id="244" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3478 %add_ln27_241 = add i9 %zext_ln27_563, i9 %zext_ln27_564

]]></Node>
<StgValue><ssdm name="add_ln27_241"/></StgValue>
</operation>

<operation id="4554" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="10" op_0_bw="9">
<![CDATA[
:3479 %zext_ln27_566 = zext i9 %add_ln27_241

]]></Node>
<StgValue><ssdm name="zext_ln27_566"/></StgValue>
</operation>

<operation id="4555" st_id="244" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3480 %sum_adjacent_80 = add i10 %zext_ln27_566, i10 %zext_ln27_565

]]></Node>
<StgValue><ssdm name="sum_adjacent_80"/></StgValue>
</operation>

<operation id="4556" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3481 %shl_ln28_79 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_80, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_79"/></StgValue>
</operation>

<operation id="4557" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="14" op_0_bw="13">
<![CDATA[
:3482 %zext_ln30_560 = zext i13 %shl_ln28_79

]]></Node>
<StgValue><ssdm name="zext_ln30_560"/></StgValue>
</operation>

<operation id="4558" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="9" op_0_bw="8">
<![CDATA[
:3484 %zext_ln30_561 = zext i8 %rowAbove_load_241

]]></Node>
<StgValue><ssdm name="zext_ln30_561"/></StgValue>
</operation>

<operation id="4559" st_id="244" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="8" op_0_bw="7">
<![CDATA[
:3486 %rowAbove_load_242 = load i7 %rowAbove_addr_82

]]></Node>
<StgValue><ssdm name="rowAbove_load_242"/></StgValue>
</operation>

<operation id="4560" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="9" op_0_bw="8">
<![CDATA[
:3487 %zext_ln30_562 = zext i8 %rowAbove_load_242

]]></Node>
<StgValue><ssdm name="zext_ln30_562"/></StgValue>
</operation>

<operation id="4561" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="9" op_0_bw="8">
<![CDATA[
:3489 %zext_ln30_563 = zext i8 %rowBelow_load_241

]]></Node>
<StgValue><ssdm name="zext_ln30_563"/></StgValue>
</operation>

<operation id="4562" st_id="244" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="8" op_0_bw="7">
<![CDATA[
:3491 %rowBelow_load_242 = load i7 %rowBelow_addr_82

]]></Node>
<StgValue><ssdm name="rowBelow_load_242"/></StgValue>
</operation>

<operation id="4563" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="9" op_0_bw="8">
<![CDATA[
:3492 %zext_ln30_564 = zext i8 %rowBelow_load_242

]]></Node>
<StgValue><ssdm name="zext_ln30_564"/></StgValue>
</operation>

<operation id="4564" st_id="244" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3493 %add_ln30_240 = add i9 %zext_ln30_562, i9 %zext_ln30_561

]]></Node>
<StgValue><ssdm name="add_ln30_240"/></StgValue>
</operation>

<operation id="4565" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="10" op_0_bw="9">
<![CDATA[
:3494 %zext_ln30_565 = zext i9 %add_ln30_240

]]></Node>
<StgValue><ssdm name="zext_ln30_565"/></StgValue>
</operation>

<operation id="4566" st_id="244" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3495 %add_ln30_241 = add i9 %zext_ln30_563, i9 %zext_ln30_564

]]></Node>
<StgValue><ssdm name="add_ln30_241"/></StgValue>
</operation>

<operation id="4567" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="10" op_0_bw="9">
<![CDATA[
:3496 %zext_ln30_566 = zext i9 %add_ln30_241

]]></Node>
<StgValue><ssdm name="zext_ln30_566"/></StgValue>
</operation>

<operation id="4568" st_id="244" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3497 %sum_diagonal_80 = add i10 %zext_ln30_566, i10 %zext_ln30_565

]]></Node>
<StgValue><ssdm name="sum_diagonal_80"/></StgValue>
</operation>

<operation id="4569" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3498 %shl_ln31_79 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_80, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_79"/></StgValue>
</operation>

<operation id="4570" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="13" op_0_bw="12">
<![CDATA[
:3499 %zext_ln34_160 = zext i12 %shl_ln31_79

]]></Node>
<StgValue><ssdm name="zext_ln34_160"/></StgValue>
</operation>

<operation id="4571" st_id="244" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3500 %add_ln34_278 = add i14 %zext_ln27_560, i14 %zext_ln30_560

]]></Node>
<StgValue><ssdm name="add_ln34_278"/></StgValue>
</operation>

<operation id="4572" st_id="244" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3501 %add_ln34_279 = add i13 %zext_ln34_160, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_279"/></StgValue>
</operation>

<operation id="4573" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="14" op_0_bw="13">
<![CDATA[
:3502 %zext_ln34_161 = zext i13 %add_ln34_279

]]></Node>
<StgValue><ssdm name="zext_ln34_161"/></StgValue>
</operation>

<operation id="4574" st_id="244" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3503 %add_ln34_80 = add i14 %zext_ln34_161, i14 %add_ln34_278

]]></Node>
<StgValue><ssdm name="add_ln34_80"/></StgValue>
</operation>

<operation id="4575" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3504 %trunc_ln35_79 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_80, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_79"/></StgValue>
</operation>

<operation id="4576" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3505 %outputRow_addr_80 = getelementptr i8 %outputRow, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="outputRow_addr_80"/></StgValue>
</operation>

<operation id="4577" st_id="244" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3506 %store_ln35 = store i8 %trunc_ln35_79, i7 %outputRow_addr_80

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4578" st_id="244" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="8" op_0_bw="7">
<![CDATA[
:3507 %rowCenter_load_243 = load i7 %rowCenter_addr_82

]]></Node>
<StgValue><ssdm name="rowCenter_load_243"/></StgValue>
</operation>

<operation id="4579" st_id="244" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="8" op_0_bw="7">
<![CDATA[
:3510 %rowAbove_load_243 = load i7 %rowAbove_addr_82

]]></Node>
<StgValue><ssdm name="rowAbove_load_243"/></StgValue>
</operation>

<operation id="4580" st_id="244" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="8" op_0_bw="7">
<![CDATA[
:3512 %rowBelow_load_243 = load i7 %rowBelow_addr_82

]]></Node>
<StgValue><ssdm name="rowBelow_load_243"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="4581" st_id="245" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="8" op_0_bw="7">
<![CDATA[
:3507 %rowCenter_load_243 = load i7 %rowCenter_addr_82

]]></Node>
<StgValue><ssdm name="rowCenter_load_243"/></StgValue>
</operation>

<operation id="4582" st_id="245" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="8" op_0_bw="7">
<![CDATA[
:3510 %rowAbove_load_243 = load i7 %rowAbove_addr_82

]]></Node>
<StgValue><ssdm name="rowAbove_load_243"/></StgValue>
</operation>

<operation id="4583" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="9" op_0_bw="8">
<![CDATA[
:3511 %zext_ln27_568 = zext i8 %rowAbove_load_243

]]></Node>
<StgValue><ssdm name="zext_ln27_568"/></StgValue>
</operation>

<operation id="4584" st_id="245" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="8" op_0_bw="7">
<![CDATA[
:3512 %rowBelow_load_243 = load i7 %rowBelow_addr_82

]]></Node>
<StgValue><ssdm name="rowBelow_load_243"/></StgValue>
</operation>

<operation id="4585" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="9" op_0_bw="8">
<![CDATA[
:3513 %zext_ln27_569 = zext i8 %rowBelow_load_243

]]></Node>
<StgValue><ssdm name="zext_ln27_569"/></StgValue>
</operation>

<operation id="4586" st_id="245" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="8" op_0_bw="7">
<![CDATA[
:3514 %rowCenter_load_244 = load i7 %rowCenter_addr_81

]]></Node>
<StgValue><ssdm name="rowCenter_load_244"/></StgValue>
</operation>

<operation id="4587" st_id="245" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3519 %add_ln27_243 = add i9 %zext_ln27_569, i9 %zext_ln27_568

]]></Node>
<StgValue><ssdm name="add_ln27_243"/></StgValue>
</operation>

<operation id="4588" st_id="245" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="8" op_0_bw="7">
<![CDATA[
:3526 %rowAbove_load_244 = load i7 %rowAbove_addr_81

]]></Node>
<StgValue><ssdm name="rowAbove_load_244"/></StgValue>
</operation>

<operation id="4589" st_id="245" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="8" op_0_bw="7">
<![CDATA[
:3531 %rowBelow_load_244 = load i7 %rowBelow_addr_81

]]></Node>
<StgValue><ssdm name="rowBelow_load_244"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="4590" st_id="246" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="8" op_0_bw="7">
<![CDATA[
:3514 %rowCenter_load_244 = load i7 %rowCenter_addr_81

]]></Node>
<StgValue><ssdm name="rowCenter_load_244"/></StgValue>
</operation>

<operation id="4591" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3516 %rowCenter_addr_83 = getelementptr i8 %rowCenter, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="rowCenter_addr_83"/></StgValue>
</operation>

<operation id="4592" st_id="246" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="8" op_0_bw="7">
<![CDATA[
:3517 %rowCenter_load_245 = load i7 %rowCenter_addr_83

]]></Node>
<StgValue><ssdm name="rowCenter_load_245"/></StgValue>
</operation>

<operation id="4593" st_id="246" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="8" op_0_bw="7">
<![CDATA[
:3526 %rowAbove_load_244 = load i7 %rowAbove_addr_81

]]></Node>
<StgValue><ssdm name="rowAbove_load_244"/></StgValue>
</operation>

<operation id="4594" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3528 %rowAbove_addr_83 = getelementptr i8 %rowAbove, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="rowAbove_addr_83"/></StgValue>
</operation>

<operation id="4595" st_id="246" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="8" op_0_bw="7">
<![CDATA[
:3529 %rowAbove_load_245 = load i7 %rowAbove_addr_83

]]></Node>
<StgValue><ssdm name="rowAbove_load_245"/></StgValue>
</operation>

<operation id="4596" st_id="246" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="8" op_0_bw="7">
<![CDATA[
:3531 %rowBelow_load_244 = load i7 %rowBelow_addr_81

]]></Node>
<StgValue><ssdm name="rowBelow_load_244"/></StgValue>
</operation>

<operation id="4597" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3533 %rowBelow_addr_83 = getelementptr i8 %rowBelow, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="rowBelow_addr_83"/></StgValue>
</operation>

<operation id="4598" st_id="246" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="8" op_0_bw="7">
<![CDATA[
:3534 %rowBelow_load_245 = load i7 %rowBelow_addr_83

]]></Node>
<StgValue><ssdm name="rowBelow_load_245"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="4599" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3508 %shl_ln25_80 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_243, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_80"/></StgValue>
</operation>

<operation id="4600" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="14" op_0_bw="12">
<![CDATA[
:3509 %zext_ln27_567 = zext i12 %shl_ln25_80

]]></Node>
<StgValue><ssdm name="zext_ln27_567"/></StgValue>
</operation>

<operation id="4601" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="9" op_0_bw="8">
<![CDATA[
:3515 %zext_ln27_570 = zext i8 %rowCenter_load_244

]]></Node>
<StgValue><ssdm name="zext_ln27_570"/></StgValue>
</operation>

<operation id="4602" st_id="247" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="8" op_0_bw="7">
<![CDATA[
:3517 %rowCenter_load_245 = load i7 %rowCenter_addr_83

]]></Node>
<StgValue><ssdm name="rowCenter_load_245"/></StgValue>
</operation>

<operation id="4603" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="9" op_0_bw="8">
<![CDATA[
:3518 %zext_ln27_571 = zext i8 %rowCenter_load_245

]]></Node>
<StgValue><ssdm name="zext_ln27_571"/></StgValue>
</operation>

<operation id="4604" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="10" op_0_bw="9">
<![CDATA[
:3520 %zext_ln27_572 = zext i9 %add_ln27_243

]]></Node>
<StgValue><ssdm name="zext_ln27_572"/></StgValue>
</operation>

<operation id="4605" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3521 %add_ln27_244 = add i9 %zext_ln27_570, i9 %zext_ln27_571

]]></Node>
<StgValue><ssdm name="add_ln27_244"/></StgValue>
</operation>

<operation id="4606" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="10" op_0_bw="9">
<![CDATA[
:3522 %zext_ln27_573 = zext i9 %add_ln27_244

]]></Node>
<StgValue><ssdm name="zext_ln27_573"/></StgValue>
</operation>

<operation id="4607" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3523 %sum_adjacent_81 = add i10 %zext_ln27_573, i10 %zext_ln27_572

]]></Node>
<StgValue><ssdm name="sum_adjacent_81"/></StgValue>
</operation>

<operation id="4608" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3524 %shl_ln28_80 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_81, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_80"/></StgValue>
</operation>

<operation id="4609" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="14" op_0_bw="13">
<![CDATA[
:3525 %zext_ln30_567 = zext i13 %shl_ln28_80

]]></Node>
<StgValue><ssdm name="zext_ln30_567"/></StgValue>
</operation>

<operation id="4610" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="9" op_0_bw="8">
<![CDATA[
:3527 %zext_ln30_568 = zext i8 %rowAbove_load_244

]]></Node>
<StgValue><ssdm name="zext_ln30_568"/></StgValue>
</operation>

<operation id="4611" st_id="247" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="8" op_0_bw="7">
<![CDATA[
:3529 %rowAbove_load_245 = load i7 %rowAbove_addr_83

]]></Node>
<StgValue><ssdm name="rowAbove_load_245"/></StgValue>
</operation>

<operation id="4612" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="9" op_0_bw="8">
<![CDATA[
:3530 %zext_ln30_569 = zext i8 %rowAbove_load_245

]]></Node>
<StgValue><ssdm name="zext_ln30_569"/></StgValue>
</operation>

<operation id="4613" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="9" op_0_bw="8">
<![CDATA[
:3532 %zext_ln30_570 = zext i8 %rowBelow_load_244

]]></Node>
<StgValue><ssdm name="zext_ln30_570"/></StgValue>
</operation>

<operation id="4614" st_id="247" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="8" op_0_bw="7">
<![CDATA[
:3534 %rowBelow_load_245 = load i7 %rowBelow_addr_83

]]></Node>
<StgValue><ssdm name="rowBelow_load_245"/></StgValue>
</operation>

<operation id="4615" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="9" op_0_bw="8">
<![CDATA[
:3535 %zext_ln30_571 = zext i8 %rowBelow_load_245

]]></Node>
<StgValue><ssdm name="zext_ln30_571"/></StgValue>
</operation>

<operation id="4616" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3536 %add_ln30_243 = add i9 %zext_ln30_569, i9 %zext_ln30_568

]]></Node>
<StgValue><ssdm name="add_ln30_243"/></StgValue>
</operation>

<operation id="4617" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="10" op_0_bw="9">
<![CDATA[
:3537 %zext_ln30_572 = zext i9 %add_ln30_243

]]></Node>
<StgValue><ssdm name="zext_ln30_572"/></StgValue>
</operation>

<operation id="4618" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3538 %add_ln30_244 = add i9 %zext_ln30_570, i9 %zext_ln30_571

]]></Node>
<StgValue><ssdm name="add_ln30_244"/></StgValue>
</operation>

<operation id="4619" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="10" op_0_bw="9">
<![CDATA[
:3539 %zext_ln30_573 = zext i9 %add_ln30_244

]]></Node>
<StgValue><ssdm name="zext_ln30_573"/></StgValue>
</operation>

<operation id="4620" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3540 %sum_diagonal_81 = add i10 %zext_ln30_573, i10 %zext_ln30_572

]]></Node>
<StgValue><ssdm name="sum_diagonal_81"/></StgValue>
</operation>

<operation id="4621" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3541 %shl_ln31_80 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_81, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_80"/></StgValue>
</operation>

<operation id="4622" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="13" op_0_bw="12">
<![CDATA[
:3542 %zext_ln34_162 = zext i12 %shl_ln31_80

]]></Node>
<StgValue><ssdm name="zext_ln34_162"/></StgValue>
</operation>

<operation id="4623" st_id="247" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3543 %add_ln34_280 = add i14 %zext_ln27_567, i14 %zext_ln30_567

]]></Node>
<StgValue><ssdm name="add_ln34_280"/></StgValue>
</operation>

<operation id="4624" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3544 %add_ln34_281 = add i13 %zext_ln34_162, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_281"/></StgValue>
</operation>

<operation id="4625" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="14" op_0_bw="13">
<![CDATA[
:3545 %zext_ln34_163 = zext i13 %add_ln34_281

]]></Node>
<StgValue><ssdm name="zext_ln34_163"/></StgValue>
</operation>

<operation id="4626" st_id="247" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3546 %add_ln34_81 = add i14 %zext_ln34_163, i14 %add_ln34_280

]]></Node>
<StgValue><ssdm name="add_ln34_81"/></StgValue>
</operation>

<operation id="4627" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3547 %trunc_ln35_80 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_81, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_80"/></StgValue>
</operation>

<operation id="4628" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3548 %outputRow_addr_81 = getelementptr i8 %outputRow, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="outputRow_addr_81"/></StgValue>
</operation>

<operation id="4629" st_id="247" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3549 %store_ln35 = store i8 %trunc_ln35_80, i7 %outputRow_addr_81

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4630" st_id="247" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="8" op_0_bw="7">
<![CDATA[
:3550 %rowCenter_load_246 = load i7 %rowCenter_addr_83

]]></Node>
<StgValue><ssdm name="rowCenter_load_246"/></StgValue>
</operation>

<operation id="4631" st_id="247" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="8" op_0_bw="7">
<![CDATA[
:3553 %rowAbove_load_246 = load i7 %rowAbove_addr_83

]]></Node>
<StgValue><ssdm name="rowAbove_load_246"/></StgValue>
</operation>

<operation id="4632" st_id="247" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="8" op_0_bw="7">
<![CDATA[
:3555 %rowBelow_load_246 = load i7 %rowBelow_addr_83

]]></Node>
<StgValue><ssdm name="rowBelow_load_246"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="4633" st_id="248" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="8" op_0_bw="7">
<![CDATA[
:3550 %rowCenter_load_246 = load i7 %rowCenter_addr_83

]]></Node>
<StgValue><ssdm name="rowCenter_load_246"/></StgValue>
</operation>

<operation id="4634" st_id="248" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="8" op_0_bw="7">
<![CDATA[
:3553 %rowAbove_load_246 = load i7 %rowAbove_addr_83

]]></Node>
<StgValue><ssdm name="rowAbove_load_246"/></StgValue>
</operation>

<operation id="4635" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="9" op_0_bw="8">
<![CDATA[
:3554 %zext_ln27_575 = zext i8 %rowAbove_load_246

]]></Node>
<StgValue><ssdm name="zext_ln27_575"/></StgValue>
</operation>

<operation id="4636" st_id="248" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="8" op_0_bw="7">
<![CDATA[
:3555 %rowBelow_load_246 = load i7 %rowBelow_addr_83

]]></Node>
<StgValue><ssdm name="rowBelow_load_246"/></StgValue>
</operation>

<operation id="4637" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="9" op_0_bw="8">
<![CDATA[
:3556 %zext_ln27_576 = zext i8 %rowBelow_load_246

]]></Node>
<StgValue><ssdm name="zext_ln27_576"/></StgValue>
</operation>

<operation id="4638" st_id="248" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="8" op_0_bw="7">
<![CDATA[
:3557 %rowCenter_load_247 = load i7 %rowCenter_addr_82

]]></Node>
<StgValue><ssdm name="rowCenter_load_247"/></StgValue>
</operation>

<operation id="4639" st_id="248" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3562 %add_ln27_246 = add i9 %zext_ln27_576, i9 %zext_ln27_575

]]></Node>
<StgValue><ssdm name="add_ln27_246"/></StgValue>
</operation>

<operation id="4640" st_id="248" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="8" op_0_bw="7">
<![CDATA[
:3569 %rowAbove_load_247 = load i7 %rowAbove_addr_82

]]></Node>
<StgValue><ssdm name="rowAbove_load_247"/></StgValue>
</operation>

<operation id="4641" st_id="248" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="8" op_0_bw="7">
<![CDATA[
:3574 %rowBelow_load_247 = load i7 %rowBelow_addr_82

]]></Node>
<StgValue><ssdm name="rowBelow_load_247"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="4642" st_id="249" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="8" op_0_bw="7">
<![CDATA[
:3557 %rowCenter_load_247 = load i7 %rowCenter_addr_82

]]></Node>
<StgValue><ssdm name="rowCenter_load_247"/></StgValue>
</operation>

<operation id="4643" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3559 %rowCenter_addr_84 = getelementptr i8 %rowCenter, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="rowCenter_addr_84"/></StgValue>
</operation>

<operation id="4644" st_id="249" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="8" op_0_bw="7">
<![CDATA[
:3560 %rowCenter_load_248 = load i7 %rowCenter_addr_84

]]></Node>
<StgValue><ssdm name="rowCenter_load_248"/></StgValue>
</operation>

<operation id="4645" st_id="249" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="8" op_0_bw="7">
<![CDATA[
:3569 %rowAbove_load_247 = load i7 %rowAbove_addr_82

]]></Node>
<StgValue><ssdm name="rowAbove_load_247"/></StgValue>
</operation>

<operation id="4646" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3571 %rowAbove_addr_84 = getelementptr i8 %rowAbove, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="rowAbove_addr_84"/></StgValue>
</operation>

<operation id="4647" st_id="249" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="8" op_0_bw="7">
<![CDATA[
:3572 %rowAbove_load_248 = load i7 %rowAbove_addr_84

]]></Node>
<StgValue><ssdm name="rowAbove_load_248"/></StgValue>
</operation>

<operation id="4648" st_id="249" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="8" op_0_bw="7">
<![CDATA[
:3574 %rowBelow_load_247 = load i7 %rowBelow_addr_82

]]></Node>
<StgValue><ssdm name="rowBelow_load_247"/></StgValue>
</operation>

<operation id="4649" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3576 %rowBelow_addr_84 = getelementptr i8 %rowBelow, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="rowBelow_addr_84"/></StgValue>
</operation>

<operation id="4650" st_id="249" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="8" op_0_bw="7">
<![CDATA[
:3577 %rowBelow_load_248 = load i7 %rowBelow_addr_84

]]></Node>
<StgValue><ssdm name="rowBelow_load_248"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="4651" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3551 %shl_ln25_81 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_246, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_81"/></StgValue>
</operation>

<operation id="4652" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="14" op_0_bw="12">
<![CDATA[
:3552 %zext_ln27_574 = zext i12 %shl_ln25_81

]]></Node>
<StgValue><ssdm name="zext_ln27_574"/></StgValue>
</operation>

<operation id="4653" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="9" op_0_bw="8">
<![CDATA[
:3558 %zext_ln27_577 = zext i8 %rowCenter_load_247

]]></Node>
<StgValue><ssdm name="zext_ln27_577"/></StgValue>
</operation>

<operation id="4654" st_id="250" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="8" op_0_bw="7">
<![CDATA[
:3560 %rowCenter_load_248 = load i7 %rowCenter_addr_84

]]></Node>
<StgValue><ssdm name="rowCenter_load_248"/></StgValue>
</operation>

<operation id="4655" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="9" op_0_bw="8">
<![CDATA[
:3561 %zext_ln27_578 = zext i8 %rowCenter_load_248

]]></Node>
<StgValue><ssdm name="zext_ln27_578"/></StgValue>
</operation>

<operation id="4656" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="10" op_0_bw="9">
<![CDATA[
:3563 %zext_ln27_579 = zext i9 %add_ln27_246

]]></Node>
<StgValue><ssdm name="zext_ln27_579"/></StgValue>
</operation>

<operation id="4657" st_id="250" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3564 %add_ln27_247 = add i9 %zext_ln27_577, i9 %zext_ln27_578

]]></Node>
<StgValue><ssdm name="add_ln27_247"/></StgValue>
</operation>

<operation id="4658" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="10" op_0_bw="9">
<![CDATA[
:3565 %zext_ln27_580 = zext i9 %add_ln27_247

]]></Node>
<StgValue><ssdm name="zext_ln27_580"/></StgValue>
</operation>

<operation id="4659" st_id="250" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3566 %sum_adjacent_82 = add i10 %zext_ln27_580, i10 %zext_ln27_579

]]></Node>
<StgValue><ssdm name="sum_adjacent_82"/></StgValue>
</operation>

<operation id="4660" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3567 %shl_ln28_81 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_82, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_81"/></StgValue>
</operation>

<operation id="4661" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="14" op_0_bw="13">
<![CDATA[
:3568 %zext_ln30_574 = zext i13 %shl_ln28_81

]]></Node>
<StgValue><ssdm name="zext_ln30_574"/></StgValue>
</operation>

<operation id="4662" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="9" op_0_bw="8">
<![CDATA[
:3570 %zext_ln30_575 = zext i8 %rowAbove_load_247

]]></Node>
<StgValue><ssdm name="zext_ln30_575"/></StgValue>
</operation>

<operation id="4663" st_id="250" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="8" op_0_bw="7">
<![CDATA[
:3572 %rowAbove_load_248 = load i7 %rowAbove_addr_84

]]></Node>
<StgValue><ssdm name="rowAbove_load_248"/></StgValue>
</operation>

<operation id="4664" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="9" op_0_bw="8">
<![CDATA[
:3573 %zext_ln30_576 = zext i8 %rowAbove_load_248

]]></Node>
<StgValue><ssdm name="zext_ln30_576"/></StgValue>
</operation>

<operation id="4665" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="9" op_0_bw="8">
<![CDATA[
:3575 %zext_ln30_577 = zext i8 %rowBelow_load_247

]]></Node>
<StgValue><ssdm name="zext_ln30_577"/></StgValue>
</operation>

<operation id="4666" st_id="250" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="8" op_0_bw="7">
<![CDATA[
:3577 %rowBelow_load_248 = load i7 %rowBelow_addr_84

]]></Node>
<StgValue><ssdm name="rowBelow_load_248"/></StgValue>
</operation>

<operation id="4667" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="9" op_0_bw="8">
<![CDATA[
:3578 %zext_ln30_578 = zext i8 %rowBelow_load_248

]]></Node>
<StgValue><ssdm name="zext_ln30_578"/></StgValue>
</operation>

<operation id="4668" st_id="250" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3579 %add_ln30_246 = add i9 %zext_ln30_576, i9 %zext_ln30_575

]]></Node>
<StgValue><ssdm name="add_ln30_246"/></StgValue>
</operation>

<operation id="4669" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="10" op_0_bw="9">
<![CDATA[
:3580 %zext_ln30_579 = zext i9 %add_ln30_246

]]></Node>
<StgValue><ssdm name="zext_ln30_579"/></StgValue>
</operation>

<operation id="4670" st_id="250" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3581 %add_ln30_247 = add i9 %zext_ln30_577, i9 %zext_ln30_578

]]></Node>
<StgValue><ssdm name="add_ln30_247"/></StgValue>
</operation>

<operation id="4671" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="10" op_0_bw="9">
<![CDATA[
:3582 %zext_ln30_580 = zext i9 %add_ln30_247

]]></Node>
<StgValue><ssdm name="zext_ln30_580"/></StgValue>
</operation>

<operation id="4672" st_id="250" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3583 %sum_diagonal_82 = add i10 %zext_ln30_580, i10 %zext_ln30_579

]]></Node>
<StgValue><ssdm name="sum_diagonal_82"/></StgValue>
</operation>

<operation id="4673" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3584 %shl_ln31_81 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_82, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_81"/></StgValue>
</operation>

<operation id="4674" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="13" op_0_bw="12">
<![CDATA[
:3585 %zext_ln34_164 = zext i12 %shl_ln31_81

]]></Node>
<StgValue><ssdm name="zext_ln34_164"/></StgValue>
</operation>

<operation id="4675" st_id="250" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3586 %add_ln34_282 = add i14 %zext_ln27_574, i14 %zext_ln30_574

]]></Node>
<StgValue><ssdm name="add_ln34_282"/></StgValue>
</operation>

<operation id="4676" st_id="250" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3587 %add_ln34_283 = add i13 %zext_ln34_164, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_283"/></StgValue>
</operation>

<operation id="4677" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="14" op_0_bw="13">
<![CDATA[
:3588 %zext_ln34_165 = zext i13 %add_ln34_283

]]></Node>
<StgValue><ssdm name="zext_ln34_165"/></StgValue>
</operation>

<operation id="4678" st_id="250" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3589 %add_ln34_82 = add i14 %zext_ln34_165, i14 %add_ln34_282

]]></Node>
<StgValue><ssdm name="add_ln34_82"/></StgValue>
</operation>

<operation id="4679" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3590 %trunc_ln35_81 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_82, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_81"/></StgValue>
</operation>

<operation id="4680" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3591 %outputRow_addr_82 = getelementptr i8 %outputRow, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="outputRow_addr_82"/></StgValue>
</operation>

<operation id="4681" st_id="250" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3592 %store_ln35 = store i8 %trunc_ln35_81, i7 %outputRow_addr_82

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4682" st_id="250" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="8" op_0_bw="7">
<![CDATA[
:3593 %rowCenter_load_249 = load i7 %rowCenter_addr_84

]]></Node>
<StgValue><ssdm name="rowCenter_load_249"/></StgValue>
</operation>

<operation id="4683" st_id="250" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="8" op_0_bw="7">
<![CDATA[
:3596 %rowAbove_load_249 = load i7 %rowAbove_addr_84

]]></Node>
<StgValue><ssdm name="rowAbove_load_249"/></StgValue>
</operation>

<operation id="4684" st_id="250" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="8" op_0_bw="7">
<![CDATA[
:3598 %rowBelow_load_249 = load i7 %rowBelow_addr_84

]]></Node>
<StgValue><ssdm name="rowBelow_load_249"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="4685" st_id="251" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="8" op_0_bw="7">
<![CDATA[
:3593 %rowCenter_load_249 = load i7 %rowCenter_addr_84

]]></Node>
<StgValue><ssdm name="rowCenter_load_249"/></StgValue>
</operation>

<operation id="4686" st_id="251" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="8" op_0_bw="7">
<![CDATA[
:3596 %rowAbove_load_249 = load i7 %rowAbove_addr_84

]]></Node>
<StgValue><ssdm name="rowAbove_load_249"/></StgValue>
</operation>

<operation id="4687" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="9" op_0_bw="8">
<![CDATA[
:3597 %zext_ln27_582 = zext i8 %rowAbove_load_249

]]></Node>
<StgValue><ssdm name="zext_ln27_582"/></StgValue>
</operation>

<operation id="4688" st_id="251" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="8" op_0_bw="7">
<![CDATA[
:3598 %rowBelow_load_249 = load i7 %rowBelow_addr_84

]]></Node>
<StgValue><ssdm name="rowBelow_load_249"/></StgValue>
</operation>

<operation id="4689" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="9" op_0_bw="8">
<![CDATA[
:3599 %zext_ln27_583 = zext i8 %rowBelow_load_249

]]></Node>
<StgValue><ssdm name="zext_ln27_583"/></StgValue>
</operation>

<operation id="4690" st_id="251" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="8" op_0_bw="7">
<![CDATA[
:3600 %rowCenter_load_250 = load i7 %rowCenter_addr_83

]]></Node>
<StgValue><ssdm name="rowCenter_load_250"/></StgValue>
</operation>

<operation id="4691" st_id="251" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3605 %add_ln27_249 = add i9 %zext_ln27_583, i9 %zext_ln27_582

]]></Node>
<StgValue><ssdm name="add_ln27_249"/></StgValue>
</operation>

<operation id="4692" st_id="251" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="8" op_0_bw="7">
<![CDATA[
:3612 %rowAbove_load_250 = load i7 %rowAbove_addr_83

]]></Node>
<StgValue><ssdm name="rowAbove_load_250"/></StgValue>
</operation>

<operation id="4693" st_id="251" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="8" op_0_bw="7">
<![CDATA[
:3617 %rowBelow_load_250 = load i7 %rowBelow_addr_83

]]></Node>
<StgValue><ssdm name="rowBelow_load_250"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="4694" st_id="252" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="8" op_0_bw="7">
<![CDATA[
:3600 %rowCenter_load_250 = load i7 %rowCenter_addr_83

]]></Node>
<StgValue><ssdm name="rowCenter_load_250"/></StgValue>
</operation>

<operation id="4695" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3602 %rowCenter_addr_85 = getelementptr i8 %rowCenter, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="rowCenter_addr_85"/></StgValue>
</operation>

<operation id="4696" st_id="252" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="8" op_0_bw="7">
<![CDATA[
:3603 %rowCenter_load_251 = load i7 %rowCenter_addr_85

]]></Node>
<StgValue><ssdm name="rowCenter_load_251"/></StgValue>
</operation>

<operation id="4697" st_id="252" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="8" op_0_bw="7">
<![CDATA[
:3612 %rowAbove_load_250 = load i7 %rowAbove_addr_83

]]></Node>
<StgValue><ssdm name="rowAbove_load_250"/></StgValue>
</operation>

<operation id="4698" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3614 %rowAbove_addr_85 = getelementptr i8 %rowAbove, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="rowAbove_addr_85"/></StgValue>
</operation>

<operation id="4699" st_id="252" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="8" op_0_bw="7">
<![CDATA[
:3615 %rowAbove_load_251 = load i7 %rowAbove_addr_85

]]></Node>
<StgValue><ssdm name="rowAbove_load_251"/></StgValue>
</operation>

<operation id="4700" st_id="252" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="8" op_0_bw="7">
<![CDATA[
:3617 %rowBelow_load_250 = load i7 %rowBelow_addr_83

]]></Node>
<StgValue><ssdm name="rowBelow_load_250"/></StgValue>
</operation>

<operation id="4701" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3619 %rowBelow_addr_85 = getelementptr i8 %rowBelow, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="rowBelow_addr_85"/></StgValue>
</operation>

<operation id="4702" st_id="252" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="8" op_0_bw="7">
<![CDATA[
:3620 %rowBelow_load_251 = load i7 %rowBelow_addr_85

]]></Node>
<StgValue><ssdm name="rowBelow_load_251"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="4703" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3594 %shl_ln25_82 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_249, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_82"/></StgValue>
</operation>

<operation id="4704" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="14" op_0_bw="12">
<![CDATA[
:3595 %zext_ln27_581 = zext i12 %shl_ln25_82

]]></Node>
<StgValue><ssdm name="zext_ln27_581"/></StgValue>
</operation>

<operation id="4705" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="9" op_0_bw="8">
<![CDATA[
:3601 %zext_ln27_584 = zext i8 %rowCenter_load_250

]]></Node>
<StgValue><ssdm name="zext_ln27_584"/></StgValue>
</operation>

<operation id="4706" st_id="253" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="8" op_0_bw="7">
<![CDATA[
:3603 %rowCenter_load_251 = load i7 %rowCenter_addr_85

]]></Node>
<StgValue><ssdm name="rowCenter_load_251"/></StgValue>
</operation>

<operation id="4707" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="9" op_0_bw="8">
<![CDATA[
:3604 %zext_ln27_585 = zext i8 %rowCenter_load_251

]]></Node>
<StgValue><ssdm name="zext_ln27_585"/></StgValue>
</operation>

<operation id="4708" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="10" op_0_bw="9">
<![CDATA[
:3606 %zext_ln27_586 = zext i9 %add_ln27_249

]]></Node>
<StgValue><ssdm name="zext_ln27_586"/></StgValue>
</operation>

<operation id="4709" st_id="253" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3607 %add_ln27_250 = add i9 %zext_ln27_584, i9 %zext_ln27_585

]]></Node>
<StgValue><ssdm name="add_ln27_250"/></StgValue>
</operation>

<operation id="4710" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="10" op_0_bw="9">
<![CDATA[
:3608 %zext_ln27_587 = zext i9 %add_ln27_250

]]></Node>
<StgValue><ssdm name="zext_ln27_587"/></StgValue>
</operation>

<operation id="4711" st_id="253" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3609 %sum_adjacent_83 = add i10 %zext_ln27_587, i10 %zext_ln27_586

]]></Node>
<StgValue><ssdm name="sum_adjacent_83"/></StgValue>
</operation>

<operation id="4712" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3610 %shl_ln28_82 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_83, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_82"/></StgValue>
</operation>

<operation id="4713" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="14" op_0_bw="13">
<![CDATA[
:3611 %zext_ln30_581 = zext i13 %shl_ln28_82

]]></Node>
<StgValue><ssdm name="zext_ln30_581"/></StgValue>
</operation>

<operation id="4714" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="9" op_0_bw="8">
<![CDATA[
:3613 %zext_ln30_582 = zext i8 %rowAbove_load_250

]]></Node>
<StgValue><ssdm name="zext_ln30_582"/></StgValue>
</operation>

<operation id="4715" st_id="253" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="8" op_0_bw="7">
<![CDATA[
:3615 %rowAbove_load_251 = load i7 %rowAbove_addr_85

]]></Node>
<StgValue><ssdm name="rowAbove_load_251"/></StgValue>
</operation>

<operation id="4716" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="9" op_0_bw="8">
<![CDATA[
:3616 %zext_ln30_583 = zext i8 %rowAbove_load_251

]]></Node>
<StgValue><ssdm name="zext_ln30_583"/></StgValue>
</operation>

<operation id="4717" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="9" op_0_bw="8">
<![CDATA[
:3618 %zext_ln30_584 = zext i8 %rowBelow_load_250

]]></Node>
<StgValue><ssdm name="zext_ln30_584"/></StgValue>
</operation>

<operation id="4718" st_id="253" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="8" op_0_bw="7">
<![CDATA[
:3620 %rowBelow_load_251 = load i7 %rowBelow_addr_85

]]></Node>
<StgValue><ssdm name="rowBelow_load_251"/></StgValue>
</operation>

<operation id="4719" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="9" op_0_bw="8">
<![CDATA[
:3621 %zext_ln30_585 = zext i8 %rowBelow_load_251

]]></Node>
<StgValue><ssdm name="zext_ln30_585"/></StgValue>
</operation>

<operation id="4720" st_id="253" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3622 %add_ln30_249 = add i9 %zext_ln30_583, i9 %zext_ln30_582

]]></Node>
<StgValue><ssdm name="add_ln30_249"/></StgValue>
</operation>

<operation id="4721" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="10" op_0_bw="9">
<![CDATA[
:3623 %zext_ln30_586 = zext i9 %add_ln30_249

]]></Node>
<StgValue><ssdm name="zext_ln30_586"/></StgValue>
</operation>

<operation id="4722" st_id="253" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3624 %add_ln30_250 = add i9 %zext_ln30_584, i9 %zext_ln30_585

]]></Node>
<StgValue><ssdm name="add_ln30_250"/></StgValue>
</operation>

<operation id="4723" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="10" op_0_bw="9">
<![CDATA[
:3625 %zext_ln30_587 = zext i9 %add_ln30_250

]]></Node>
<StgValue><ssdm name="zext_ln30_587"/></StgValue>
</operation>

<operation id="4724" st_id="253" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3626 %sum_diagonal_83 = add i10 %zext_ln30_587, i10 %zext_ln30_586

]]></Node>
<StgValue><ssdm name="sum_diagonal_83"/></StgValue>
</operation>

<operation id="4725" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3627 %shl_ln31_82 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_83, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_82"/></StgValue>
</operation>

<operation id="4726" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="13" op_0_bw="12">
<![CDATA[
:3628 %zext_ln34_166 = zext i12 %shl_ln31_82

]]></Node>
<StgValue><ssdm name="zext_ln34_166"/></StgValue>
</operation>

<operation id="4727" st_id="253" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3629 %add_ln34_284 = add i14 %zext_ln27_581, i14 %zext_ln30_581

]]></Node>
<StgValue><ssdm name="add_ln34_284"/></StgValue>
</operation>

<operation id="4728" st_id="253" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3630 %add_ln34_285 = add i13 %zext_ln34_166, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_285"/></StgValue>
</operation>

<operation id="4729" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="14" op_0_bw="13">
<![CDATA[
:3631 %zext_ln34_167 = zext i13 %add_ln34_285

]]></Node>
<StgValue><ssdm name="zext_ln34_167"/></StgValue>
</operation>

<operation id="4730" st_id="253" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3632 %add_ln34_83 = add i14 %zext_ln34_167, i14 %add_ln34_284

]]></Node>
<StgValue><ssdm name="add_ln34_83"/></StgValue>
</operation>

<operation id="4731" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3633 %trunc_ln35_82 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_83, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_82"/></StgValue>
</operation>

<operation id="4732" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3634 %outputRow_addr_83 = getelementptr i8 %outputRow, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="outputRow_addr_83"/></StgValue>
</operation>

<operation id="4733" st_id="253" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3635 %store_ln35 = store i8 %trunc_ln35_82, i7 %outputRow_addr_83

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4734" st_id="253" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="8" op_0_bw="7">
<![CDATA[
:3636 %rowCenter_load_252 = load i7 %rowCenter_addr_85

]]></Node>
<StgValue><ssdm name="rowCenter_load_252"/></StgValue>
</operation>

<operation id="4735" st_id="253" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="8" op_0_bw="7">
<![CDATA[
:3639 %rowAbove_load_252 = load i7 %rowAbove_addr_85

]]></Node>
<StgValue><ssdm name="rowAbove_load_252"/></StgValue>
</operation>

<operation id="4736" st_id="253" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="8" op_0_bw="7">
<![CDATA[
:3641 %rowBelow_load_252 = load i7 %rowBelow_addr_85

]]></Node>
<StgValue><ssdm name="rowBelow_load_252"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="4737" st_id="254" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="8" op_0_bw="7">
<![CDATA[
:3636 %rowCenter_load_252 = load i7 %rowCenter_addr_85

]]></Node>
<StgValue><ssdm name="rowCenter_load_252"/></StgValue>
</operation>

<operation id="4738" st_id="254" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="8" op_0_bw="7">
<![CDATA[
:3639 %rowAbove_load_252 = load i7 %rowAbove_addr_85

]]></Node>
<StgValue><ssdm name="rowAbove_load_252"/></StgValue>
</operation>

<operation id="4739" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="9" op_0_bw="8">
<![CDATA[
:3640 %zext_ln27_589 = zext i8 %rowAbove_load_252

]]></Node>
<StgValue><ssdm name="zext_ln27_589"/></StgValue>
</operation>

<operation id="4740" st_id="254" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="8" op_0_bw="7">
<![CDATA[
:3641 %rowBelow_load_252 = load i7 %rowBelow_addr_85

]]></Node>
<StgValue><ssdm name="rowBelow_load_252"/></StgValue>
</operation>

<operation id="4741" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="9" op_0_bw="8">
<![CDATA[
:3642 %zext_ln27_590 = zext i8 %rowBelow_load_252

]]></Node>
<StgValue><ssdm name="zext_ln27_590"/></StgValue>
</operation>

<operation id="4742" st_id="254" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="8" op_0_bw="7">
<![CDATA[
:3643 %rowCenter_load_253 = load i7 %rowCenter_addr_84

]]></Node>
<StgValue><ssdm name="rowCenter_load_253"/></StgValue>
</operation>

<operation id="4743" st_id="254" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3648 %add_ln27_252 = add i9 %zext_ln27_590, i9 %zext_ln27_589

]]></Node>
<StgValue><ssdm name="add_ln27_252"/></StgValue>
</operation>

<operation id="4744" st_id="254" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="8" op_0_bw="7">
<![CDATA[
:3655 %rowAbove_load_253 = load i7 %rowAbove_addr_84

]]></Node>
<StgValue><ssdm name="rowAbove_load_253"/></StgValue>
</operation>

<operation id="4745" st_id="254" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="8" op_0_bw="7">
<![CDATA[
:3660 %rowBelow_load_253 = load i7 %rowBelow_addr_84

]]></Node>
<StgValue><ssdm name="rowBelow_load_253"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="4746" st_id="255" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="8" op_0_bw="7">
<![CDATA[
:3643 %rowCenter_load_253 = load i7 %rowCenter_addr_84

]]></Node>
<StgValue><ssdm name="rowCenter_load_253"/></StgValue>
</operation>

<operation id="4747" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3645 %rowCenter_addr_86 = getelementptr i8 %rowCenter, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="rowCenter_addr_86"/></StgValue>
</operation>

<operation id="4748" st_id="255" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="8" op_0_bw="7">
<![CDATA[
:3646 %rowCenter_load_254 = load i7 %rowCenter_addr_86

]]></Node>
<StgValue><ssdm name="rowCenter_load_254"/></StgValue>
</operation>

<operation id="4749" st_id="255" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="8" op_0_bw="7">
<![CDATA[
:3655 %rowAbove_load_253 = load i7 %rowAbove_addr_84

]]></Node>
<StgValue><ssdm name="rowAbove_load_253"/></StgValue>
</operation>

<operation id="4750" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3657 %rowAbove_addr_86 = getelementptr i8 %rowAbove, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="rowAbove_addr_86"/></StgValue>
</operation>

<operation id="4751" st_id="255" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="8" op_0_bw="7">
<![CDATA[
:3658 %rowAbove_load_254 = load i7 %rowAbove_addr_86

]]></Node>
<StgValue><ssdm name="rowAbove_load_254"/></StgValue>
</operation>

<operation id="4752" st_id="255" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="8" op_0_bw="7">
<![CDATA[
:3660 %rowBelow_load_253 = load i7 %rowBelow_addr_84

]]></Node>
<StgValue><ssdm name="rowBelow_load_253"/></StgValue>
</operation>

<operation id="4753" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3662 %rowBelow_addr_86 = getelementptr i8 %rowBelow, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="rowBelow_addr_86"/></StgValue>
</operation>

<operation id="4754" st_id="255" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="8" op_0_bw="7">
<![CDATA[
:3663 %rowBelow_load_254 = load i7 %rowBelow_addr_86

]]></Node>
<StgValue><ssdm name="rowBelow_load_254"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="4755" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3637 %shl_ln25_83 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_252, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_83"/></StgValue>
</operation>

<operation id="4756" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="14" op_0_bw="12">
<![CDATA[
:3638 %zext_ln27_588 = zext i12 %shl_ln25_83

]]></Node>
<StgValue><ssdm name="zext_ln27_588"/></StgValue>
</operation>

<operation id="4757" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="8">
<![CDATA[
:3644 %zext_ln27_591 = zext i8 %rowCenter_load_253

]]></Node>
<StgValue><ssdm name="zext_ln27_591"/></StgValue>
</operation>

<operation id="4758" st_id="256" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="8" op_0_bw="7">
<![CDATA[
:3646 %rowCenter_load_254 = load i7 %rowCenter_addr_86

]]></Node>
<StgValue><ssdm name="rowCenter_load_254"/></StgValue>
</operation>

<operation id="4759" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="9" op_0_bw="8">
<![CDATA[
:3647 %zext_ln27_592 = zext i8 %rowCenter_load_254

]]></Node>
<StgValue><ssdm name="zext_ln27_592"/></StgValue>
</operation>

<operation id="4760" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="10" op_0_bw="9">
<![CDATA[
:3649 %zext_ln27_593 = zext i9 %add_ln27_252

]]></Node>
<StgValue><ssdm name="zext_ln27_593"/></StgValue>
</operation>

<operation id="4761" st_id="256" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3650 %add_ln27_253 = add i9 %zext_ln27_591, i9 %zext_ln27_592

]]></Node>
<StgValue><ssdm name="add_ln27_253"/></StgValue>
</operation>

<operation id="4762" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="10" op_0_bw="9">
<![CDATA[
:3651 %zext_ln27_594 = zext i9 %add_ln27_253

]]></Node>
<StgValue><ssdm name="zext_ln27_594"/></StgValue>
</operation>

<operation id="4763" st_id="256" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3652 %sum_adjacent_84 = add i10 %zext_ln27_594, i10 %zext_ln27_593

]]></Node>
<StgValue><ssdm name="sum_adjacent_84"/></StgValue>
</operation>

<operation id="4764" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3653 %shl_ln28_83 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_84, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_83"/></StgValue>
</operation>

<operation id="4765" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="14" op_0_bw="13">
<![CDATA[
:3654 %zext_ln30_588 = zext i13 %shl_ln28_83

]]></Node>
<StgValue><ssdm name="zext_ln30_588"/></StgValue>
</operation>

<operation id="4766" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="9" op_0_bw="8">
<![CDATA[
:3656 %zext_ln30_589 = zext i8 %rowAbove_load_253

]]></Node>
<StgValue><ssdm name="zext_ln30_589"/></StgValue>
</operation>

<operation id="4767" st_id="256" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="8" op_0_bw="7">
<![CDATA[
:3658 %rowAbove_load_254 = load i7 %rowAbove_addr_86

]]></Node>
<StgValue><ssdm name="rowAbove_load_254"/></StgValue>
</operation>

<operation id="4768" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="9" op_0_bw="8">
<![CDATA[
:3659 %zext_ln30_590 = zext i8 %rowAbove_load_254

]]></Node>
<StgValue><ssdm name="zext_ln30_590"/></StgValue>
</operation>

<operation id="4769" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="9" op_0_bw="8">
<![CDATA[
:3661 %zext_ln30_591 = zext i8 %rowBelow_load_253

]]></Node>
<StgValue><ssdm name="zext_ln30_591"/></StgValue>
</operation>

<operation id="4770" st_id="256" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="8" op_0_bw="7">
<![CDATA[
:3663 %rowBelow_load_254 = load i7 %rowBelow_addr_86

]]></Node>
<StgValue><ssdm name="rowBelow_load_254"/></StgValue>
</operation>

<operation id="4771" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="9" op_0_bw="8">
<![CDATA[
:3664 %zext_ln30_592 = zext i8 %rowBelow_load_254

]]></Node>
<StgValue><ssdm name="zext_ln30_592"/></StgValue>
</operation>

<operation id="4772" st_id="256" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3665 %add_ln30_252 = add i9 %zext_ln30_590, i9 %zext_ln30_589

]]></Node>
<StgValue><ssdm name="add_ln30_252"/></StgValue>
</operation>

<operation id="4773" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="10" op_0_bw="9">
<![CDATA[
:3666 %zext_ln30_593 = zext i9 %add_ln30_252

]]></Node>
<StgValue><ssdm name="zext_ln30_593"/></StgValue>
</operation>

<operation id="4774" st_id="256" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3667 %add_ln30_253 = add i9 %zext_ln30_591, i9 %zext_ln30_592

]]></Node>
<StgValue><ssdm name="add_ln30_253"/></StgValue>
</operation>

<operation id="4775" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="10" op_0_bw="9">
<![CDATA[
:3668 %zext_ln30_594 = zext i9 %add_ln30_253

]]></Node>
<StgValue><ssdm name="zext_ln30_594"/></StgValue>
</operation>

<operation id="4776" st_id="256" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3669 %sum_diagonal_84 = add i10 %zext_ln30_594, i10 %zext_ln30_593

]]></Node>
<StgValue><ssdm name="sum_diagonal_84"/></StgValue>
</operation>

<operation id="4777" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3670 %shl_ln31_83 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_84, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_83"/></StgValue>
</operation>

<operation id="4778" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="13" op_0_bw="12">
<![CDATA[
:3671 %zext_ln34_168 = zext i12 %shl_ln31_83

]]></Node>
<StgValue><ssdm name="zext_ln34_168"/></StgValue>
</operation>

<operation id="4779" st_id="256" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3672 %add_ln34_286 = add i14 %zext_ln27_588, i14 %zext_ln30_588

]]></Node>
<StgValue><ssdm name="add_ln34_286"/></StgValue>
</operation>

<operation id="4780" st_id="256" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3673 %add_ln34_287 = add i13 %zext_ln34_168, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_287"/></StgValue>
</operation>

<operation id="4781" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="14" op_0_bw="13">
<![CDATA[
:3674 %zext_ln34_169 = zext i13 %add_ln34_287

]]></Node>
<StgValue><ssdm name="zext_ln34_169"/></StgValue>
</operation>

<operation id="4782" st_id="256" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3675 %add_ln34_84 = add i14 %zext_ln34_169, i14 %add_ln34_286

]]></Node>
<StgValue><ssdm name="add_ln34_84"/></StgValue>
</operation>

<operation id="4783" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3676 %trunc_ln35_83 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_84, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_83"/></StgValue>
</operation>

<operation id="4784" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3677 %outputRow_addr_84 = getelementptr i8 %outputRow, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="outputRow_addr_84"/></StgValue>
</operation>

<operation id="4785" st_id="256" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3678 %store_ln35 = store i8 %trunc_ln35_83, i7 %outputRow_addr_84

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4786" st_id="256" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="8" op_0_bw="7">
<![CDATA[
:3679 %rowCenter_load_255 = load i7 %rowCenter_addr_86

]]></Node>
<StgValue><ssdm name="rowCenter_load_255"/></StgValue>
</operation>

<operation id="4787" st_id="256" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="8" op_0_bw="7">
<![CDATA[
:3682 %rowAbove_load_255 = load i7 %rowAbove_addr_86

]]></Node>
<StgValue><ssdm name="rowAbove_load_255"/></StgValue>
</operation>

<operation id="4788" st_id="256" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="8" op_0_bw="7">
<![CDATA[
:3684 %rowBelow_load_255 = load i7 %rowBelow_addr_86

]]></Node>
<StgValue><ssdm name="rowBelow_load_255"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="4789" st_id="257" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="8" op_0_bw="7">
<![CDATA[
:3679 %rowCenter_load_255 = load i7 %rowCenter_addr_86

]]></Node>
<StgValue><ssdm name="rowCenter_load_255"/></StgValue>
</operation>

<operation id="4790" st_id="257" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="8" op_0_bw="7">
<![CDATA[
:3682 %rowAbove_load_255 = load i7 %rowAbove_addr_86

]]></Node>
<StgValue><ssdm name="rowAbove_load_255"/></StgValue>
</operation>

<operation id="4791" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="9" op_0_bw="8">
<![CDATA[
:3683 %zext_ln27_596 = zext i8 %rowAbove_load_255

]]></Node>
<StgValue><ssdm name="zext_ln27_596"/></StgValue>
</operation>

<operation id="4792" st_id="257" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="8" op_0_bw="7">
<![CDATA[
:3684 %rowBelow_load_255 = load i7 %rowBelow_addr_86

]]></Node>
<StgValue><ssdm name="rowBelow_load_255"/></StgValue>
</operation>

<operation id="4793" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="9" op_0_bw="8">
<![CDATA[
:3685 %zext_ln27_597 = zext i8 %rowBelow_load_255

]]></Node>
<StgValue><ssdm name="zext_ln27_597"/></StgValue>
</operation>

<operation id="4794" st_id="257" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="8" op_0_bw="7">
<![CDATA[
:3686 %rowCenter_load_256 = load i7 %rowCenter_addr_85

]]></Node>
<StgValue><ssdm name="rowCenter_load_256"/></StgValue>
</operation>

<operation id="4795" st_id="257" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3691 %add_ln27_255 = add i9 %zext_ln27_597, i9 %zext_ln27_596

]]></Node>
<StgValue><ssdm name="add_ln27_255"/></StgValue>
</operation>

<operation id="4796" st_id="257" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="8" op_0_bw="7">
<![CDATA[
:3698 %rowAbove_load_256 = load i7 %rowAbove_addr_85

]]></Node>
<StgValue><ssdm name="rowAbove_load_256"/></StgValue>
</operation>

<operation id="4797" st_id="257" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="8" op_0_bw="7">
<![CDATA[
:3703 %rowBelow_load_256 = load i7 %rowBelow_addr_85

]]></Node>
<StgValue><ssdm name="rowBelow_load_256"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="4798" st_id="258" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="8" op_0_bw="7">
<![CDATA[
:3686 %rowCenter_load_256 = load i7 %rowCenter_addr_85

]]></Node>
<StgValue><ssdm name="rowCenter_load_256"/></StgValue>
</operation>

<operation id="4799" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3688 %rowCenter_addr_87 = getelementptr i8 %rowCenter, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="rowCenter_addr_87"/></StgValue>
</operation>

<operation id="4800" st_id="258" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="8" op_0_bw="7">
<![CDATA[
:3689 %rowCenter_load_257 = load i7 %rowCenter_addr_87

]]></Node>
<StgValue><ssdm name="rowCenter_load_257"/></StgValue>
</operation>

<operation id="4801" st_id="258" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="8" op_0_bw="7">
<![CDATA[
:3698 %rowAbove_load_256 = load i7 %rowAbove_addr_85

]]></Node>
<StgValue><ssdm name="rowAbove_load_256"/></StgValue>
</operation>

<operation id="4802" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3700 %rowAbove_addr_87 = getelementptr i8 %rowAbove, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="rowAbove_addr_87"/></StgValue>
</operation>

<operation id="4803" st_id="258" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="8" op_0_bw="7">
<![CDATA[
:3701 %rowAbove_load_257 = load i7 %rowAbove_addr_87

]]></Node>
<StgValue><ssdm name="rowAbove_load_257"/></StgValue>
</operation>

<operation id="4804" st_id="258" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="8" op_0_bw="7">
<![CDATA[
:3703 %rowBelow_load_256 = load i7 %rowBelow_addr_85

]]></Node>
<StgValue><ssdm name="rowBelow_load_256"/></StgValue>
</operation>

<operation id="4805" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3705 %rowBelow_addr_87 = getelementptr i8 %rowBelow, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="rowBelow_addr_87"/></StgValue>
</operation>

<operation id="4806" st_id="258" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="8" op_0_bw="7">
<![CDATA[
:3706 %rowBelow_load_257 = load i7 %rowBelow_addr_87

]]></Node>
<StgValue><ssdm name="rowBelow_load_257"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="4807" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3680 %shl_ln25_84 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_255, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_84"/></StgValue>
</operation>

<operation id="4808" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="14" op_0_bw="12">
<![CDATA[
:3681 %zext_ln27_595 = zext i12 %shl_ln25_84

]]></Node>
<StgValue><ssdm name="zext_ln27_595"/></StgValue>
</operation>

<operation id="4809" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="9" op_0_bw="8">
<![CDATA[
:3687 %zext_ln27_598 = zext i8 %rowCenter_load_256

]]></Node>
<StgValue><ssdm name="zext_ln27_598"/></StgValue>
</operation>

<operation id="4810" st_id="259" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="8" op_0_bw="7">
<![CDATA[
:3689 %rowCenter_load_257 = load i7 %rowCenter_addr_87

]]></Node>
<StgValue><ssdm name="rowCenter_load_257"/></StgValue>
</operation>

<operation id="4811" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="9" op_0_bw="8">
<![CDATA[
:3690 %zext_ln27_599 = zext i8 %rowCenter_load_257

]]></Node>
<StgValue><ssdm name="zext_ln27_599"/></StgValue>
</operation>

<operation id="4812" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="10" op_0_bw="9">
<![CDATA[
:3692 %zext_ln27_600 = zext i9 %add_ln27_255

]]></Node>
<StgValue><ssdm name="zext_ln27_600"/></StgValue>
</operation>

<operation id="4813" st_id="259" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3693 %add_ln27_256 = add i9 %zext_ln27_598, i9 %zext_ln27_599

]]></Node>
<StgValue><ssdm name="add_ln27_256"/></StgValue>
</operation>

<operation id="4814" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="10" op_0_bw="9">
<![CDATA[
:3694 %zext_ln27_601 = zext i9 %add_ln27_256

]]></Node>
<StgValue><ssdm name="zext_ln27_601"/></StgValue>
</operation>

<operation id="4815" st_id="259" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3695 %sum_adjacent_85 = add i10 %zext_ln27_601, i10 %zext_ln27_600

]]></Node>
<StgValue><ssdm name="sum_adjacent_85"/></StgValue>
</operation>

<operation id="4816" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3696 %shl_ln28_84 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_85, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_84"/></StgValue>
</operation>

<operation id="4817" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="14" op_0_bw="13">
<![CDATA[
:3697 %zext_ln30_595 = zext i13 %shl_ln28_84

]]></Node>
<StgValue><ssdm name="zext_ln30_595"/></StgValue>
</operation>

<operation id="4818" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="9" op_0_bw="8">
<![CDATA[
:3699 %zext_ln30_596 = zext i8 %rowAbove_load_256

]]></Node>
<StgValue><ssdm name="zext_ln30_596"/></StgValue>
</operation>

<operation id="4819" st_id="259" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="8" op_0_bw="7">
<![CDATA[
:3701 %rowAbove_load_257 = load i7 %rowAbove_addr_87

]]></Node>
<StgValue><ssdm name="rowAbove_load_257"/></StgValue>
</operation>

<operation id="4820" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="9" op_0_bw="8">
<![CDATA[
:3702 %zext_ln30_597 = zext i8 %rowAbove_load_257

]]></Node>
<StgValue><ssdm name="zext_ln30_597"/></StgValue>
</operation>

<operation id="4821" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="9" op_0_bw="8">
<![CDATA[
:3704 %zext_ln30_598 = zext i8 %rowBelow_load_256

]]></Node>
<StgValue><ssdm name="zext_ln30_598"/></StgValue>
</operation>

<operation id="4822" st_id="259" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="8" op_0_bw="7">
<![CDATA[
:3706 %rowBelow_load_257 = load i7 %rowBelow_addr_87

]]></Node>
<StgValue><ssdm name="rowBelow_load_257"/></StgValue>
</operation>

<operation id="4823" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="9" op_0_bw="8">
<![CDATA[
:3707 %zext_ln30_599 = zext i8 %rowBelow_load_257

]]></Node>
<StgValue><ssdm name="zext_ln30_599"/></StgValue>
</operation>

<operation id="4824" st_id="259" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3708 %add_ln30_255 = add i9 %zext_ln30_597, i9 %zext_ln30_596

]]></Node>
<StgValue><ssdm name="add_ln30_255"/></StgValue>
</operation>

<operation id="4825" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="10" op_0_bw="9">
<![CDATA[
:3709 %zext_ln30_600 = zext i9 %add_ln30_255

]]></Node>
<StgValue><ssdm name="zext_ln30_600"/></StgValue>
</operation>

<operation id="4826" st_id="259" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3710 %add_ln30_256 = add i9 %zext_ln30_598, i9 %zext_ln30_599

]]></Node>
<StgValue><ssdm name="add_ln30_256"/></StgValue>
</operation>

<operation id="4827" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="10" op_0_bw="9">
<![CDATA[
:3711 %zext_ln30_601 = zext i9 %add_ln30_256

]]></Node>
<StgValue><ssdm name="zext_ln30_601"/></StgValue>
</operation>

<operation id="4828" st_id="259" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3712 %sum_diagonal_85 = add i10 %zext_ln30_601, i10 %zext_ln30_600

]]></Node>
<StgValue><ssdm name="sum_diagonal_85"/></StgValue>
</operation>

<operation id="4829" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3713 %shl_ln31_84 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_85, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_84"/></StgValue>
</operation>

<operation id="4830" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="13" op_0_bw="12">
<![CDATA[
:3714 %zext_ln34_170 = zext i12 %shl_ln31_84

]]></Node>
<StgValue><ssdm name="zext_ln34_170"/></StgValue>
</operation>

<operation id="4831" st_id="259" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3715 %add_ln34_288 = add i14 %zext_ln27_595, i14 %zext_ln30_595

]]></Node>
<StgValue><ssdm name="add_ln34_288"/></StgValue>
</operation>

<operation id="4832" st_id="259" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3716 %add_ln34_289 = add i13 %zext_ln34_170, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_289"/></StgValue>
</operation>

<operation id="4833" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="14" op_0_bw="13">
<![CDATA[
:3717 %zext_ln34_171 = zext i13 %add_ln34_289

]]></Node>
<StgValue><ssdm name="zext_ln34_171"/></StgValue>
</operation>

<operation id="4834" st_id="259" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3718 %add_ln34_85 = add i14 %zext_ln34_171, i14 %add_ln34_288

]]></Node>
<StgValue><ssdm name="add_ln34_85"/></StgValue>
</operation>

<operation id="4835" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3719 %trunc_ln35_84 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_85, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_84"/></StgValue>
</operation>

<operation id="4836" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3720 %outputRow_addr_85 = getelementptr i8 %outputRow, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="outputRow_addr_85"/></StgValue>
</operation>

<operation id="4837" st_id="259" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3721 %store_ln35 = store i8 %trunc_ln35_84, i7 %outputRow_addr_85

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4838" st_id="259" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="8" op_0_bw="7">
<![CDATA[
:3722 %rowCenter_load_258 = load i7 %rowCenter_addr_87

]]></Node>
<StgValue><ssdm name="rowCenter_load_258"/></StgValue>
</operation>

<operation id="4839" st_id="259" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="8" op_0_bw="7">
<![CDATA[
:3725 %rowAbove_load_258 = load i7 %rowAbove_addr_87

]]></Node>
<StgValue><ssdm name="rowAbove_load_258"/></StgValue>
</operation>

<operation id="4840" st_id="259" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="8" op_0_bw="7">
<![CDATA[
:3727 %rowBelow_load_258 = load i7 %rowBelow_addr_87

]]></Node>
<StgValue><ssdm name="rowBelow_load_258"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="4841" st_id="260" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="8" op_0_bw="7">
<![CDATA[
:3722 %rowCenter_load_258 = load i7 %rowCenter_addr_87

]]></Node>
<StgValue><ssdm name="rowCenter_load_258"/></StgValue>
</operation>

<operation id="4842" st_id="260" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="8" op_0_bw="7">
<![CDATA[
:3725 %rowAbove_load_258 = load i7 %rowAbove_addr_87

]]></Node>
<StgValue><ssdm name="rowAbove_load_258"/></StgValue>
</operation>

<operation id="4843" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="9" op_0_bw="8">
<![CDATA[
:3726 %zext_ln27_603 = zext i8 %rowAbove_load_258

]]></Node>
<StgValue><ssdm name="zext_ln27_603"/></StgValue>
</operation>

<operation id="4844" st_id="260" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="8" op_0_bw="7">
<![CDATA[
:3727 %rowBelow_load_258 = load i7 %rowBelow_addr_87

]]></Node>
<StgValue><ssdm name="rowBelow_load_258"/></StgValue>
</operation>

<operation id="4845" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="9" op_0_bw="8">
<![CDATA[
:3728 %zext_ln27_604 = zext i8 %rowBelow_load_258

]]></Node>
<StgValue><ssdm name="zext_ln27_604"/></StgValue>
</operation>

<operation id="4846" st_id="260" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="8" op_0_bw="7">
<![CDATA[
:3729 %rowCenter_load_259 = load i7 %rowCenter_addr_86

]]></Node>
<StgValue><ssdm name="rowCenter_load_259"/></StgValue>
</operation>

<operation id="4847" st_id="260" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3734 %add_ln27_258 = add i9 %zext_ln27_604, i9 %zext_ln27_603

]]></Node>
<StgValue><ssdm name="add_ln27_258"/></StgValue>
</operation>

<operation id="4848" st_id="260" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="8" op_0_bw="7">
<![CDATA[
:3741 %rowAbove_load_259 = load i7 %rowAbove_addr_86

]]></Node>
<StgValue><ssdm name="rowAbove_load_259"/></StgValue>
</operation>

<operation id="4849" st_id="260" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="8" op_0_bw="7">
<![CDATA[
:3746 %rowBelow_load_259 = load i7 %rowBelow_addr_86

]]></Node>
<StgValue><ssdm name="rowBelow_load_259"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="4850" st_id="261" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="8" op_0_bw="7">
<![CDATA[
:3729 %rowCenter_load_259 = load i7 %rowCenter_addr_86

]]></Node>
<StgValue><ssdm name="rowCenter_load_259"/></StgValue>
</operation>

<operation id="4851" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3731 %rowCenter_addr_88 = getelementptr i8 %rowCenter, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="rowCenter_addr_88"/></StgValue>
</operation>

<operation id="4852" st_id="261" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="8" op_0_bw="7">
<![CDATA[
:3732 %rowCenter_load_260 = load i7 %rowCenter_addr_88

]]></Node>
<StgValue><ssdm name="rowCenter_load_260"/></StgValue>
</operation>

<operation id="4853" st_id="261" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="8" op_0_bw="7">
<![CDATA[
:3741 %rowAbove_load_259 = load i7 %rowAbove_addr_86

]]></Node>
<StgValue><ssdm name="rowAbove_load_259"/></StgValue>
</operation>

<operation id="4854" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3743 %rowAbove_addr_88 = getelementptr i8 %rowAbove, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="rowAbove_addr_88"/></StgValue>
</operation>

<operation id="4855" st_id="261" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="8" op_0_bw="7">
<![CDATA[
:3744 %rowAbove_load_260 = load i7 %rowAbove_addr_88

]]></Node>
<StgValue><ssdm name="rowAbove_load_260"/></StgValue>
</operation>

<operation id="4856" st_id="261" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="8" op_0_bw="7">
<![CDATA[
:3746 %rowBelow_load_259 = load i7 %rowBelow_addr_86

]]></Node>
<StgValue><ssdm name="rowBelow_load_259"/></StgValue>
</operation>

<operation id="4857" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3748 %rowBelow_addr_88 = getelementptr i8 %rowBelow, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="rowBelow_addr_88"/></StgValue>
</operation>

<operation id="4858" st_id="261" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="8" op_0_bw="7">
<![CDATA[
:3749 %rowBelow_load_260 = load i7 %rowBelow_addr_88

]]></Node>
<StgValue><ssdm name="rowBelow_load_260"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="4859" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3723 %shl_ln25_85 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_258, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_85"/></StgValue>
</operation>

<operation id="4860" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="14" op_0_bw="12">
<![CDATA[
:3724 %zext_ln27_602 = zext i12 %shl_ln25_85

]]></Node>
<StgValue><ssdm name="zext_ln27_602"/></StgValue>
</operation>

<operation id="4861" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="9" op_0_bw="8">
<![CDATA[
:3730 %zext_ln27_605 = zext i8 %rowCenter_load_259

]]></Node>
<StgValue><ssdm name="zext_ln27_605"/></StgValue>
</operation>

<operation id="4862" st_id="262" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="8" op_0_bw="7">
<![CDATA[
:3732 %rowCenter_load_260 = load i7 %rowCenter_addr_88

]]></Node>
<StgValue><ssdm name="rowCenter_load_260"/></StgValue>
</operation>

<operation id="4863" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="9" op_0_bw="8">
<![CDATA[
:3733 %zext_ln27_606 = zext i8 %rowCenter_load_260

]]></Node>
<StgValue><ssdm name="zext_ln27_606"/></StgValue>
</operation>

<operation id="4864" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="10" op_0_bw="9">
<![CDATA[
:3735 %zext_ln27_607 = zext i9 %add_ln27_258

]]></Node>
<StgValue><ssdm name="zext_ln27_607"/></StgValue>
</operation>

<operation id="4865" st_id="262" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3736 %add_ln27_259 = add i9 %zext_ln27_605, i9 %zext_ln27_606

]]></Node>
<StgValue><ssdm name="add_ln27_259"/></StgValue>
</operation>

<operation id="4866" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="10" op_0_bw="9">
<![CDATA[
:3737 %zext_ln27_608 = zext i9 %add_ln27_259

]]></Node>
<StgValue><ssdm name="zext_ln27_608"/></StgValue>
</operation>

<operation id="4867" st_id="262" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3738 %sum_adjacent_86 = add i10 %zext_ln27_608, i10 %zext_ln27_607

]]></Node>
<StgValue><ssdm name="sum_adjacent_86"/></StgValue>
</operation>

<operation id="4868" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3739 %shl_ln28_85 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_86, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_85"/></StgValue>
</operation>

<operation id="4869" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="14" op_0_bw="13">
<![CDATA[
:3740 %zext_ln30_602 = zext i13 %shl_ln28_85

]]></Node>
<StgValue><ssdm name="zext_ln30_602"/></StgValue>
</operation>

<operation id="4870" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="9" op_0_bw="8">
<![CDATA[
:3742 %zext_ln30_603 = zext i8 %rowAbove_load_259

]]></Node>
<StgValue><ssdm name="zext_ln30_603"/></StgValue>
</operation>

<operation id="4871" st_id="262" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="8" op_0_bw="7">
<![CDATA[
:3744 %rowAbove_load_260 = load i7 %rowAbove_addr_88

]]></Node>
<StgValue><ssdm name="rowAbove_load_260"/></StgValue>
</operation>

<operation id="4872" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="9" op_0_bw="8">
<![CDATA[
:3745 %zext_ln30_604 = zext i8 %rowAbove_load_260

]]></Node>
<StgValue><ssdm name="zext_ln30_604"/></StgValue>
</operation>

<operation id="4873" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="9" op_0_bw="8">
<![CDATA[
:3747 %zext_ln30_605 = zext i8 %rowBelow_load_259

]]></Node>
<StgValue><ssdm name="zext_ln30_605"/></StgValue>
</operation>

<operation id="4874" st_id="262" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="8" op_0_bw="7">
<![CDATA[
:3749 %rowBelow_load_260 = load i7 %rowBelow_addr_88

]]></Node>
<StgValue><ssdm name="rowBelow_load_260"/></StgValue>
</operation>

<operation id="4875" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="9" op_0_bw="8">
<![CDATA[
:3750 %zext_ln30_606 = zext i8 %rowBelow_load_260

]]></Node>
<StgValue><ssdm name="zext_ln30_606"/></StgValue>
</operation>

<operation id="4876" st_id="262" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3751 %add_ln30_258 = add i9 %zext_ln30_604, i9 %zext_ln30_603

]]></Node>
<StgValue><ssdm name="add_ln30_258"/></StgValue>
</operation>

<operation id="4877" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="10" op_0_bw="9">
<![CDATA[
:3752 %zext_ln30_607 = zext i9 %add_ln30_258

]]></Node>
<StgValue><ssdm name="zext_ln30_607"/></StgValue>
</operation>

<operation id="4878" st_id="262" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3753 %add_ln30_259 = add i9 %zext_ln30_605, i9 %zext_ln30_606

]]></Node>
<StgValue><ssdm name="add_ln30_259"/></StgValue>
</operation>

<operation id="4879" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="10" op_0_bw="9">
<![CDATA[
:3754 %zext_ln30_608 = zext i9 %add_ln30_259

]]></Node>
<StgValue><ssdm name="zext_ln30_608"/></StgValue>
</operation>

<operation id="4880" st_id="262" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3755 %sum_diagonal_86 = add i10 %zext_ln30_608, i10 %zext_ln30_607

]]></Node>
<StgValue><ssdm name="sum_diagonal_86"/></StgValue>
</operation>

<operation id="4881" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3756 %shl_ln31_85 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_86, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_85"/></StgValue>
</operation>

<operation id="4882" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="13" op_0_bw="12">
<![CDATA[
:3757 %zext_ln34_172 = zext i12 %shl_ln31_85

]]></Node>
<StgValue><ssdm name="zext_ln34_172"/></StgValue>
</operation>

<operation id="4883" st_id="262" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3758 %add_ln34_290 = add i14 %zext_ln27_602, i14 %zext_ln30_602

]]></Node>
<StgValue><ssdm name="add_ln34_290"/></StgValue>
</operation>

<operation id="4884" st_id="262" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3759 %add_ln34_291 = add i13 %zext_ln34_172, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_291"/></StgValue>
</operation>

<operation id="4885" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="14" op_0_bw="13">
<![CDATA[
:3760 %zext_ln34_173 = zext i13 %add_ln34_291

]]></Node>
<StgValue><ssdm name="zext_ln34_173"/></StgValue>
</operation>

<operation id="4886" st_id="262" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3761 %add_ln34_86 = add i14 %zext_ln34_173, i14 %add_ln34_290

]]></Node>
<StgValue><ssdm name="add_ln34_86"/></StgValue>
</operation>

<operation id="4887" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3762 %trunc_ln35_85 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_86, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_85"/></StgValue>
</operation>

<operation id="4888" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3763 %outputRow_addr_86 = getelementptr i8 %outputRow, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="outputRow_addr_86"/></StgValue>
</operation>

<operation id="4889" st_id="262" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3764 %store_ln35 = store i8 %trunc_ln35_85, i7 %outputRow_addr_86

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4890" st_id="262" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="8" op_0_bw="7">
<![CDATA[
:3765 %rowCenter_load_261 = load i7 %rowCenter_addr_88

]]></Node>
<StgValue><ssdm name="rowCenter_load_261"/></StgValue>
</operation>

<operation id="4891" st_id="262" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="8" op_0_bw="7">
<![CDATA[
:3768 %rowAbove_load_261 = load i7 %rowAbove_addr_88

]]></Node>
<StgValue><ssdm name="rowAbove_load_261"/></StgValue>
</operation>

<operation id="4892" st_id="262" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="8" op_0_bw="7">
<![CDATA[
:3770 %rowBelow_load_261 = load i7 %rowBelow_addr_88

]]></Node>
<StgValue><ssdm name="rowBelow_load_261"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="4893" st_id="263" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="8" op_0_bw="7">
<![CDATA[
:3765 %rowCenter_load_261 = load i7 %rowCenter_addr_88

]]></Node>
<StgValue><ssdm name="rowCenter_load_261"/></StgValue>
</operation>

<operation id="4894" st_id="263" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="8" op_0_bw="7">
<![CDATA[
:3768 %rowAbove_load_261 = load i7 %rowAbove_addr_88

]]></Node>
<StgValue><ssdm name="rowAbove_load_261"/></StgValue>
</operation>

<operation id="4895" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="9" op_0_bw="8">
<![CDATA[
:3769 %zext_ln27_610 = zext i8 %rowAbove_load_261

]]></Node>
<StgValue><ssdm name="zext_ln27_610"/></StgValue>
</operation>

<operation id="4896" st_id="263" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="8" op_0_bw="7">
<![CDATA[
:3770 %rowBelow_load_261 = load i7 %rowBelow_addr_88

]]></Node>
<StgValue><ssdm name="rowBelow_load_261"/></StgValue>
</operation>

<operation id="4897" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="9" op_0_bw="8">
<![CDATA[
:3771 %zext_ln27_611 = zext i8 %rowBelow_load_261

]]></Node>
<StgValue><ssdm name="zext_ln27_611"/></StgValue>
</operation>

<operation id="4898" st_id="263" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="8" op_0_bw="7">
<![CDATA[
:3772 %rowCenter_load_262 = load i7 %rowCenter_addr_87

]]></Node>
<StgValue><ssdm name="rowCenter_load_262"/></StgValue>
</operation>

<operation id="4899" st_id="263" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3777 %add_ln27_261 = add i9 %zext_ln27_611, i9 %zext_ln27_610

]]></Node>
<StgValue><ssdm name="add_ln27_261"/></StgValue>
</operation>

<operation id="4900" st_id="263" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="8" op_0_bw="7">
<![CDATA[
:3784 %rowAbove_load_262 = load i7 %rowAbove_addr_87

]]></Node>
<StgValue><ssdm name="rowAbove_load_262"/></StgValue>
</operation>

<operation id="4901" st_id="263" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="8" op_0_bw="7">
<![CDATA[
:3789 %rowBelow_load_262 = load i7 %rowBelow_addr_87

]]></Node>
<StgValue><ssdm name="rowBelow_load_262"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="4902" st_id="264" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="8" op_0_bw="7">
<![CDATA[
:3772 %rowCenter_load_262 = load i7 %rowCenter_addr_87

]]></Node>
<StgValue><ssdm name="rowCenter_load_262"/></StgValue>
</operation>

<operation id="4903" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3774 %rowCenter_addr_89 = getelementptr i8 %rowCenter, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="rowCenter_addr_89"/></StgValue>
</operation>

<operation id="4904" st_id="264" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="8" op_0_bw="7">
<![CDATA[
:3775 %rowCenter_load_263 = load i7 %rowCenter_addr_89

]]></Node>
<StgValue><ssdm name="rowCenter_load_263"/></StgValue>
</operation>

<operation id="4905" st_id="264" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="8" op_0_bw="7">
<![CDATA[
:3784 %rowAbove_load_262 = load i7 %rowAbove_addr_87

]]></Node>
<StgValue><ssdm name="rowAbove_load_262"/></StgValue>
</operation>

<operation id="4906" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3786 %rowAbove_addr_89 = getelementptr i8 %rowAbove, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="rowAbove_addr_89"/></StgValue>
</operation>

<operation id="4907" st_id="264" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="8" op_0_bw="7">
<![CDATA[
:3787 %rowAbove_load_263 = load i7 %rowAbove_addr_89

]]></Node>
<StgValue><ssdm name="rowAbove_load_263"/></StgValue>
</operation>

<operation id="4908" st_id="264" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="8" op_0_bw="7">
<![CDATA[
:3789 %rowBelow_load_262 = load i7 %rowBelow_addr_87

]]></Node>
<StgValue><ssdm name="rowBelow_load_262"/></StgValue>
</operation>

<operation id="4909" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3791 %rowBelow_addr_89 = getelementptr i8 %rowBelow, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="rowBelow_addr_89"/></StgValue>
</operation>

<operation id="4910" st_id="264" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="8" op_0_bw="7">
<![CDATA[
:3792 %rowBelow_load_263 = load i7 %rowBelow_addr_89

]]></Node>
<StgValue><ssdm name="rowBelow_load_263"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="4911" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3766 %shl_ln25_86 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_261, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_86"/></StgValue>
</operation>

<operation id="4912" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="14" op_0_bw="12">
<![CDATA[
:3767 %zext_ln27_609 = zext i12 %shl_ln25_86

]]></Node>
<StgValue><ssdm name="zext_ln27_609"/></StgValue>
</operation>

<operation id="4913" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="9" op_0_bw="8">
<![CDATA[
:3773 %zext_ln27_612 = zext i8 %rowCenter_load_262

]]></Node>
<StgValue><ssdm name="zext_ln27_612"/></StgValue>
</operation>

<operation id="4914" st_id="265" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="8" op_0_bw="7">
<![CDATA[
:3775 %rowCenter_load_263 = load i7 %rowCenter_addr_89

]]></Node>
<StgValue><ssdm name="rowCenter_load_263"/></StgValue>
</operation>

<operation id="4915" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="9" op_0_bw="8">
<![CDATA[
:3776 %zext_ln27_613 = zext i8 %rowCenter_load_263

]]></Node>
<StgValue><ssdm name="zext_ln27_613"/></StgValue>
</operation>

<operation id="4916" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="10" op_0_bw="9">
<![CDATA[
:3778 %zext_ln27_614 = zext i9 %add_ln27_261

]]></Node>
<StgValue><ssdm name="zext_ln27_614"/></StgValue>
</operation>

<operation id="4917" st_id="265" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3779 %add_ln27_262 = add i9 %zext_ln27_612, i9 %zext_ln27_613

]]></Node>
<StgValue><ssdm name="add_ln27_262"/></StgValue>
</operation>

<operation id="4918" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="10" op_0_bw="9">
<![CDATA[
:3780 %zext_ln27_615 = zext i9 %add_ln27_262

]]></Node>
<StgValue><ssdm name="zext_ln27_615"/></StgValue>
</operation>

<operation id="4919" st_id="265" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3781 %sum_adjacent_87 = add i10 %zext_ln27_615, i10 %zext_ln27_614

]]></Node>
<StgValue><ssdm name="sum_adjacent_87"/></StgValue>
</operation>

<operation id="4920" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3782 %shl_ln28_86 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_87, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_86"/></StgValue>
</operation>

<operation id="4921" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="14" op_0_bw="13">
<![CDATA[
:3783 %zext_ln30_609 = zext i13 %shl_ln28_86

]]></Node>
<StgValue><ssdm name="zext_ln30_609"/></StgValue>
</operation>

<operation id="4922" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="9" op_0_bw="8">
<![CDATA[
:3785 %zext_ln30_610 = zext i8 %rowAbove_load_262

]]></Node>
<StgValue><ssdm name="zext_ln30_610"/></StgValue>
</operation>

<operation id="4923" st_id="265" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="8" op_0_bw="7">
<![CDATA[
:3787 %rowAbove_load_263 = load i7 %rowAbove_addr_89

]]></Node>
<StgValue><ssdm name="rowAbove_load_263"/></StgValue>
</operation>

<operation id="4924" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="9" op_0_bw="8">
<![CDATA[
:3788 %zext_ln30_611 = zext i8 %rowAbove_load_263

]]></Node>
<StgValue><ssdm name="zext_ln30_611"/></StgValue>
</operation>

<operation id="4925" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="9" op_0_bw="8">
<![CDATA[
:3790 %zext_ln30_612 = zext i8 %rowBelow_load_262

]]></Node>
<StgValue><ssdm name="zext_ln30_612"/></StgValue>
</operation>

<operation id="4926" st_id="265" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="8" op_0_bw="7">
<![CDATA[
:3792 %rowBelow_load_263 = load i7 %rowBelow_addr_89

]]></Node>
<StgValue><ssdm name="rowBelow_load_263"/></StgValue>
</operation>

<operation id="4927" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="9" op_0_bw="8">
<![CDATA[
:3793 %zext_ln30_613 = zext i8 %rowBelow_load_263

]]></Node>
<StgValue><ssdm name="zext_ln30_613"/></StgValue>
</operation>

<operation id="4928" st_id="265" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3794 %add_ln30_261 = add i9 %zext_ln30_611, i9 %zext_ln30_610

]]></Node>
<StgValue><ssdm name="add_ln30_261"/></StgValue>
</operation>

<operation id="4929" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="10" op_0_bw="9">
<![CDATA[
:3795 %zext_ln30_614 = zext i9 %add_ln30_261

]]></Node>
<StgValue><ssdm name="zext_ln30_614"/></StgValue>
</operation>

<operation id="4930" st_id="265" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3796 %add_ln30_262 = add i9 %zext_ln30_612, i9 %zext_ln30_613

]]></Node>
<StgValue><ssdm name="add_ln30_262"/></StgValue>
</operation>

<operation id="4931" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="10" op_0_bw="9">
<![CDATA[
:3797 %zext_ln30_615 = zext i9 %add_ln30_262

]]></Node>
<StgValue><ssdm name="zext_ln30_615"/></StgValue>
</operation>

<operation id="4932" st_id="265" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3798 %sum_diagonal_87 = add i10 %zext_ln30_615, i10 %zext_ln30_614

]]></Node>
<StgValue><ssdm name="sum_diagonal_87"/></StgValue>
</operation>

<operation id="4933" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3799 %shl_ln31_86 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_87, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_86"/></StgValue>
</operation>

<operation id="4934" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="13" op_0_bw="12">
<![CDATA[
:3800 %zext_ln34_174 = zext i12 %shl_ln31_86

]]></Node>
<StgValue><ssdm name="zext_ln34_174"/></StgValue>
</operation>

<operation id="4935" st_id="265" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3801 %add_ln34_292 = add i14 %zext_ln27_609, i14 %zext_ln30_609

]]></Node>
<StgValue><ssdm name="add_ln34_292"/></StgValue>
</operation>

<operation id="4936" st_id="265" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3802 %add_ln34_293 = add i13 %zext_ln34_174, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_293"/></StgValue>
</operation>

<operation id="4937" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="14" op_0_bw="13">
<![CDATA[
:3803 %zext_ln34_175 = zext i13 %add_ln34_293

]]></Node>
<StgValue><ssdm name="zext_ln34_175"/></StgValue>
</operation>

<operation id="4938" st_id="265" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3804 %add_ln34_87 = add i14 %zext_ln34_175, i14 %add_ln34_292

]]></Node>
<StgValue><ssdm name="add_ln34_87"/></StgValue>
</operation>

<operation id="4939" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3805 %trunc_ln35_86 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_87, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_86"/></StgValue>
</operation>

<operation id="4940" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3806 %outputRow_addr_87 = getelementptr i8 %outputRow, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="outputRow_addr_87"/></StgValue>
</operation>

<operation id="4941" st_id="265" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3807 %store_ln35 = store i8 %trunc_ln35_86, i7 %outputRow_addr_87

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4942" st_id="265" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="8" op_0_bw="7">
<![CDATA[
:3808 %rowCenter_load_264 = load i7 %rowCenter_addr_89

]]></Node>
<StgValue><ssdm name="rowCenter_load_264"/></StgValue>
</operation>

<operation id="4943" st_id="265" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="8" op_0_bw="7">
<![CDATA[
:3811 %rowAbove_load_264 = load i7 %rowAbove_addr_89

]]></Node>
<StgValue><ssdm name="rowAbove_load_264"/></StgValue>
</operation>

<operation id="4944" st_id="265" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="8" op_0_bw="7">
<![CDATA[
:3813 %rowBelow_load_264 = load i7 %rowBelow_addr_89

]]></Node>
<StgValue><ssdm name="rowBelow_load_264"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="4945" st_id="266" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="8" op_0_bw="7">
<![CDATA[
:3808 %rowCenter_load_264 = load i7 %rowCenter_addr_89

]]></Node>
<StgValue><ssdm name="rowCenter_load_264"/></StgValue>
</operation>

<operation id="4946" st_id="266" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="8" op_0_bw="7">
<![CDATA[
:3811 %rowAbove_load_264 = load i7 %rowAbove_addr_89

]]></Node>
<StgValue><ssdm name="rowAbove_load_264"/></StgValue>
</operation>

<operation id="4947" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="9" op_0_bw="8">
<![CDATA[
:3812 %zext_ln27_617 = zext i8 %rowAbove_load_264

]]></Node>
<StgValue><ssdm name="zext_ln27_617"/></StgValue>
</operation>

<operation id="4948" st_id="266" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="8" op_0_bw="7">
<![CDATA[
:3813 %rowBelow_load_264 = load i7 %rowBelow_addr_89

]]></Node>
<StgValue><ssdm name="rowBelow_load_264"/></StgValue>
</operation>

<operation id="4949" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="9" op_0_bw="8">
<![CDATA[
:3814 %zext_ln27_618 = zext i8 %rowBelow_load_264

]]></Node>
<StgValue><ssdm name="zext_ln27_618"/></StgValue>
</operation>

<operation id="4950" st_id="266" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="8" op_0_bw="7">
<![CDATA[
:3815 %rowCenter_load_265 = load i7 %rowCenter_addr_88

]]></Node>
<StgValue><ssdm name="rowCenter_load_265"/></StgValue>
</operation>

<operation id="4951" st_id="266" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3820 %add_ln27_264 = add i9 %zext_ln27_618, i9 %zext_ln27_617

]]></Node>
<StgValue><ssdm name="add_ln27_264"/></StgValue>
</operation>

<operation id="4952" st_id="266" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="8" op_0_bw="7">
<![CDATA[
:3827 %rowAbove_load_265 = load i7 %rowAbove_addr_88

]]></Node>
<StgValue><ssdm name="rowAbove_load_265"/></StgValue>
</operation>

<operation id="4953" st_id="266" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="8" op_0_bw="7">
<![CDATA[
:3832 %rowBelow_load_265 = load i7 %rowBelow_addr_88

]]></Node>
<StgValue><ssdm name="rowBelow_load_265"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="4954" st_id="267" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="8" op_0_bw="7">
<![CDATA[
:3815 %rowCenter_load_265 = load i7 %rowCenter_addr_88

]]></Node>
<StgValue><ssdm name="rowCenter_load_265"/></StgValue>
</operation>

<operation id="4955" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3817 %rowCenter_addr_90 = getelementptr i8 %rowCenter, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="rowCenter_addr_90"/></StgValue>
</operation>

<operation id="4956" st_id="267" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="8" op_0_bw="7">
<![CDATA[
:3818 %rowCenter_load_266 = load i7 %rowCenter_addr_90

]]></Node>
<StgValue><ssdm name="rowCenter_load_266"/></StgValue>
</operation>

<operation id="4957" st_id="267" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="8" op_0_bw="7">
<![CDATA[
:3827 %rowAbove_load_265 = load i7 %rowAbove_addr_88

]]></Node>
<StgValue><ssdm name="rowAbove_load_265"/></StgValue>
</operation>

<operation id="4958" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3829 %rowAbove_addr_90 = getelementptr i8 %rowAbove, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="rowAbove_addr_90"/></StgValue>
</operation>

<operation id="4959" st_id="267" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="8" op_0_bw="7">
<![CDATA[
:3830 %rowAbove_load_266 = load i7 %rowAbove_addr_90

]]></Node>
<StgValue><ssdm name="rowAbove_load_266"/></StgValue>
</operation>

<operation id="4960" st_id="267" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="8" op_0_bw="7">
<![CDATA[
:3832 %rowBelow_load_265 = load i7 %rowBelow_addr_88

]]></Node>
<StgValue><ssdm name="rowBelow_load_265"/></StgValue>
</operation>

<operation id="4961" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3834 %rowBelow_addr_90 = getelementptr i8 %rowBelow, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="rowBelow_addr_90"/></StgValue>
</operation>

<operation id="4962" st_id="267" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="8" op_0_bw="7">
<![CDATA[
:3835 %rowBelow_load_266 = load i7 %rowBelow_addr_90

]]></Node>
<StgValue><ssdm name="rowBelow_load_266"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="4963" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3809 %shl_ln25_87 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_264, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_87"/></StgValue>
</operation>

<operation id="4964" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="14" op_0_bw="12">
<![CDATA[
:3810 %zext_ln27_616 = zext i12 %shl_ln25_87

]]></Node>
<StgValue><ssdm name="zext_ln27_616"/></StgValue>
</operation>

<operation id="4965" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="9" op_0_bw="8">
<![CDATA[
:3816 %zext_ln27_619 = zext i8 %rowCenter_load_265

]]></Node>
<StgValue><ssdm name="zext_ln27_619"/></StgValue>
</operation>

<operation id="4966" st_id="268" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="8" op_0_bw="7">
<![CDATA[
:3818 %rowCenter_load_266 = load i7 %rowCenter_addr_90

]]></Node>
<StgValue><ssdm name="rowCenter_load_266"/></StgValue>
</operation>

<operation id="4967" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="9" op_0_bw="8">
<![CDATA[
:3819 %zext_ln27_620 = zext i8 %rowCenter_load_266

]]></Node>
<StgValue><ssdm name="zext_ln27_620"/></StgValue>
</operation>

<operation id="4968" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="10" op_0_bw="9">
<![CDATA[
:3821 %zext_ln27_621 = zext i9 %add_ln27_264

]]></Node>
<StgValue><ssdm name="zext_ln27_621"/></StgValue>
</operation>

<operation id="4969" st_id="268" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3822 %add_ln27_265 = add i9 %zext_ln27_619, i9 %zext_ln27_620

]]></Node>
<StgValue><ssdm name="add_ln27_265"/></StgValue>
</operation>

<operation id="4970" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="10" op_0_bw="9">
<![CDATA[
:3823 %zext_ln27_622 = zext i9 %add_ln27_265

]]></Node>
<StgValue><ssdm name="zext_ln27_622"/></StgValue>
</operation>

<operation id="4971" st_id="268" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3824 %sum_adjacent_88 = add i10 %zext_ln27_622, i10 %zext_ln27_621

]]></Node>
<StgValue><ssdm name="sum_adjacent_88"/></StgValue>
</operation>

<operation id="4972" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3825 %shl_ln28_87 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_88, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_87"/></StgValue>
</operation>

<operation id="4973" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="14" op_0_bw="13">
<![CDATA[
:3826 %zext_ln30_616 = zext i13 %shl_ln28_87

]]></Node>
<StgValue><ssdm name="zext_ln30_616"/></StgValue>
</operation>

<operation id="4974" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="9" op_0_bw="8">
<![CDATA[
:3828 %zext_ln30_617 = zext i8 %rowAbove_load_265

]]></Node>
<StgValue><ssdm name="zext_ln30_617"/></StgValue>
</operation>

<operation id="4975" st_id="268" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="8" op_0_bw="7">
<![CDATA[
:3830 %rowAbove_load_266 = load i7 %rowAbove_addr_90

]]></Node>
<StgValue><ssdm name="rowAbove_load_266"/></StgValue>
</operation>

<operation id="4976" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="9" op_0_bw="8">
<![CDATA[
:3831 %zext_ln30_618 = zext i8 %rowAbove_load_266

]]></Node>
<StgValue><ssdm name="zext_ln30_618"/></StgValue>
</operation>

<operation id="4977" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="9" op_0_bw="8">
<![CDATA[
:3833 %zext_ln30_619 = zext i8 %rowBelow_load_265

]]></Node>
<StgValue><ssdm name="zext_ln30_619"/></StgValue>
</operation>

<operation id="4978" st_id="268" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="8" op_0_bw="7">
<![CDATA[
:3835 %rowBelow_load_266 = load i7 %rowBelow_addr_90

]]></Node>
<StgValue><ssdm name="rowBelow_load_266"/></StgValue>
</operation>

<operation id="4979" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="9" op_0_bw="8">
<![CDATA[
:3836 %zext_ln30_620 = zext i8 %rowBelow_load_266

]]></Node>
<StgValue><ssdm name="zext_ln30_620"/></StgValue>
</operation>

<operation id="4980" st_id="268" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3837 %add_ln30_264 = add i9 %zext_ln30_618, i9 %zext_ln30_617

]]></Node>
<StgValue><ssdm name="add_ln30_264"/></StgValue>
</operation>

<operation id="4981" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="10" op_0_bw="9">
<![CDATA[
:3838 %zext_ln30_621 = zext i9 %add_ln30_264

]]></Node>
<StgValue><ssdm name="zext_ln30_621"/></StgValue>
</operation>

<operation id="4982" st_id="268" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3839 %add_ln30_265 = add i9 %zext_ln30_619, i9 %zext_ln30_620

]]></Node>
<StgValue><ssdm name="add_ln30_265"/></StgValue>
</operation>

<operation id="4983" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="10" op_0_bw="9">
<![CDATA[
:3840 %zext_ln30_622 = zext i9 %add_ln30_265

]]></Node>
<StgValue><ssdm name="zext_ln30_622"/></StgValue>
</operation>

<operation id="4984" st_id="268" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3841 %sum_diagonal_88 = add i10 %zext_ln30_622, i10 %zext_ln30_621

]]></Node>
<StgValue><ssdm name="sum_diagonal_88"/></StgValue>
</operation>

<operation id="4985" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3842 %shl_ln31_87 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_88, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_87"/></StgValue>
</operation>

<operation id="4986" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="13" op_0_bw="12">
<![CDATA[
:3843 %zext_ln34_176 = zext i12 %shl_ln31_87

]]></Node>
<StgValue><ssdm name="zext_ln34_176"/></StgValue>
</operation>

<operation id="4987" st_id="268" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3844 %add_ln34_294 = add i14 %zext_ln27_616, i14 %zext_ln30_616

]]></Node>
<StgValue><ssdm name="add_ln34_294"/></StgValue>
</operation>

<operation id="4988" st_id="268" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3845 %add_ln34_295 = add i13 %zext_ln34_176, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_295"/></StgValue>
</operation>

<operation id="4989" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="14" op_0_bw="13">
<![CDATA[
:3846 %zext_ln34_177 = zext i13 %add_ln34_295

]]></Node>
<StgValue><ssdm name="zext_ln34_177"/></StgValue>
</operation>

<operation id="4990" st_id="268" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3847 %add_ln34_88 = add i14 %zext_ln34_177, i14 %add_ln34_294

]]></Node>
<StgValue><ssdm name="add_ln34_88"/></StgValue>
</operation>

<operation id="4991" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3848 %trunc_ln35_87 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_88, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_87"/></StgValue>
</operation>

<operation id="4992" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3849 %outputRow_addr_88 = getelementptr i8 %outputRow, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="outputRow_addr_88"/></StgValue>
</operation>

<operation id="4993" st_id="268" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3850 %store_ln35 = store i8 %trunc_ln35_87, i7 %outputRow_addr_88

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4994" st_id="268" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="8" op_0_bw="7">
<![CDATA[
:3851 %rowCenter_load_267 = load i7 %rowCenter_addr_90

]]></Node>
<StgValue><ssdm name="rowCenter_load_267"/></StgValue>
</operation>

<operation id="4995" st_id="268" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="8" op_0_bw="7">
<![CDATA[
:3854 %rowAbove_load_267 = load i7 %rowAbove_addr_90

]]></Node>
<StgValue><ssdm name="rowAbove_load_267"/></StgValue>
</operation>

<operation id="4996" st_id="268" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="8" op_0_bw="7">
<![CDATA[
:3856 %rowBelow_load_267 = load i7 %rowBelow_addr_90

]]></Node>
<StgValue><ssdm name="rowBelow_load_267"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="4997" st_id="269" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="8" op_0_bw="7">
<![CDATA[
:3851 %rowCenter_load_267 = load i7 %rowCenter_addr_90

]]></Node>
<StgValue><ssdm name="rowCenter_load_267"/></StgValue>
</operation>

<operation id="4998" st_id="269" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="8" op_0_bw="7">
<![CDATA[
:3854 %rowAbove_load_267 = load i7 %rowAbove_addr_90

]]></Node>
<StgValue><ssdm name="rowAbove_load_267"/></StgValue>
</operation>

<operation id="4999" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="9" op_0_bw="8">
<![CDATA[
:3855 %zext_ln27_624 = zext i8 %rowAbove_load_267

]]></Node>
<StgValue><ssdm name="zext_ln27_624"/></StgValue>
</operation>

<operation id="5000" st_id="269" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="8" op_0_bw="7">
<![CDATA[
:3856 %rowBelow_load_267 = load i7 %rowBelow_addr_90

]]></Node>
<StgValue><ssdm name="rowBelow_load_267"/></StgValue>
</operation>

<operation id="5001" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="9" op_0_bw="8">
<![CDATA[
:3857 %zext_ln27_625 = zext i8 %rowBelow_load_267

]]></Node>
<StgValue><ssdm name="zext_ln27_625"/></StgValue>
</operation>

<operation id="5002" st_id="269" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="8" op_0_bw="7">
<![CDATA[
:3858 %rowCenter_load_268 = load i7 %rowCenter_addr_89

]]></Node>
<StgValue><ssdm name="rowCenter_load_268"/></StgValue>
</operation>

<operation id="5003" st_id="269" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3863 %add_ln27_267 = add i9 %zext_ln27_625, i9 %zext_ln27_624

]]></Node>
<StgValue><ssdm name="add_ln27_267"/></StgValue>
</operation>

<operation id="5004" st_id="269" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="8" op_0_bw="7">
<![CDATA[
:3870 %rowAbove_load_268 = load i7 %rowAbove_addr_89

]]></Node>
<StgValue><ssdm name="rowAbove_load_268"/></StgValue>
</operation>

<operation id="5005" st_id="269" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="8" op_0_bw="7">
<![CDATA[
:3875 %rowBelow_load_268 = load i7 %rowBelow_addr_89

]]></Node>
<StgValue><ssdm name="rowBelow_load_268"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="5006" st_id="270" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="8" op_0_bw="7">
<![CDATA[
:3858 %rowCenter_load_268 = load i7 %rowCenter_addr_89

]]></Node>
<StgValue><ssdm name="rowCenter_load_268"/></StgValue>
</operation>

<operation id="5007" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3860 %rowCenter_addr_91 = getelementptr i8 %rowCenter, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="rowCenter_addr_91"/></StgValue>
</operation>

<operation id="5008" st_id="270" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="8" op_0_bw="7">
<![CDATA[
:3861 %rowCenter_load_269 = load i7 %rowCenter_addr_91

]]></Node>
<StgValue><ssdm name="rowCenter_load_269"/></StgValue>
</operation>

<operation id="5009" st_id="270" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="8" op_0_bw="7">
<![CDATA[
:3870 %rowAbove_load_268 = load i7 %rowAbove_addr_89

]]></Node>
<StgValue><ssdm name="rowAbove_load_268"/></StgValue>
</operation>

<operation id="5010" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3872 %rowAbove_addr_91 = getelementptr i8 %rowAbove, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="rowAbove_addr_91"/></StgValue>
</operation>

<operation id="5011" st_id="270" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="8" op_0_bw="7">
<![CDATA[
:3873 %rowAbove_load_269 = load i7 %rowAbove_addr_91

]]></Node>
<StgValue><ssdm name="rowAbove_load_269"/></StgValue>
</operation>

<operation id="5012" st_id="270" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="8" op_0_bw="7">
<![CDATA[
:3875 %rowBelow_load_268 = load i7 %rowBelow_addr_89

]]></Node>
<StgValue><ssdm name="rowBelow_load_268"/></StgValue>
</operation>

<operation id="5013" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3877 %rowBelow_addr_91 = getelementptr i8 %rowBelow, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="rowBelow_addr_91"/></StgValue>
</operation>

<operation id="5014" st_id="270" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="8" op_0_bw="7">
<![CDATA[
:3878 %rowBelow_load_269 = load i7 %rowBelow_addr_91

]]></Node>
<StgValue><ssdm name="rowBelow_load_269"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="5015" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3852 %shl_ln25_88 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_267, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_88"/></StgValue>
</operation>

<operation id="5016" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="14" op_0_bw="12">
<![CDATA[
:3853 %zext_ln27_623 = zext i12 %shl_ln25_88

]]></Node>
<StgValue><ssdm name="zext_ln27_623"/></StgValue>
</operation>

<operation id="5017" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="9" op_0_bw="8">
<![CDATA[
:3859 %zext_ln27_626 = zext i8 %rowCenter_load_268

]]></Node>
<StgValue><ssdm name="zext_ln27_626"/></StgValue>
</operation>

<operation id="5018" st_id="271" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="8" op_0_bw="7">
<![CDATA[
:3861 %rowCenter_load_269 = load i7 %rowCenter_addr_91

]]></Node>
<StgValue><ssdm name="rowCenter_load_269"/></StgValue>
</operation>

<operation id="5019" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="9" op_0_bw="8">
<![CDATA[
:3862 %zext_ln27_627 = zext i8 %rowCenter_load_269

]]></Node>
<StgValue><ssdm name="zext_ln27_627"/></StgValue>
</operation>

<operation id="5020" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="10" op_0_bw="9">
<![CDATA[
:3864 %zext_ln27_628 = zext i9 %add_ln27_267

]]></Node>
<StgValue><ssdm name="zext_ln27_628"/></StgValue>
</operation>

<operation id="5021" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3865 %add_ln27_268 = add i9 %zext_ln27_626, i9 %zext_ln27_627

]]></Node>
<StgValue><ssdm name="add_ln27_268"/></StgValue>
</operation>

<operation id="5022" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="10" op_0_bw="9">
<![CDATA[
:3866 %zext_ln27_629 = zext i9 %add_ln27_268

]]></Node>
<StgValue><ssdm name="zext_ln27_629"/></StgValue>
</operation>

<operation id="5023" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3867 %sum_adjacent_89 = add i10 %zext_ln27_629, i10 %zext_ln27_628

]]></Node>
<StgValue><ssdm name="sum_adjacent_89"/></StgValue>
</operation>

<operation id="5024" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3868 %shl_ln28_88 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_89, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_88"/></StgValue>
</operation>

<operation id="5025" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="14" op_0_bw="13">
<![CDATA[
:3869 %zext_ln30_623 = zext i13 %shl_ln28_88

]]></Node>
<StgValue><ssdm name="zext_ln30_623"/></StgValue>
</operation>

<operation id="5026" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="9" op_0_bw="8">
<![CDATA[
:3871 %zext_ln30_624 = zext i8 %rowAbove_load_268

]]></Node>
<StgValue><ssdm name="zext_ln30_624"/></StgValue>
</operation>

<operation id="5027" st_id="271" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="8" op_0_bw="7">
<![CDATA[
:3873 %rowAbove_load_269 = load i7 %rowAbove_addr_91

]]></Node>
<StgValue><ssdm name="rowAbove_load_269"/></StgValue>
</operation>

<operation id="5028" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="9" op_0_bw="8">
<![CDATA[
:3874 %zext_ln30_625 = zext i8 %rowAbove_load_269

]]></Node>
<StgValue><ssdm name="zext_ln30_625"/></StgValue>
</operation>

<operation id="5029" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="9" op_0_bw="8">
<![CDATA[
:3876 %zext_ln30_626 = zext i8 %rowBelow_load_268

]]></Node>
<StgValue><ssdm name="zext_ln30_626"/></StgValue>
</operation>

<operation id="5030" st_id="271" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="8" op_0_bw="7">
<![CDATA[
:3878 %rowBelow_load_269 = load i7 %rowBelow_addr_91

]]></Node>
<StgValue><ssdm name="rowBelow_load_269"/></StgValue>
</operation>

<operation id="5031" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="9" op_0_bw="8">
<![CDATA[
:3879 %zext_ln30_627 = zext i8 %rowBelow_load_269

]]></Node>
<StgValue><ssdm name="zext_ln30_627"/></StgValue>
</operation>

<operation id="5032" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3880 %add_ln30_267 = add i9 %zext_ln30_625, i9 %zext_ln30_624

]]></Node>
<StgValue><ssdm name="add_ln30_267"/></StgValue>
</operation>

<operation id="5033" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="10" op_0_bw="9">
<![CDATA[
:3881 %zext_ln30_628 = zext i9 %add_ln30_267

]]></Node>
<StgValue><ssdm name="zext_ln30_628"/></StgValue>
</operation>

<operation id="5034" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3882 %add_ln30_268 = add i9 %zext_ln30_626, i9 %zext_ln30_627

]]></Node>
<StgValue><ssdm name="add_ln30_268"/></StgValue>
</operation>

<operation id="5035" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="10" op_0_bw="9">
<![CDATA[
:3883 %zext_ln30_629 = zext i9 %add_ln30_268

]]></Node>
<StgValue><ssdm name="zext_ln30_629"/></StgValue>
</operation>

<operation id="5036" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3884 %sum_diagonal_89 = add i10 %zext_ln30_629, i10 %zext_ln30_628

]]></Node>
<StgValue><ssdm name="sum_diagonal_89"/></StgValue>
</operation>

<operation id="5037" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3885 %shl_ln31_88 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_89, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_88"/></StgValue>
</operation>

<operation id="5038" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="13" op_0_bw="12">
<![CDATA[
:3886 %zext_ln34_178 = zext i12 %shl_ln31_88

]]></Node>
<StgValue><ssdm name="zext_ln34_178"/></StgValue>
</operation>

<operation id="5039" st_id="271" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3887 %add_ln34_296 = add i14 %zext_ln27_623, i14 %zext_ln30_623

]]></Node>
<StgValue><ssdm name="add_ln34_296"/></StgValue>
</operation>

<operation id="5040" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3888 %add_ln34_297 = add i13 %zext_ln34_178, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_297"/></StgValue>
</operation>

<operation id="5041" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="14" op_0_bw="13">
<![CDATA[
:3889 %zext_ln34_179 = zext i13 %add_ln34_297

]]></Node>
<StgValue><ssdm name="zext_ln34_179"/></StgValue>
</operation>

<operation id="5042" st_id="271" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3890 %add_ln34_89 = add i14 %zext_ln34_179, i14 %add_ln34_296

]]></Node>
<StgValue><ssdm name="add_ln34_89"/></StgValue>
</operation>

<operation id="5043" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3891 %trunc_ln35_88 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_89, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_88"/></StgValue>
</operation>

<operation id="5044" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3892 %outputRow_addr_89 = getelementptr i8 %outputRow, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="outputRow_addr_89"/></StgValue>
</operation>

<operation id="5045" st_id="271" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3893 %store_ln35 = store i8 %trunc_ln35_88, i7 %outputRow_addr_89

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5046" st_id="271" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="8" op_0_bw="7">
<![CDATA[
:3894 %rowCenter_load_270 = load i7 %rowCenter_addr_91

]]></Node>
<StgValue><ssdm name="rowCenter_load_270"/></StgValue>
</operation>

<operation id="5047" st_id="271" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="8" op_0_bw="7">
<![CDATA[
:3897 %rowAbove_load_270 = load i7 %rowAbove_addr_91

]]></Node>
<StgValue><ssdm name="rowAbove_load_270"/></StgValue>
</operation>

<operation id="5048" st_id="271" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="8" op_0_bw="7">
<![CDATA[
:3899 %rowBelow_load_270 = load i7 %rowBelow_addr_91

]]></Node>
<StgValue><ssdm name="rowBelow_load_270"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="5049" st_id="272" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="8" op_0_bw="7">
<![CDATA[
:3894 %rowCenter_load_270 = load i7 %rowCenter_addr_91

]]></Node>
<StgValue><ssdm name="rowCenter_load_270"/></StgValue>
</operation>

<operation id="5050" st_id="272" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="8" op_0_bw="7">
<![CDATA[
:3897 %rowAbove_load_270 = load i7 %rowAbove_addr_91

]]></Node>
<StgValue><ssdm name="rowAbove_load_270"/></StgValue>
</operation>

<operation id="5051" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="9" op_0_bw="8">
<![CDATA[
:3898 %zext_ln27_631 = zext i8 %rowAbove_load_270

]]></Node>
<StgValue><ssdm name="zext_ln27_631"/></StgValue>
</operation>

<operation id="5052" st_id="272" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="8" op_0_bw="7">
<![CDATA[
:3899 %rowBelow_load_270 = load i7 %rowBelow_addr_91

]]></Node>
<StgValue><ssdm name="rowBelow_load_270"/></StgValue>
</operation>

<operation id="5053" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="9" op_0_bw="8">
<![CDATA[
:3900 %zext_ln27_632 = zext i8 %rowBelow_load_270

]]></Node>
<StgValue><ssdm name="zext_ln27_632"/></StgValue>
</operation>

<operation id="5054" st_id="272" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="8" op_0_bw="7">
<![CDATA[
:3901 %rowCenter_load_271 = load i7 %rowCenter_addr_90

]]></Node>
<StgValue><ssdm name="rowCenter_load_271"/></StgValue>
</operation>

<operation id="5055" st_id="272" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3906 %add_ln27_270 = add i9 %zext_ln27_632, i9 %zext_ln27_631

]]></Node>
<StgValue><ssdm name="add_ln27_270"/></StgValue>
</operation>

<operation id="5056" st_id="272" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="8" op_0_bw="7">
<![CDATA[
:3913 %rowAbove_load_271 = load i7 %rowAbove_addr_90

]]></Node>
<StgValue><ssdm name="rowAbove_load_271"/></StgValue>
</operation>

<operation id="5057" st_id="272" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="8" op_0_bw="7">
<![CDATA[
:3918 %rowBelow_load_271 = load i7 %rowBelow_addr_90

]]></Node>
<StgValue><ssdm name="rowBelow_load_271"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="5058" st_id="273" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="8" op_0_bw="7">
<![CDATA[
:3901 %rowCenter_load_271 = load i7 %rowCenter_addr_90

]]></Node>
<StgValue><ssdm name="rowCenter_load_271"/></StgValue>
</operation>

<operation id="5059" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3903 %rowCenter_addr_92 = getelementptr i8 %rowCenter, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="rowCenter_addr_92"/></StgValue>
</operation>

<operation id="5060" st_id="273" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="8" op_0_bw="7">
<![CDATA[
:3904 %rowCenter_load_272 = load i7 %rowCenter_addr_92

]]></Node>
<StgValue><ssdm name="rowCenter_load_272"/></StgValue>
</operation>

<operation id="5061" st_id="273" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="8" op_0_bw="7">
<![CDATA[
:3913 %rowAbove_load_271 = load i7 %rowAbove_addr_90

]]></Node>
<StgValue><ssdm name="rowAbove_load_271"/></StgValue>
</operation>

<operation id="5062" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3915 %rowAbove_addr_92 = getelementptr i8 %rowAbove, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="rowAbove_addr_92"/></StgValue>
</operation>

<operation id="5063" st_id="273" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="8" op_0_bw="7">
<![CDATA[
:3916 %rowAbove_load_272 = load i7 %rowAbove_addr_92

]]></Node>
<StgValue><ssdm name="rowAbove_load_272"/></StgValue>
</operation>

<operation id="5064" st_id="273" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="8" op_0_bw="7">
<![CDATA[
:3918 %rowBelow_load_271 = load i7 %rowBelow_addr_90

]]></Node>
<StgValue><ssdm name="rowBelow_load_271"/></StgValue>
</operation>

<operation id="5065" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3920 %rowBelow_addr_92 = getelementptr i8 %rowBelow, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="rowBelow_addr_92"/></StgValue>
</operation>

<operation id="5066" st_id="273" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="8" op_0_bw="7">
<![CDATA[
:3921 %rowBelow_load_272 = load i7 %rowBelow_addr_92

]]></Node>
<StgValue><ssdm name="rowBelow_load_272"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="5067" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3895 %shl_ln25_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_270, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_89"/></StgValue>
</operation>

<operation id="5068" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="14" op_0_bw="12">
<![CDATA[
:3896 %zext_ln27_630 = zext i12 %shl_ln25_89

]]></Node>
<StgValue><ssdm name="zext_ln27_630"/></StgValue>
</operation>

<operation id="5069" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="9" op_0_bw="8">
<![CDATA[
:3902 %zext_ln27_633 = zext i8 %rowCenter_load_271

]]></Node>
<StgValue><ssdm name="zext_ln27_633"/></StgValue>
</operation>

<operation id="5070" st_id="274" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="8" op_0_bw="7">
<![CDATA[
:3904 %rowCenter_load_272 = load i7 %rowCenter_addr_92

]]></Node>
<StgValue><ssdm name="rowCenter_load_272"/></StgValue>
</operation>

<operation id="5071" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="9" op_0_bw="8">
<![CDATA[
:3905 %zext_ln27_634 = zext i8 %rowCenter_load_272

]]></Node>
<StgValue><ssdm name="zext_ln27_634"/></StgValue>
</operation>

<operation id="5072" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="10" op_0_bw="9">
<![CDATA[
:3907 %zext_ln27_635 = zext i9 %add_ln27_270

]]></Node>
<StgValue><ssdm name="zext_ln27_635"/></StgValue>
</operation>

<operation id="5073" st_id="274" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3908 %add_ln27_271 = add i9 %zext_ln27_633, i9 %zext_ln27_634

]]></Node>
<StgValue><ssdm name="add_ln27_271"/></StgValue>
</operation>

<operation id="5074" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="10" op_0_bw="9">
<![CDATA[
:3909 %zext_ln27_636 = zext i9 %add_ln27_271

]]></Node>
<StgValue><ssdm name="zext_ln27_636"/></StgValue>
</operation>

<operation id="5075" st_id="274" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3910 %sum_adjacent_90 = add i10 %zext_ln27_636, i10 %zext_ln27_635

]]></Node>
<StgValue><ssdm name="sum_adjacent_90"/></StgValue>
</operation>

<operation id="5076" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3911 %shl_ln28_89 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_90, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_89"/></StgValue>
</operation>

<operation id="5077" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="14" op_0_bw="13">
<![CDATA[
:3912 %zext_ln30_630 = zext i13 %shl_ln28_89

]]></Node>
<StgValue><ssdm name="zext_ln30_630"/></StgValue>
</operation>

<operation id="5078" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="9" op_0_bw="8">
<![CDATA[
:3914 %zext_ln30_631 = zext i8 %rowAbove_load_271

]]></Node>
<StgValue><ssdm name="zext_ln30_631"/></StgValue>
</operation>

<operation id="5079" st_id="274" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="8" op_0_bw="7">
<![CDATA[
:3916 %rowAbove_load_272 = load i7 %rowAbove_addr_92

]]></Node>
<StgValue><ssdm name="rowAbove_load_272"/></StgValue>
</operation>

<operation id="5080" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="9" op_0_bw="8">
<![CDATA[
:3917 %zext_ln30_632 = zext i8 %rowAbove_load_272

]]></Node>
<StgValue><ssdm name="zext_ln30_632"/></StgValue>
</operation>

<operation id="5081" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="9" op_0_bw="8">
<![CDATA[
:3919 %zext_ln30_633 = zext i8 %rowBelow_load_271

]]></Node>
<StgValue><ssdm name="zext_ln30_633"/></StgValue>
</operation>

<operation id="5082" st_id="274" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="8" op_0_bw="7">
<![CDATA[
:3921 %rowBelow_load_272 = load i7 %rowBelow_addr_92

]]></Node>
<StgValue><ssdm name="rowBelow_load_272"/></StgValue>
</operation>

<operation id="5083" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="9" op_0_bw="8">
<![CDATA[
:3922 %zext_ln30_634 = zext i8 %rowBelow_load_272

]]></Node>
<StgValue><ssdm name="zext_ln30_634"/></StgValue>
</operation>

<operation id="5084" st_id="274" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3923 %add_ln30_270 = add i9 %zext_ln30_632, i9 %zext_ln30_631

]]></Node>
<StgValue><ssdm name="add_ln30_270"/></StgValue>
</operation>

<operation id="5085" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="10" op_0_bw="9">
<![CDATA[
:3924 %zext_ln30_635 = zext i9 %add_ln30_270

]]></Node>
<StgValue><ssdm name="zext_ln30_635"/></StgValue>
</operation>

<operation id="5086" st_id="274" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3925 %add_ln30_271 = add i9 %zext_ln30_633, i9 %zext_ln30_634

]]></Node>
<StgValue><ssdm name="add_ln30_271"/></StgValue>
</operation>

<operation id="5087" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="10" op_0_bw="9">
<![CDATA[
:3926 %zext_ln30_636 = zext i9 %add_ln30_271

]]></Node>
<StgValue><ssdm name="zext_ln30_636"/></StgValue>
</operation>

<operation id="5088" st_id="274" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3927 %sum_diagonal_90 = add i10 %zext_ln30_636, i10 %zext_ln30_635

]]></Node>
<StgValue><ssdm name="sum_diagonal_90"/></StgValue>
</operation>

<operation id="5089" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3928 %shl_ln31_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_90, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_89"/></StgValue>
</operation>

<operation id="5090" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="13" op_0_bw="12">
<![CDATA[
:3929 %zext_ln34_180 = zext i12 %shl_ln31_89

]]></Node>
<StgValue><ssdm name="zext_ln34_180"/></StgValue>
</operation>

<operation id="5091" st_id="274" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3930 %add_ln34_298 = add i14 %zext_ln27_630, i14 %zext_ln30_630

]]></Node>
<StgValue><ssdm name="add_ln34_298"/></StgValue>
</operation>

<operation id="5092" st_id="274" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3931 %add_ln34_299 = add i13 %zext_ln34_180, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_299"/></StgValue>
</operation>

<operation id="5093" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="14" op_0_bw="13">
<![CDATA[
:3932 %zext_ln34_181 = zext i13 %add_ln34_299

]]></Node>
<StgValue><ssdm name="zext_ln34_181"/></StgValue>
</operation>

<operation id="5094" st_id="274" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3933 %add_ln34_90 = add i14 %zext_ln34_181, i14 %add_ln34_298

]]></Node>
<StgValue><ssdm name="add_ln34_90"/></StgValue>
</operation>

<operation id="5095" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3934 %trunc_ln35_89 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_90, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_89"/></StgValue>
</operation>

<operation id="5096" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3935 %outputRow_addr_90 = getelementptr i8 %outputRow, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="outputRow_addr_90"/></StgValue>
</operation>

<operation id="5097" st_id="274" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3936 %store_ln35 = store i8 %trunc_ln35_89, i7 %outputRow_addr_90

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5098" st_id="274" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="8" op_0_bw="7">
<![CDATA[
:3937 %rowCenter_load_273 = load i7 %rowCenter_addr_92

]]></Node>
<StgValue><ssdm name="rowCenter_load_273"/></StgValue>
</operation>

<operation id="5099" st_id="274" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="8" op_0_bw="7">
<![CDATA[
:3940 %rowAbove_load_273 = load i7 %rowAbove_addr_92

]]></Node>
<StgValue><ssdm name="rowAbove_load_273"/></StgValue>
</operation>

<operation id="5100" st_id="274" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="8" op_0_bw="7">
<![CDATA[
:3942 %rowBelow_load_273 = load i7 %rowBelow_addr_92

]]></Node>
<StgValue><ssdm name="rowBelow_load_273"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="5101" st_id="275" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="8" op_0_bw="7">
<![CDATA[
:3937 %rowCenter_load_273 = load i7 %rowCenter_addr_92

]]></Node>
<StgValue><ssdm name="rowCenter_load_273"/></StgValue>
</operation>

<operation id="5102" st_id="275" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="8" op_0_bw="7">
<![CDATA[
:3940 %rowAbove_load_273 = load i7 %rowAbove_addr_92

]]></Node>
<StgValue><ssdm name="rowAbove_load_273"/></StgValue>
</operation>

<operation id="5103" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="9" op_0_bw="8">
<![CDATA[
:3941 %zext_ln27_638 = zext i8 %rowAbove_load_273

]]></Node>
<StgValue><ssdm name="zext_ln27_638"/></StgValue>
</operation>

<operation id="5104" st_id="275" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="8" op_0_bw="7">
<![CDATA[
:3942 %rowBelow_load_273 = load i7 %rowBelow_addr_92

]]></Node>
<StgValue><ssdm name="rowBelow_load_273"/></StgValue>
</operation>

<operation id="5105" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="9" op_0_bw="8">
<![CDATA[
:3943 %zext_ln27_639 = zext i8 %rowBelow_load_273

]]></Node>
<StgValue><ssdm name="zext_ln27_639"/></StgValue>
</operation>

<operation id="5106" st_id="275" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="8" op_0_bw="7">
<![CDATA[
:3944 %rowCenter_load_274 = load i7 %rowCenter_addr_91

]]></Node>
<StgValue><ssdm name="rowCenter_load_274"/></StgValue>
</operation>

<operation id="5107" st_id="275" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3949 %add_ln27_273 = add i9 %zext_ln27_639, i9 %zext_ln27_638

]]></Node>
<StgValue><ssdm name="add_ln27_273"/></StgValue>
</operation>

<operation id="5108" st_id="275" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="8" op_0_bw="7">
<![CDATA[
:3956 %rowAbove_load_274 = load i7 %rowAbove_addr_91

]]></Node>
<StgValue><ssdm name="rowAbove_load_274"/></StgValue>
</operation>

<operation id="5109" st_id="275" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="8" op_0_bw="7">
<![CDATA[
:3961 %rowBelow_load_274 = load i7 %rowBelow_addr_91

]]></Node>
<StgValue><ssdm name="rowBelow_load_274"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="5110" st_id="276" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="8" op_0_bw="7">
<![CDATA[
:3944 %rowCenter_load_274 = load i7 %rowCenter_addr_91

]]></Node>
<StgValue><ssdm name="rowCenter_load_274"/></StgValue>
</operation>

<operation id="5111" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3946 %rowCenter_addr_93 = getelementptr i8 %rowCenter, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="rowCenter_addr_93"/></StgValue>
</operation>

<operation id="5112" st_id="276" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="8" op_0_bw="7">
<![CDATA[
:3947 %rowCenter_load_275 = load i7 %rowCenter_addr_93

]]></Node>
<StgValue><ssdm name="rowCenter_load_275"/></StgValue>
</operation>

<operation id="5113" st_id="276" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="8" op_0_bw="7">
<![CDATA[
:3956 %rowAbove_load_274 = load i7 %rowAbove_addr_91

]]></Node>
<StgValue><ssdm name="rowAbove_load_274"/></StgValue>
</operation>

<operation id="5114" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3958 %rowAbove_addr_93 = getelementptr i8 %rowAbove, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="rowAbove_addr_93"/></StgValue>
</operation>

<operation id="5115" st_id="276" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="8" op_0_bw="7">
<![CDATA[
:3959 %rowAbove_load_275 = load i7 %rowAbove_addr_93

]]></Node>
<StgValue><ssdm name="rowAbove_load_275"/></StgValue>
</operation>

<operation id="5116" st_id="276" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="8" op_0_bw="7">
<![CDATA[
:3961 %rowBelow_load_274 = load i7 %rowBelow_addr_91

]]></Node>
<StgValue><ssdm name="rowBelow_load_274"/></StgValue>
</operation>

<operation id="5117" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3963 %rowBelow_addr_93 = getelementptr i8 %rowBelow, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="rowBelow_addr_93"/></StgValue>
</operation>

<operation id="5118" st_id="276" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="8" op_0_bw="7">
<![CDATA[
:3964 %rowBelow_load_275 = load i7 %rowBelow_addr_93

]]></Node>
<StgValue><ssdm name="rowBelow_load_275"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="5119" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3938 %shl_ln25_90 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_273, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_90"/></StgValue>
</operation>

<operation id="5120" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="14" op_0_bw="12">
<![CDATA[
:3939 %zext_ln27_637 = zext i12 %shl_ln25_90

]]></Node>
<StgValue><ssdm name="zext_ln27_637"/></StgValue>
</operation>

<operation id="5121" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="9" op_0_bw="8">
<![CDATA[
:3945 %zext_ln27_640 = zext i8 %rowCenter_load_274

]]></Node>
<StgValue><ssdm name="zext_ln27_640"/></StgValue>
</operation>

<operation id="5122" st_id="277" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="8" op_0_bw="7">
<![CDATA[
:3947 %rowCenter_load_275 = load i7 %rowCenter_addr_93

]]></Node>
<StgValue><ssdm name="rowCenter_load_275"/></StgValue>
</operation>

<operation id="5123" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="9" op_0_bw="8">
<![CDATA[
:3948 %zext_ln27_641 = zext i8 %rowCenter_load_275

]]></Node>
<StgValue><ssdm name="zext_ln27_641"/></StgValue>
</operation>

<operation id="5124" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="10" op_0_bw="9">
<![CDATA[
:3950 %zext_ln27_642 = zext i9 %add_ln27_273

]]></Node>
<StgValue><ssdm name="zext_ln27_642"/></StgValue>
</operation>

<operation id="5125" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3951 %add_ln27_274 = add i9 %zext_ln27_640, i9 %zext_ln27_641

]]></Node>
<StgValue><ssdm name="add_ln27_274"/></StgValue>
</operation>

<operation id="5126" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="10" op_0_bw="9">
<![CDATA[
:3952 %zext_ln27_643 = zext i9 %add_ln27_274

]]></Node>
<StgValue><ssdm name="zext_ln27_643"/></StgValue>
</operation>

<operation id="5127" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3953 %sum_adjacent_91 = add i10 %zext_ln27_643, i10 %zext_ln27_642

]]></Node>
<StgValue><ssdm name="sum_adjacent_91"/></StgValue>
</operation>

<operation id="5128" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3954 %shl_ln28_90 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_91, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_90"/></StgValue>
</operation>

<operation id="5129" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="14" op_0_bw="13">
<![CDATA[
:3955 %zext_ln30_637 = zext i13 %shl_ln28_90

]]></Node>
<StgValue><ssdm name="zext_ln30_637"/></StgValue>
</operation>

<operation id="5130" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="9" op_0_bw="8">
<![CDATA[
:3957 %zext_ln30_638 = zext i8 %rowAbove_load_274

]]></Node>
<StgValue><ssdm name="zext_ln30_638"/></StgValue>
</operation>

<operation id="5131" st_id="277" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="8" op_0_bw="7">
<![CDATA[
:3959 %rowAbove_load_275 = load i7 %rowAbove_addr_93

]]></Node>
<StgValue><ssdm name="rowAbove_load_275"/></StgValue>
</operation>

<operation id="5132" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="9" op_0_bw="8">
<![CDATA[
:3960 %zext_ln30_639 = zext i8 %rowAbove_load_275

]]></Node>
<StgValue><ssdm name="zext_ln30_639"/></StgValue>
</operation>

<operation id="5133" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="9" op_0_bw="8">
<![CDATA[
:3962 %zext_ln30_640 = zext i8 %rowBelow_load_274

]]></Node>
<StgValue><ssdm name="zext_ln30_640"/></StgValue>
</operation>

<operation id="5134" st_id="277" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="8" op_0_bw="7">
<![CDATA[
:3964 %rowBelow_load_275 = load i7 %rowBelow_addr_93

]]></Node>
<StgValue><ssdm name="rowBelow_load_275"/></StgValue>
</operation>

<operation id="5135" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="9" op_0_bw="8">
<![CDATA[
:3965 %zext_ln30_641 = zext i8 %rowBelow_load_275

]]></Node>
<StgValue><ssdm name="zext_ln30_641"/></StgValue>
</operation>

<operation id="5136" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3966 %add_ln30_273 = add i9 %zext_ln30_639, i9 %zext_ln30_638

]]></Node>
<StgValue><ssdm name="add_ln30_273"/></StgValue>
</operation>

<operation id="5137" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="10" op_0_bw="9">
<![CDATA[
:3967 %zext_ln30_642 = zext i9 %add_ln30_273

]]></Node>
<StgValue><ssdm name="zext_ln30_642"/></StgValue>
</operation>

<operation id="5138" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3968 %add_ln30_274 = add i9 %zext_ln30_640, i9 %zext_ln30_641

]]></Node>
<StgValue><ssdm name="add_ln30_274"/></StgValue>
</operation>

<operation id="5139" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="10" op_0_bw="9">
<![CDATA[
:3969 %zext_ln30_643 = zext i9 %add_ln30_274

]]></Node>
<StgValue><ssdm name="zext_ln30_643"/></StgValue>
</operation>

<operation id="5140" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3970 %sum_diagonal_91 = add i10 %zext_ln30_643, i10 %zext_ln30_642

]]></Node>
<StgValue><ssdm name="sum_diagonal_91"/></StgValue>
</operation>

<operation id="5141" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:3971 %shl_ln31_90 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_91, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_90"/></StgValue>
</operation>

<operation id="5142" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="13" op_0_bw="12">
<![CDATA[
:3972 %zext_ln34_182 = zext i12 %shl_ln31_90

]]></Node>
<StgValue><ssdm name="zext_ln34_182"/></StgValue>
</operation>

<operation id="5143" st_id="277" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3973 %add_ln34_300 = add i14 %zext_ln27_637, i14 %zext_ln30_637

]]></Node>
<StgValue><ssdm name="add_ln34_300"/></StgValue>
</operation>

<operation id="5144" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3974 %add_ln34_301 = add i13 %zext_ln34_182, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_301"/></StgValue>
</operation>

<operation id="5145" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="14" op_0_bw="13">
<![CDATA[
:3975 %zext_ln34_183 = zext i13 %add_ln34_301

]]></Node>
<StgValue><ssdm name="zext_ln34_183"/></StgValue>
</operation>

<operation id="5146" st_id="277" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3976 %add_ln34_91 = add i14 %zext_ln34_183, i14 %add_ln34_300

]]></Node>
<StgValue><ssdm name="add_ln34_91"/></StgValue>
</operation>

<operation id="5147" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3977 %trunc_ln35_90 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_91, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_90"/></StgValue>
</operation>

<operation id="5148" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3978 %outputRow_addr_91 = getelementptr i8 %outputRow, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="outputRow_addr_91"/></StgValue>
</operation>

<operation id="5149" st_id="277" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3979 %store_ln35 = store i8 %trunc_ln35_90, i7 %outputRow_addr_91

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5150" st_id="277" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="8" op_0_bw="7">
<![CDATA[
:3980 %rowCenter_load_276 = load i7 %rowCenter_addr_93

]]></Node>
<StgValue><ssdm name="rowCenter_load_276"/></StgValue>
</operation>

<operation id="5151" st_id="277" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="8" op_0_bw="7">
<![CDATA[
:3983 %rowAbove_load_276 = load i7 %rowAbove_addr_93

]]></Node>
<StgValue><ssdm name="rowAbove_load_276"/></StgValue>
</operation>

<operation id="5152" st_id="277" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="8" op_0_bw="7">
<![CDATA[
:3985 %rowBelow_load_276 = load i7 %rowBelow_addr_93

]]></Node>
<StgValue><ssdm name="rowBelow_load_276"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="5153" st_id="278" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="8" op_0_bw="7">
<![CDATA[
:3980 %rowCenter_load_276 = load i7 %rowCenter_addr_93

]]></Node>
<StgValue><ssdm name="rowCenter_load_276"/></StgValue>
</operation>

<operation id="5154" st_id="278" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="8" op_0_bw="7">
<![CDATA[
:3983 %rowAbove_load_276 = load i7 %rowAbove_addr_93

]]></Node>
<StgValue><ssdm name="rowAbove_load_276"/></StgValue>
</operation>

<operation id="5155" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="9" op_0_bw="8">
<![CDATA[
:3984 %zext_ln27_645 = zext i8 %rowAbove_load_276

]]></Node>
<StgValue><ssdm name="zext_ln27_645"/></StgValue>
</operation>

<operation id="5156" st_id="278" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="8" op_0_bw="7">
<![CDATA[
:3985 %rowBelow_load_276 = load i7 %rowBelow_addr_93

]]></Node>
<StgValue><ssdm name="rowBelow_load_276"/></StgValue>
</operation>

<operation id="5157" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="9" op_0_bw="8">
<![CDATA[
:3986 %zext_ln27_646 = zext i8 %rowBelow_load_276

]]></Node>
<StgValue><ssdm name="zext_ln27_646"/></StgValue>
</operation>

<operation id="5158" st_id="278" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="8" op_0_bw="7">
<![CDATA[
:3987 %rowCenter_load_277 = load i7 %rowCenter_addr_92

]]></Node>
<StgValue><ssdm name="rowCenter_load_277"/></StgValue>
</operation>

<operation id="5159" st_id="278" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3992 %add_ln27_276 = add i9 %zext_ln27_646, i9 %zext_ln27_645

]]></Node>
<StgValue><ssdm name="add_ln27_276"/></StgValue>
</operation>

<operation id="5160" st_id="278" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="8" op_0_bw="7">
<![CDATA[
:3999 %rowAbove_load_277 = load i7 %rowAbove_addr_92

]]></Node>
<StgValue><ssdm name="rowAbove_load_277"/></StgValue>
</operation>

<operation id="5161" st_id="278" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="8" op_0_bw="7">
<![CDATA[
:4004 %rowBelow_load_277 = load i7 %rowBelow_addr_92

]]></Node>
<StgValue><ssdm name="rowBelow_load_277"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="5162" st_id="279" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="8" op_0_bw="7">
<![CDATA[
:3987 %rowCenter_load_277 = load i7 %rowCenter_addr_92

]]></Node>
<StgValue><ssdm name="rowCenter_load_277"/></StgValue>
</operation>

<operation id="5163" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3989 %rowCenter_addr_94 = getelementptr i8 %rowCenter, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="rowCenter_addr_94"/></StgValue>
</operation>

<operation id="5164" st_id="279" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="8" op_0_bw="7">
<![CDATA[
:3990 %rowCenter_load_278 = load i7 %rowCenter_addr_94

]]></Node>
<StgValue><ssdm name="rowCenter_load_278"/></StgValue>
</operation>

<operation id="5165" st_id="279" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="8" op_0_bw="7">
<![CDATA[
:3999 %rowAbove_load_277 = load i7 %rowAbove_addr_92

]]></Node>
<StgValue><ssdm name="rowAbove_load_277"/></StgValue>
</operation>

<operation id="5166" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4001 %rowAbove_addr_94 = getelementptr i8 %rowAbove, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="rowAbove_addr_94"/></StgValue>
</operation>

<operation id="5167" st_id="279" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="8" op_0_bw="7">
<![CDATA[
:4002 %rowAbove_load_278 = load i7 %rowAbove_addr_94

]]></Node>
<StgValue><ssdm name="rowAbove_load_278"/></StgValue>
</operation>

<operation id="5168" st_id="279" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="8" op_0_bw="7">
<![CDATA[
:4004 %rowBelow_load_277 = load i7 %rowBelow_addr_92

]]></Node>
<StgValue><ssdm name="rowBelow_load_277"/></StgValue>
</operation>

<operation id="5169" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4006 %rowBelow_addr_94 = getelementptr i8 %rowBelow, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="rowBelow_addr_94"/></StgValue>
</operation>

<operation id="5170" st_id="279" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="8" op_0_bw="7">
<![CDATA[
:4007 %rowBelow_load_278 = load i7 %rowBelow_addr_94

]]></Node>
<StgValue><ssdm name="rowBelow_load_278"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="5171" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3981 %shl_ln25_91 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_276, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_91"/></StgValue>
</operation>

<operation id="5172" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="14" op_0_bw="12">
<![CDATA[
:3982 %zext_ln27_644 = zext i12 %shl_ln25_91

]]></Node>
<StgValue><ssdm name="zext_ln27_644"/></StgValue>
</operation>

<operation id="5173" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="9" op_0_bw="8">
<![CDATA[
:3988 %zext_ln27_647 = zext i8 %rowCenter_load_277

]]></Node>
<StgValue><ssdm name="zext_ln27_647"/></StgValue>
</operation>

<operation id="5174" st_id="280" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="8" op_0_bw="7">
<![CDATA[
:3990 %rowCenter_load_278 = load i7 %rowCenter_addr_94

]]></Node>
<StgValue><ssdm name="rowCenter_load_278"/></StgValue>
</operation>

<operation id="5175" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="9" op_0_bw="8">
<![CDATA[
:3991 %zext_ln27_648 = zext i8 %rowCenter_load_278

]]></Node>
<StgValue><ssdm name="zext_ln27_648"/></StgValue>
</operation>

<operation id="5176" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="10" op_0_bw="9">
<![CDATA[
:3993 %zext_ln27_649 = zext i9 %add_ln27_276

]]></Node>
<StgValue><ssdm name="zext_ln27_649"/></StgValue>
</operation>

<operation id="5177" st_id="280" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3994 %add_ln27_277 = add i9 %zext_ln27_647, i9 %zext_ln27_648

]]></Node>
<StgValue><ssdm name="add_ln27_277"/></StgValue>
</operation>

<operation id="5178" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="10" op_0_bw="9">
<![CDATA[
:3995 %zext_ln27_650 = zext i9 %add_ln27_277

]]></Node>
<StgValue><ssdm name="zext_ln27_650"/></StgValue>
</operation>

<operation id="5179" st_id="280" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3996 %sum_adjacent_92 = add i10 %zext_ln27_650, i10 %zext_ln27_649

]]></Node>
<StgValue><ssdm name="sum_adjacent_92"/></StgValue>
</operation>

<operation id="5180" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:3997 %shl_ln28_91 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_92, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_91"/></StgValue>
</operation>

<operation id="5181" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="14" op_0_bw="13">
<![CDATA[
:3998 %zext_ln30_644 = zext i13 %shl_ln28_91

]]></Node>
<StgValue><ssdm name="zext_ln30_644"/></StgValue>
</operation>

<operation id="5182" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="9" op_0_bw="8">
<![CDATA[
:4000 %zext_ln30_645 = zext i8 %rowAbove_load_277

]]></Node>
<StgValue><ssdm name="zext_ln30_645"/></StgValue>
</operation>

<operation id="5183" st_id="280" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="8" op_0_bw="7">
<![CDATA[
:4002 %rowAbove_load_278 = load i7 %rowAbove_addr_94

]]></Node>
<StgValue><ssdm name="rowAbove_load_278"/></StgValue>
</operation>

<operation id="5184" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="9" op_0_bw="8">
<![CDATA[
:4003 %zext_ln30_646 = zext i8 %rowAbove_load_278

]]></Node>
<StgValue><ssdm name="zext_ln30_646"/></StgValue>
</operation>

<operation id="5185" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="9" op_0_bw="8">
<![CDATA[
:4005 %zext_ln30_647 = zext i8 %rowBelow_load_277

]]></Node>
<StgValue><ssdm name="zext_ln30_647"/></StgValue>
</operation>

<operation id="5186" st_id="280" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="8" op_0_bw="7">
<![CDATA[
:4007 %rowBelow_load_278 = load i7 %rowBelow_addr_94

]]></Node>
<StgValue><ssdm name="rowBelow_load_278"/></StgValue>
</operation>

<operation id="5187" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="9" op_0_bw="8">
<![CDATA[
:4008 %zext_ln30_648 = zext i8 %rowBelow_load_278

]]></Node>
<StgValue><ssdm name="zext_ln30_648"/></StgValue>
</operation>

<operation id="5188" st_id="280" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4009 %add_ln30_276 = add i9 %zext_ln30_646, i9 %zext_ln30_645

]]></Node>
<StgValue><ssdm name="add_ln30_276"/></StgValue>
</operation>

<operation id="5189" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="10" op_0_bw="9">
<![CDATA[
:4010 %zext_ln30_649 = zext i9 %add_ln30_276

]]></Node>
<StgValue><ssdm name="zext_ln30_649"/></StgValue>
</operation>

<operation id="5190" st_id="280" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4011 %add_ln30_277 = add i9 %zext_ln30_647, i9 %zext_ln30_648

]]></Node>
<StgValue><ssdm name="add_ln30_277"/></StgValue>
</operation>

<operation id="5191" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="10" op_0_bw="9">
<![CDATA[
:4012 %zext_ln30_650 = zext i9 %add_ln30_277

]]></Node>
<StgValue><ssdm name="zext_ln30_650"/></StgValue>
</operation>

<operation id="5192" st_id="280" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4013 %sum_diagonal_92 = add i10 %zext_ln30_650, i10 %zext_ln30_649

]]></Node>
<StgValue><ssdm name="sum_diagonal_92"/></StgValue>
</operation>

<operation id="5193" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4014 %shl_ln31_91 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_92, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_91"/></StgValue>
</operation>

<operation id="5194" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="13" op_0_bw="12">
<![CDATA[
:4015 %zext_ln34_184 = zext i12 %shl_ln31_91

]]></Node>
<StgValue><ssdm name="zext_ln34_184"/></StgValue>
</operation>

<operation id="5195" st_id="280" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4016 %add_ln34_302 = add i14 %zext_ln27_644, i14 %zext_ln30_644

]]></Node>
<StgValue><ssdm name="add_ln34_302"/></StgValue>
</operation>

<operation id="5196" st_id="280" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4017 %add_ln34_303 = add i13 %zext_ln34_184, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_303"/></StgValue>
</operation>

<operation id="5197" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="14" op_0_bw="13">
<![CDATA[
:4018 %zext_ln34_185 = zext i13 %add_ln34_303

]]></Node>
<StgValue><ssdm name="zext_ln34_185"/></StgValue>
</operation>

<operation id="5198" st_id="280" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4019 %add_ln34_92 = add i14 %zext_ln34_185, i14 %add_ln34_302

]]></Node>
<StgValue><ssdm name="add_ln34_92"/></StgValue>
</operation>

<operation id="5199" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4020 %trunc_ln35_91 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_92, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_91"/></StgValue>
</operation>

<operation id="5200" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4021 %outputRow_addr_92 = getelementptr i8 %outputRow, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="outputRow_addr_92"/></StgValue>
</operation>

<operation id="5201" st_id="280" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4022 %store_ln35 = store i8 %trunc_ln35_91, i7 %outputRow_addr_92

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5202" st_id="280" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="8" op_0_bw="7">
<![CDATA[
:4023 %rowCenter_load_279 = load i7 %rowCenter_addr_94

]]></Node>
<StgValue><ssdm name="rowCenter_load_279"/></StgValue>
</operation>

<operation id="5203" st_id="280" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="8" op_0_bw="7">
<![CDATA[
:4026 %rowAbove_load_279 = load i7 %rowAbove_addr_94

]]></Node>
<StgValue><ssdm name="rowAbove_load_279"/></StgValue>
</operation>

<operation id="5204" st_id="280" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="8" op_0_bw="7">
<![CDATA[
:4028 %rowBelow_load_279 = load i7 %rowBelow_addr_94

]]></Node>
<StgValue><ssdm name="rowBelow_load_279"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="5205" st_id="281" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="8" op_0_bw="7">
<![CDATA[
:4023 %rowCenter_load_279 = load i7 %rowCenter_addr_94

]]></Node>
<StgValue><ssdm name="rowCenter_load_279"/></StgValue>
</operation>

<operation id="5206" st_id="281" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="8" op_0_bw="7">
<![CDATA[
:4026 %rowAbove_load_279 = load i7 %rowAbove_addr_94

]]></Node>
<StgValue><ssdm name="rowAbove_load_279"/></StgValue>
</operation>

<operation id="5207" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="9" op_0_bw="8">
<![CDATA[
:4027 %zext_ln27_652 = zext i8 %rowAbove_load_279

]]></Node>
<StgValue><ssdm name="zext_ln27_652"/></StgValue>
</operation>

<operation id="5208" st_id="281" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="8" op_0_bw="7">
<![CDATA[
:4028 %rowBelow_load_279 = load i7 %rowBelow_addr_94

]]></Node>
<StgValue><ssdm name="rowBelow_load_279"/></StgValue>
</operation>

<operation id="5209" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="9" op_0_bw="8">
<![CDATA[
:4029 %zext_ln27_653 = zext i8 %rowBelow_load_279

]]></Node>
<StgValue><ssdm name="zext_ln27_653"/></StgValue>
</operation>

<operation id="5210" st_id="281" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="8" op_0_bw="7">
<![CDATA[
:4030 %rowCenter_load_280 = load i7 %rowCenter_addr_93

]]></Node>
<StgValue><ssdm name="rowCenter_load_280"/></StgValue>
</operation>

<operation id="5211" st_id="281" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4035 %add_ln27_279 = add i9 %zext_ln27_653, i9 %zext_ln27_652

]]></Node>
<StgValue><ssdm name="add_ln27_279"/></StgValue>
</operation>

<operation id="5212" st_id="281" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="8" op_0_bw="7">
<![CDATA[
:4042 %rowAbove_load_280 = load i7 %rowAbove_addr_93

]]></Node>
<StgValue><ssdm name="rowAbove_load_280"/></StgValue>
</operation>

<operation id="5213" st_id="281" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="8" op_0_bw="7">
<![CDATA[
:4047 %rowBelow_load_280 = load i7 %rowBelow_addr_93

]]></Node>
<StgValue><ssdm name="rowBelow_load_280"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="5214" st_id="282" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="8" op_0_bw="7">
<![CDATA[
:4030 %rowCenter_load_280 = load i7 %rowCenter_addr_93

]]></Node>
<StgValue><ssdm name="rowCenter_load_280"/></StgValue>
</operation>

<operation id="5215" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4032 %rowCenter_addr_95 = getelementptr i8 %rowCenter, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="rowCenter_addr_95"/></StgValue>
</operation>

<operation id="5216" st_id="282" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="8" op_0_bw="7">
<![CDATA[
:4033 %rowCenter_load_281 = load i7 %rowCenter_addr_95

]]></Node>
<StgValue><ssdm name="rowCenter_load_281"/></StgValue>
</operation>

<operation id="5217" st_id="282" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="8" op_0_bw="7">
<![CDATA[
:4042 %rowAbove_load_280 = load i7 %rowAbove_addr_93

]]></Node>
<StgValue><ssdm name="rowAbove_load_280"/></StgValue>
</operation>

<operation id="5218" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4044 %rowAbove_addr_95 = getelementptr i8 %rowAbove, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="rowAbove_addr_95"/></StgValue>
</operation>

<operation id="5219" st_id="282" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="8" op_0_bw="7">
<![CDATA[
:4045 %rowAbove_load_281 = load i7 %rowAbove_addr_95

]]></Node>
<StgValue><ssdm name="rowAbove_load_281"/></StgValue>
</operation>

<operation id="5220" st_id="282" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="8" op_0_bw="7">
<![CDATA[
:4047 %rowBelow_load_280 = load i7 %rowBelow_addr_93

]]></Node>
<StgValue><ssdm name="rowBelow_load_280"/></StgValue>
</operation>

<operation id="5221" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4049 %rowBelow_addr_95 = getelementptr i8 %rowBelow, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="rowBelow_addr_95"/></StgValue>
</operation>

<operation id="5222" st_id="282" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="8" op_0_bw="7">
<![CDATA[
:4050 %rowBelow_load_281 = load i7 %rowBelow_addr_95

]]></Node>
<StgValue><ssdm name="rowBelow_load_281"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="5223" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4024 %shl_ln25_92 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_279, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_92"/></StgValue>
</operation>

<operation id="5224" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="14" op_0_bw="12">
<![CDATA[
:4025 %zext_ln27_651 = zext i12 %shl_ln25_92

]]></Node>
<StgValue><ssdm name="zext_ln27_651"/></StgValue>
</operation>

<operation id="5225" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="9" op_0_bw="8">
<![CDATA[
:4031 %zext_ln27_654 = zext i8 %rowCenter_load_280

]]></Node>
<StgValue><ssdm name="zext_ln27_654"/></StgValue>
</operation>

<operation id="5226" st_id="283" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="8" op_0_bw="7">
<![CDATA[
:4033 %rowCenter_load_281 = load i7 %rowCenter_addr_95

]]></Node>
<StgValue><ssdm name="rowCenter_load_281"/></StgValue>
</operation>

<operation id="5227" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="9" op_0_bw="8">
<![CDATA[
:4034 %zext_ln27_655 = zext i8 %rowCenter_load_281

]]></Node>
<StgValue><ssdm name="zext_ln27_655"/></StgValue>
</operation>

<operation id="5228" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="10" op_0_bw="9">
<![CDATA[
:4036 %zext_ln27_656 = zext i9 %add_ln27_279

]]></Node>
<StgValue><ssdm name="zext_ln27_656"/></StgValue>
</operation>

<operation id="5229" st_id="283" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4037 %add_ln27_280 = add i9 %zext_ln27_654, i9 %zext_ln27_655

]]></Node>
<StgValue><ssdm name="add_ln27_280"/></StgValue>
</operation>

<operation id="5230" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="10" op_0_bw="9">
<![CDATA[
:4038 %zext_ln27_657 = zext i9 %add_ln27_280

]]></Node>
<StgValue><ssdm name="zext_ln27_657"/></StgValue>
</operation>

<operation id="5231" st_id="283" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4039 %sum_adjacent_93 = add i10 %zext_ln27_657, i10 %zext_ln27_656

]]></Node>
<StgValue><ssdm name="sum_adjacent_93"/></StgValue>
</operation>

<operation id="5232" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4040 %shl_ln28_92 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_93, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_92"/></StgValue>
</operation>

<operation id="5233" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="14" op_0_bw="13">
<![CDATA[
:4041 %zext_ln30_651 = zext i13 %shl_ln28_92

]]></Node>
<StgValue><ssdm name="zext_ln30_651"/></StgValue>
</operation>

<operation id="5234" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="9" op_0_bw="8">
<![CDATA[
:4043 %zext_ln30_652 = zext i8 %rowAbove_load_280

]]></Node>
<StgValue><ssdm name="zext_ln30_652"/></StgValue>
</operation>

<operation id="5235" st_id="283" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="8" op_0_bw="7">
<![CDATA[
:4045 %rowAbove_load_281 = load i7 %rowAbove_addr_95

]]></Node>
<StgValue><ssdm name="rowAbove_load_281"/></StgValue>
</operation>

<operation id="5236" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="9" op_0_bw="8">
<![CDATA[
:4046 %zext_ln30_653 = zext i8 %rowAbove_load_281

]]></Node>
<StgValue><ssdm name="zext_ln30_653"/></StgValue>
</operation>

<operation id="5237" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="9" op_0_bw="8">
<![CDATA[
:4048 %zext_ln30_654 = zext i8 %rowBelow_load_280

]]></Node>
<StgValue><ssdm name="zext_ln30_654"/></StgValue>
</operation>

<operation id="5238" st_id="283" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="8" op_0_bw="7">
<![CDATA[
:4050 %rowBelow_load_281 = load i7 %rowBelow_addr_95

]]></Node>
<StgValue><ssdm name="rowBelow_load_281"/></StgValue>
</operation>

<operation id="5239" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="9" op_0_bw="8">
<![CDATA[
:4051 %zext_ln30_655 = zext i8 %rowBelow_load_281

]]></Node>
<StgValue><ssdm name="zext_ln30_655"/></StgValue>
</operation>

<operation id="5240" st_id="283" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4052 %add_ln30_279 = add i9 %zext_ln30_653, i9 %zext_ln30_652

]]></Node>
<StgValue><ssdm name="add_ln30_279"/></StgValue>
</operation>

<operation id="5241" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="10" op_0_bw="9">
<![CDATA[
:4053 %zext_ln30_656 = zext i9 %add_ln30_279

]]></Node>
<StgValue><ssdm name="zext_ln30_656"/></StgValue>
</operation>

<operation id="5242" st_id="283" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4054 %add_ln30_280 = add i9 %zext_ln30_654, i9 %zext_ln30_655

]]></Node>
<StgValue><ssdm name="add_ln30_280"/></StgValue>
</operation>

<operation id="5243" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="10" op_0_bw="9">
<![CDATA[
:4055 %zext_ln30_657 = zext i9 %add_ln30_280

]]></Node>
<StgValue><ssdm name="zext_ln30_657"/></StgValue>
</operation>

<operation id="5244" st_id="283" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4056 %sum_diagonal_93 = add i10 %zext_ln30_657, i10 %zext_ln30_656

]]></Node>
<StgValue><ssdm name="sum_diagonal_93"/></StgValue>
</operation>

<operation id="5245" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4057 %shl_ln31_92 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_93, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_92"/></StgValue>
</operation>

<operation id="5246" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="13" op_0_bw="12">
<![CDATA[
:4058 %zext_ln34_186 = zext i12 %shl_ln31_92

]]></Node>
<StgValue><ssdm name="zext_ln34_186"/></StgValue>
</operation>

<operation id="5247" st_id="283" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4059 %add_ln34_304 = add i14 %zext_ln27_651, i14 %zext_ln30_651

]]></Node>
<StgValue><ssdm name="add_ln34_304"/></StgValue>
</operation>

<operation id="5248" st_id="283" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4060 %add_ln34_305 = add i13 %zext_ln34_186, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_305"/></StgValue>
</operation>

<operation id="5249" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="14" op_0_bw="13">
<![CDATA[
:4061 %zext_ln34_187 = zext i13 %add_ln34_305

]]></Node>
<StgValue><ssdm name="zext_ln34_187"/></StgValue>
</operation>

<operation id="5250" st_id="283" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4062 %add_ln34_93 = add i14 %zext_ln34_187, i14 %add_ln34_304

]]></Node>
<StgValue><ssdm name="add_ln34_93"/></StgValue>
</operation>

<operation id="5251" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4063 %trunc_ln35_92 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_93, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_92"/></StgValue>
</operation>

<operation id="5252" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4064 %outputRow_addr_93 = getelementptr i8 %outputRow, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="outputRow_addr_93"/></StgValue>
</operation>

<operation id="5253" st_id="283" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4065 %store_ln35 = store i8 %trunc_ln35_92, i7 %outputRow_addr_93

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5254" st_id="283" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="8" op_0_bw="7">
<![CDATA[
:4066 %rowCenter_load_282 = load i7 %rowCenter_addr_95

]]></Node>
<StgValue><ssdm name="rowCenter_load_282"/></StgValue>
</operation>

<operation id="5255" st_id="283" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="8" op_0_bw="7">
<![CDATA[
:4069 %rowAbove_load_282 = load i7 %rowAbove_addr_95

]]></Node>
<StgValue><ssdm name="rowAbove_load_282"/></StgValue>
</operation>

<operation id="5256" st_id="283" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="8" op_0_bw="7">
<![CDATA[
:4071 %rowBelow_load_282 = load i7 %rowBelow_addr_95

]]></Node>
<StgValue><ssdm name="rowBelow_load_282"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="5257" st_id="284" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="8" op_0_bw="7">
<![CDATA[
:4066 %rowCenter_load_282 = load i7 %rowCenter_addr_95

]]></Node>
<StgValue><ssdm name="rowCenter_load_282"/></StgValue>
</operation>

<operation id="5258" st_id="284" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="8" op_0_bw="7">
<![CDATA[
:4069 %rowAbove_load_282 = load i7 %rowAbove_addr_95

]]></Node>
<StgValue><ssdm name="rowAbove_load_282"/></StgValue>
</operation>

<operation id="5259" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="9" op_0_bw="8">
<![CDATA[
:4070 %zext_ln27_659 = zext i8 %rowAbove_load_282

]]></Node>
<StgValue><ssdm name="zext_ln27_659"/></StgValue>
</operation>

<operation id="5260" st_id="284" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="8" op_0_bw="7">
<![CDATA[
:4071 %rowBelow_load_282 = load i7 %rowBelow_addr_95

]]></Node>
<StgValue><ssdm name="rowBelow_load_282"/></StgValue>
</operation>

<operation id="5261" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="9" op_0_bw="8">
<![CDATA[
:4072 %zext_ln27_660 = zext i8 %rowBelow_load_282

]]></Node>
<StgValue><ssdm name="zext_ln27_660"/></StgValue>
</operation>

<operation id="5262" st_id="284" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="8" op_0_bw="7">
<![CDATA[
:4073 %rowCenter_load_283 = load i7 %rowCenter_addr_94

]]></Node>
<StgValue><ssdm name="rowCenter_load_283"/></StgValue>
</operation>

<operation id="5263" st_id="284" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4078 %add_ln27_282 = add i9 %zext_ln27_660, i9 %zext_ln27_659

]]></Node>
<StgValue><ssdm name="add_ln27_282"/></StgValue>
</operation>

<operation id="5264" st_id="284" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="8" op_0_bw="7">
<![CDATA[
:4085 %rowAbove_load_283 = load i7 %rowAbove_addr_94

]]></Node>
<StgValue><ssdm name="rowAbove_load_283"/></StgValue>
</operation>

<operation id="5265" st_id="284" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="8" op_0_bw="7">
<![CDATA[
:4090 %rowBelow_load_283 = load i7 %rowBelow_addr_94

]]></Node>
<StgValue><ssdm name="rowBelow_load_283"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="5266" st_id="285" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="8" op_0_bw="7">
<![CDATA[
:4073 %rowCenter_load_283 = load i7 %rowCenter_addr_94

]]></Node>
<StgValue><ssdm name="rowCenter_load_283"/></StgValue>
</operation>

<operation id="5267" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4075 %rowCenter_addr_96 = getelementptr i8 %rowCenter, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="rowCenter_addr_96"/></StgValue>
</operation>

<operation id="5268" st_id="285" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="8" op_0_bw="7">
<![CDATA[
:4076 %rowCenter_load_284 = load i7 %rowCenter_addr_96

]]></Node>
<StgValue><ssdm name="rowCenter_load_284"/></StgValue>
</operation>

<operation id="5269" st_id="285" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="8" op_0_bw="7">
<![CDATA[
:4085 %rowAbove_load_283 = load i7 %rowAbove_addr_94

]]></Node>
<StgValue><ssdm name="rowAbove_load_283"/></StgValue>
</operation>

<operation id="5270" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4087 %rowAbove_addr_96 = getelementptr i8 %rowAbove, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="rowAbove_addr_96"/></StgValue>
</operation>

<operation id="5271" st_id="285" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="8" op_0_bw="7">
<![CDATA[
:4088 %rowAbove_load_284 = load i7 %rowAbove_addr_96

]]></Node>
<StgValue><ssdm name="rowAbove_load_284"/></StgValue>
</operation>

<operation id="5272" st_id="285" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="8" op_0_bw="7">
<![CDATA[
:4090 %rowBelow_load_283 = load i7 %rowBelow_addr_94

]]></Node>
<StgValue><ssdm name="rowBelow_load_283"/></StgValue>
</operation>

<operation id="5273" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4092 %rowBelow_addr_96 = getelementptr i8 %rowBelow, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="rowBelow_addr_96"/></StgValue>
</operation>

<operation id="5274" st_id="285" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="8" op_0_bw="7">
<![CDATA[
:4093 %rowBelow_load_284 = load i7 %rowBelow_addr_96

]]></Node>
<StgValue><ssdm name="rowBelow_load_284"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="5275" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4067 %shl_ln25_93 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_282, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_93"/></StgValue>
</operation>

<operation id="5276" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="14" op_0_bw="12">
<![CDATA[
:4068 %zext_ln27_658 = zext i12 %shl_ln25_93

]]></Node>
<StgValue><ssdm name="zext_ln27_658"/></StgValue>
</operation>

<operation id="5277" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="9" op_0_bw="8">
<![CDATA[
:4074 %zext_ln27_661 = zext i8 %rowCenter_load_283

]]></Node>
<StgValue><ssdm name="zext_ln27_661"/></StgValue>
</operation>

<operation id="5278" st_id="286" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="8" op_0_bw="7">
<![CDATA[
:4076 %rowCenter_load_284 = load i7 %rowCenter_addr_96

]]></Node>
<StgValue><ssdm name="rowCenter_load_284"/></StgValue>
</operation>

<operation id="5279" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="9" op_0_bw="8">
<![CDATA[
:4077 %zext_ln27_662 = zext i8 %rowCenter_load_284

]]></Node>
<StgValue><ssdm name="zext_ln27_662"/></StgValue>
</operation>

<operation id="5280" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="10" op_0_bw="9">
<![CDATA[
:4079 %zext_ln27_663 = zext i9 %add_ln27_282

]]></Node>
<StgValue><ssdm name="zext_ln27_663"/></StgValue>
</operation>

<operation id="5281" st_id="286" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4080 %add_ln27_283 = add i9 %zext_ln27_661, i9 %zext_ln27_662

]]></Node>
<StgValue><ssdm name="add_ln27_283"/></StgValue>
</operation>

<operation id="5282" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="10" op_0_bw="9">
<![CDATA[
:4081 %zext_ln27_664 = zext i9 %add_ln27_283

]]></Node>
<StgValue><ssdm name="zext_ln27_664"/></StgValue>
</operation>

<operation id="5283" st_id="286" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4082 %sum_adjacent_94 = add i10 %zext_ln27_664, i10 %zext_ln27_663

]]></Node>
<StgValue><ssdm name="sum_adjacent_94"/></StgValue>
</operation>

<operation id="5284" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4083 %shl_ln28_93 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_94, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_93"/></StgValue>
</operation>

<operation id="5285" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="14" op_0_bw="13">
<![CDATA[
:4084 %zext_ln30_658 = zext i13 %shl_ln28_93

]]></Node>
<StgValue><ssdm name="zext_ln30_658"/></StgValue>
</operation>

<operation id="5286" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="9" op_0_bw="8">
<![CDATA[
:4086 %zext_ln30_659 = zext i8 %rowAbove_load_283

]]></Node>
<StgValue><ssdm name="zext_ln30_659"/></StgValue>
</operation>

<operation id="5287" st_id="286" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="8" op_0_bw="7">
<![CDATA[
:4088 %rowAbove_load_284 = load i7 %rowAbove_addr_96

]]></Node>
<StgValue><ssdm name="rowAbove_load_284"/></StgValue>
</operation>

<operation id="5288" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="9" op_0_bw="8">
<![CDATA[
:4089 %zext_ln30_660 = zext i8 %rowAbove_load_284

]]></Node>
<StgValue><ssdm name="zext_ln30_660"/></StgValue>
</operation>

<operation id="5289" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="9" op_0_bw="8">
<![CDATA[
:4091 %zext_ln30_661 = zext i8 %rowBelow_load_283

]]></Node>
<StgValue><ssdm name="zext_ln30_661"/></StgValue>
</operation>

<operation id="5290" st_id="286" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="8" op_0_bw="7">
<![CDATA[
:4093 %rowBelow_load_284 = load i7 %rowBelow_addr_96

]]></Node>
<StgValue><ssdm name="rowBelow_load_284"/></StgValue>
</operation>

<operation id="5291" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="9" op_0_bw="8">
<![CDATA[
:4094 %zext_ln30_662 = zext i8 %rowBelow_load_284

]]></Node>
<StgValue><ssdm name="zext_ln30_662"/></StgValue>
</operation>

<operation id="5292" st_id="286" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4095 %add_ln30_282 = add i9 %zext_ln30_660, i9 %zext_ln30_659

]]></Node>
<StgValue><ssdm name="add_ln30_282"/></StgValue>
</operation>

<operation id="5293" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="10" op_0_bw="9">
<![CDATA[
:4096 %zext_ln30_663 = zext i9 %add_ln30_282

]]></Node>
<StgValue><ssdm name="zext_ln30_663"/></StgValue>
</operation>

<operation id="5294" st_id="286" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4097 %add_ln30_283 = add i9 %zext_ln30_661, i9 %zext_ln30_662

]]></Node>
<StgValue><ssdm name="add_ln30_283"/></StgValue>
</operation>

<operation id="5295" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="10" op_0_bw="9">
<![CDATA[
:4098 %zext_ln30_664 = zext i9 %add_ln30_283

]]></Node>
<StgValue><ssdm name="zext_ln30_664"/></StgValue>
</operation>

<operation id="5296" st_id="286" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4099 %sum_diagonal_94 = add i10 %zext_ln30_664, i10 %zext_ln30_663

]]></Node>
<StgValue><ssdm name="sum_diagonal_94"/></StgValue>
</operation>

<operation id="5297" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4100 %shl_ln31_93 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_94, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_93"/></StgValue>
</operation>

<operation id="5298" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="13" op_0_bw="12">
<![CDATA[
:4101 %zext_ln34_188 = zext i12 %shl_ln31_93

]]></Node>
<StgValue><ssdm name="zext_ln34_188"/></StgValue>
</operation>

<operation id="5299" st_id="286" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4102 %add_ln34_306 = add i14 %zext_ln27_658, i14 %zext_ln30_658

]]></Node>
<StgValue><ssdm name="add_ln34_306"/></StgValue>
</operation>

<operation id="5300" st_id="286" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4103 %add_ln34_307 = add i13 %zext_ln34_188, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_307"/></StgValue>
</operation>

<operation id="5301" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="14" op_0_bw="13">
<![CDATA[
:4104 %zext_ln34_189 = zext i13 %add_ln34_307

]]></Node>
<StgValue><ssdm name="zext_ln34_189"/></StgValue>
</operation>

<operation id="5302" st_id="286" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4105 %add_ln34_94 = add i14 %zext_ln34_189, i14 %add_ln34_306

]]></Node>
<StgValue><ssdm name="add_ln34_94"/></StgValue>
</operation>

<operation id="5303" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4106 %trunc_ln35_93 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_94, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_93"/></StgValue>
</operation>

<operation id="5304" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4107 %outputRow_addr_94 = getelementptr i8 %outputRow, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="outputRow_addr_94"/></StgValue>
</operation>

<operation id="5305" st_id="286" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4108 %store_ln35 = store i8 %trunc_ln35_93, i7 %outputRow_addr_94

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5306" st_id="286" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="8" op_0_bw="7">
<![CDATA[
:4109 %rowCenter_load_285 = load i7 %rowCenter_addr_96

]]></Node>
<StgValue><ssdm name="rowCenter_load_285"/></StgValue>
</operation>

<operation id="5307" st_id="286" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="8" op_0_bw="7">
<![CDATA[
:4112 %rowAbove_load_285 = load i7 %rowAbove_addr_96

]]></Node>
<StgValue><ssdm name="rowAbove_load_285"/></StgValue>
</operation>

<operation id="5308" st_id="286" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="8" op_0_bw="7">
<![CDATA[
:4114 %rowBelow_load_285 = load i7 %rowBelow_addr_96

]]></Node>
<StgValue><ssdm name="rowBelow_load_285"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="5309" st_id="287" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="8" op_0_bw="7">
<![CDATA[
:4109 %rowCenter_load_285 = load i7 %rowCenter_addr_96

]]></Node>
<StgValue><ssdm name="rowCenter_load_285"/></StgValue>
</operation>

<operation id="5310" st_id="287" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="8" op_0_bw="7">
<![CDATA[
:4112 %rowAbove_load_285 = load i7 %rowAbove_addr_96

]]></Node>
<StgValue><ssdm name="rowAbove_load_285"/></StgValue>
</operation>

<operation id="5311" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="9" op_0_bw="8">
<![CDATA[
:4113 %zext_ln27_666 = zext i8 %rowAbove_load_285

]]></Node>
<StgValue><ssdm name="zext_ln27_666"/></StgValue>
</operation>

<operation id="5312" st_id="287" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="8" op_0_bw="7">
<![CDATA[
:4114 %rowBelow_load_285 = load i7 %rowBelow_addr_96

]]></Node>
<StgValue><ssdm name="rowBelow_load_285"/></StgValue>
</operation>

<operation id="5313" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="9" op_0_bw="8">
<![CDATA[
:4115 %zext_ln27_667 = zext i8 %rowBelow_load_285

]]></Node>
<StgValue><ssdm name="zext_ln27_667"/></StgValue>
</operation>

<operation id="5314" st_id="287" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="8" op_0_bw="7">
<![CDATA[
:4116 %rowCenter_load_286 = load i7 %rowCenter_addr_95

]]></Node>
<StgValue><ssdm name="rowCenter_load_286"/></StgValue>
</operation>

<operation id="5315" st_id="287" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4121 %add_ln27_285 = add i9 %zext_ln27_667, i9 %zext_ln27_666

]]></Node>
<StgValue><ssdm name="add_ln27_285"/></StgValue>
</operation>

<operation id="5316" st_id="287" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="8" op_0_bw="7">
<![CDATA[
:4128 %rowAbove_load_286 = load i7 %rowAbove_addr_95

]]></Node>
<StgValue><ssdm name="rowAbove_load_286"/></StgValue>
</operation>

<operation id="5317" st_id="287" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="8" op_0_bw="7">
<![CDATA[
:4133 %rowBelow_load_286 = load i7 %rowBelow_addr_95

]]></Node>
<StgValue><ssdm name="rowBelow_load_286"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="5318" st_id="288" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="8" op_0_bw="7">
<![CDATA[
:4116 %rowCenter_load_286 = load i7 %rowCenter_addr_95

]]></Node>
<StgValue><ssdm name="rowCenter_load_286"/></StgValue>
</operation>

<operation id="5319" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4118 %rowCenter_addr_97 = getelementptr i8 %rowCenter, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="rowCenter_addr_97"/></StgValue>
</operation>

<operation id="5320" st_id="288" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="8" op_0_bw="7">
<![CDATA[
:4119 %rowCenter_load_287 = load i7 %rowCenter_addr_97

]]></Node>
<StgValue><ssdm name="rowCenter_load_287"/></StgValue>
</operation>

<operation id="5321" st_id="288" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="8" op_0_bw="7">
<![CDATA[
:4128 %rowAbove_load_286 = load i7 %rowAbove_addr_95

]]></Node>
<StgValue><ssdm name="rowAbove_load_286"/></StgValue>
</operation>

<operation id="5322" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4130 %rowAbove_addr_97 = getelementptr i8 %rowAbove, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="rowAbove_addr_97"/></StgValue>
</operation>

<operation id="5323" st_id="288" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="8" op_0_bw="7">
<![CDATA[
:4131 %rowAbove_load_287 = load i7 %rowAbove_addr_97

]]></Node>
<StgValue><ssdm name="rowAbove_load_287"/></StgValue>
</operation>

<operation id="5324" st_id="288" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="8" op_0_bw="7">
<![CDATA[
:4133 %rowBelow_load_286 = load i7 %rowBelow_addr_95

]]></Node>
<StgValue><ssdm name="rowBelow_load_286"/></StgValue>
</operation>

<operation id="5325" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4135 %rowBelow_addr_97 = getelementptr i8 %rowBelow, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="rowBelow_addr_97"/></StgValue>
</operation>

<operation id="5326" st_id="288" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="8" op_0_bw="7">
<![CDATA[
:4136 %rowBelow_load_287 = load i7 %rowBelow_addr_97

]]></Node>
<StgValue><ssdm name="rowBelow_load_287"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="5327" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4110 %shl_ln25_94 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_285, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_94"/></StgValue>
</operation>

<operation id="5328" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="14" op_0_bw="12">
<![CDATA[
:4111 %zext_ln27_665 = zext i12 %shl_ln25_94

]]></Node>
<StgValue><ssdm name="zext_ln27_665"/></StgValue>
</operation>

<operation id="5329" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="9" op_0_bw="8">
<![CDATA[
:4117 %zext_ln27_668 = zext i8 %rowCenter_load_286

]]></Node>
<StgValue><ssdm name="zext_ln27_668"/></StgValue>
</operation>

<operation id="5330" st_id="289" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="8" op_0_bw="7">
<![CDATA[
:4119 %rowCenter_load_287 = load i7 %rowCenter_addr_97

]]></Node>
<StgValue><ssdm name="rowCenter_load_287"/></StgValue>
</operation>

<operation id="5331" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="9" op_0_bw="8">
<![CDATA[
:4120 %zext_ln27_669 = zext i8 %rowCenter_load_287

]]></Node>
<StgValue><ssdm name="zext_ln27_669"/></StgValue>
</operation>

<operation id="5332" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="10" op_0_bw="9">
<![CDATA[
:4122 %zext_ln27_670 = zext i9 %add_ln27_285

]]></Node>
<StgValue><ssdm name="zext_ln27_670"/></StgValue>
</operation>

<operation id="5333" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4123 %add_ln27_286 = add i9 %zext_ln27_668, i9 %zext_ln27_669

]]></Node>
<StgValue><ssdm name="add_ln27_286"/></StgValue>
</operation>

<operation id="5334" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="10" op_0_bw="9">
<![CDATA[
:4124 %zext_ln27_671 = zext i9 %add_ln27_286

]]></Node>
<StgValue><ssdm name="zext_ln27_671"/></StgValue>
</operation>

<operation id="5335" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4125 %sum_adjacent_95 = add i10 %zext_ln27_671, i10 %zext_ln27_670

]]></Node>
<StgValue><ssdm name="sum_adjacent_95"/></StgValue>
</operation>

<operation id="5336" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4126 %shl_ln28_94 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_95, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_94"/></StgValue>
</operation>

<operation id="5337" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="14" op_0_bw="13">
<![CDATA[
:4127 %zext_ln30_665 = zext i13 %shl_ln28_94

]]></Node>
<StgValue><ssdm name="zext_ln30_665"/></StgValue>
</operation>

<operation id="5338" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="9" op_0_bw="8">
<![CDATA[
:4129 %zext_ln30_666 = zext i8 %rowAbove_load_286

]]></Node>
<StgValue><ssdm name="zext_ln30_666"/></StgValue>
</operation>

<operation id="5339" st_id="289" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="8" op_0_bw="7">
<![CDATA[
:4131 %rowAbove_load_287 = load i7 %rowAbove_addr_97

]]></Node>
<StgValue><ssdm name="rowAbove_load_287"/></StgValue>
</operation>

<operation id="5340" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="9" op_0_bw="8">
<![CDATA[
:4132 %zext_ln30_667 = zext i8 %rowAbove_load_287

]]></Node>
<StgValue><ssdm name="zext_ln30_667"/></StgValue>
</operation>

<operation id="5341" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="9" op_0_bw="8">
<![CDATA[
:4134 %zext_ln30_668 = zext i8 %rowBelow_load_286

]]></Node>
<StgValue><ssdm name="zext_ln30_668"/></StgValue>
</operation>

<operation id="5342" st_id="289" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="8" op_0_bw="7">
<![CDATA[
:4136 %rowBelow_load_287 = load i7 %rowBelow_addr_97

]]></Node>
<StgValue><ssdm name="rowBelow_load_287"/></StgValue>
</operation>

<operation id="5343" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="9" op_0_bw="8">
<![CDATA[
:4137 %zext_ln30_669 = zext i8 %rowBelow_load_287

]]></Node>
<StgValue><ssdm name="zext_ln30_669"/></StgValue>
</operation>

<operation id="5344" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4138 %add_ln30_285 = add i9 %zext_ln30_667, i9 %zext_ln30_666

]]></Node>
<StgValue><ssdm name="add_ln30_285"/></StgValue>
</operation>

<operation id="5345" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="10" op_0_bw="9">
<![CDATA[
:4139 %zext_ln30_670 = zext i9 %add_ln30_285

]]></Node>
<StgValue><ssdm name="zext_ln30_670"/></StgValue>
</operation>

<operation id="5346" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4140 %add_ln30_286 = add i9 %zext_ln30_668, i9 %zext_ln30_669

]]></Node>
<StgValue><ssdm name="add_ln30_286"/></StgValue>
</operation>

<operation id="5347" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="10" op_0_bw="9">
<![CDATA[
:4141 %zext_ln30_671 = zext i9 %add_ln30_286

]]></Node>
<StgValue><ssdm name="zext_ln30_671"/></StgValue>
</operation>

<operation id="5348" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4142 %sum_diagonal_95 = add i10 %zext_ln30_671, i10 %zext_ln30_670

]]></Node>
<StgValue><ssdm name="sum_diagonal_95"/></StgValue>
</operation>

<operation id="5349" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4143 %shl_ln31_94 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_95, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_94"/></StgValue>
</operation>

<operation id="5350" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="13" op_0_bw="12">
<![CDATA[
:4144 %zext_ln34_190 = zext i12 %shl_ln31_94

]]></Node>
<StgValue><ssdm name="zext_ln34_190"/></StgValue>
</operation>

<operation id="5351" st_id="289" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4145 %add_ln34_308 = add i14 %zext_ln27_665, i14 %zext_ln30_665

]]></Node>
<StgValue><ssdm name="add_ln34_308"/></StgValue>
</operation>

<operation id="5352" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4146 %add_ln34_309 = add i13 %zext_ln34_190, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_309"/></StgValue>
</operation>

<operation id="5353" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="14" op_0_bw="13">
<![CDATA[
:4147 %zext_ln34_191 = zext i13 %add_ln34_309

]]></Node>
<StgValue><ssdm name="zext_ln34_191"/></StgValue>
</operation>

<operation id="5354" st_id="289" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4148 %add_ln34_95 = add i14 %zext_ln34_191, i14 %add_ln34_308

]]></Node>
<StgValue><ssdm name="add_ln34_95"/></StgValue>
</operation>

<operation id="5355" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4149 %trunc_ln35_94 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_95, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_94"/></StgValue>
</operation>

<operation id="5356" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4150 %outputRow_addr_95 = getelementptr i8 %outputRow, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="outputRow_addr_95"/></StgValue>
</operation>

<operation id="5357" st_id="289" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4151 %store_ln35 = store i8 %trunc_ln35_94, i7 %outputRow_addr_95

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5358" st_id="289" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="8" op_0_bw="7">
<![CDATA[
:4152 %rowCenter_load_288 = load i7 %rowCenter_addr_97

]]></Node>
<StgValue><ssdm name="rowCenter_load_288"/></StgValue>
</operation>

<operation id="5359" st_id="289" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="8" op_0_bw="7">
<![CDATA[
:4155 %rowAbove_load_288 = load i7 %rowAbove_addr_97

]]></Node>
<StgValue><ssdm name="rowAbove_load_288"/></StgValue>
</operation>

<operation id="5360" st_id="289" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="8" op_0_bw="7">
<![CDATA[
:4157 %rowBelow_load_288 = load i7 %rowBelow_addr_97

]]></Node>
<StgValue><ssdm name="rowBelow_load_288"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="5361" st_id="290" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="8" op_0_bw="7">
<![CDATA[
:4152 %rowCenter_load_288 = load i7 %rowCenter_addr_97

]]></Node>
<StgValue><ssdm name="rowCenter_load_288"/></StgValue>
</operation>

<operation id="5362" st_id="290" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="8" op_0_bw="7">
<![CDATA[
:4155 %rowAbove_load_288 = load i7 %rowAbove_addr_97

]]></Node>
<StgValue><ssdm name="rowAbove_load_288"/></StgValue>
</operation>

<operation id="5363" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="9" op_0_bw="8">
<![CDATA[
:4156 %zext_ln27_673 = zext i8 %rowAbove_load_288

]]></Node>
<StgValue><ssdm name="zext_ln27_673"/></StgValue>
</operation>

<operation id="5364" st_id="290" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="8" op_0_bw="7">
<![CDATA[
:4157 %rowBelow_load_288 = load i7 %rowBelow_addr_97

]]></Node>
<StgValue><ssdm name="rowBelow_load_288"/></StgValue>
</operation>

<operation id="5365" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="9" op_0_bw="8">
<![CDATA[
:4158 %zext_ln27_674 = zext i8 %rowBelow_load_288

]]></Node>
<StgValue><ssdm name="zext_ln27_674"/></StgValue>
</operation>

<operation id="5366" st_id="290" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="8" op_0_bw="7">
<![CDATA[
:4159 %rowCenter_load_289 = load i7 %rowCenter_addr_96

]]></Node>
<StgValue><ssdm name="rowCenter_load_289"/></StgValue>
</operation>

<operation id="5367" st_id="290" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4164 %add_ln27_288 = add i9 %zext_ln27_674, i9 %zext_ln27_673

]]></Node>
<StgValue><ssdm name="add_ln27_288"/></StgValue>
</operation>

<operation id="5368" st_id="290" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="8" op_0_bw="7">
<![CDATA[
:4171 %rowAbove_load_289 = load i7 %rowAbove_addr_96

]]></Node>
<StgValue><ssdm name="rowAbove_load_289"/></StgValue>
</operation>

<operation id="5369" st_id="290" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="8" op_0_bw="7">
<![CDATA[
:4176 %rowBelow_load_289 = load i7 %rowBelow_addr_96

]]></Node>
<StgValue><ssdm name="rowBelow_load_289"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="5370" st_id="291" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="8" op_0_bw="7">
<![CDATA[
:4159 %rowCenter_load_289 = load i7 %rowCenter_addr_96

]]></Node>
<StgValue><ssdm name="rowCenter_load_289"/></StgValue>
</operation>

<operation id="5371" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4161 %rowCenter_addr_98 = getelementptr i8 %rowCenter, i64 0, i64 98

]]></Node>
<StgValue><ssdm name="rowCenter_addr_98"/></StgValue>
</operation>

<operation id="5372" st_id="291" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="8" op_0_bw="7">
<![CDATA[
:4162 %rowCenter_load_290 = load i7 %rowCenter_addr_98

]]></Node>
<StgValue><ssdm name="rowCenter_load_290"/></StgValue>
</operation>

<operation id="5373" st_id="291" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="8" op_0_bw="7">
<![CDATA[
:4171 %rowAbove_load_289 = load i7 %rowAbove_addr_96

]]></Node>
<StgValue><ssdm name="rowAbove_load_289"/></StgValue>
</operation>

<operation id="5374" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4173 %rowAbove_addr_98 = getelementptr i8 %rowAbove, i64 0, i64 98

]]></Node>
<StgValue><ssdm name="rowAbove_addr_98"/></StgValue>
</operation>

<operation id="5375" st_id="291" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="8" op_0_bw="7">
<![CDATA[
:4174 %rowAbove_load_290 = load i7 %rowAbove_addr_98

]]></Node>
<StgValue><ssdm name="rowAbove_load_290"/></StgValue>
</operation>

<operation id="5376" st_id="291" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="8" op_0_bw="7">
<![CDATA[
:4176 %rowBelow_load_289 = load i7 %rowBelow_addr_96

]]></Node>
<StgValue><ssdm name="rowBelow_load_289"/></StgValue>
</operation>

<operation id="5377" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4178 %rowBelow_addr_98 = getelementptr i8 %rowBelow, i64 0, i64 98

]]></Node>
<StgValue><ssdm name="rowBelow_addr_98"/></StgValue>
</operation>

<operation id="5378" st_id="291" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="8" op_0_bw="7">
<![CDATA[
:4179 %rowBelow_load_290 = load i7 %rowBelow_addr_98

]]></Node>
<StgValue><ssdm name="rowBelow_load_290"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="5379" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4153 %shl_ln25_95 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_288, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_95"/></StgValue>
</operation>

<operation id="5380" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="14" op_0_bw="12">
<![CDATA[
:4154 %zext_ln27_672 = zext i12 %shl_ln25_95

]]></Node>
<StgValue><ssdm name="zext_ln27_672"/></StgValue>
</operation>

<operation id="5381" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="9" op_0_bw="8">
<![CDATA[
:4160 %zext_ln27_675 = zext i8 %rowCenter_load_289

]]></Node>
<StgValue><ssdm name="zext_ln27_675"/></StgValue>
</operation>

<operation id="5382" st_id="292" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="8" op_0_bw="7">
<![CDATA[
:4162 %rowCenter_load_290 = load i7 %rowCenter_addr_98

]]></Node>
<StgValue><ssdm name="rowCenter_load_290"/></StgValue>
</operation>

<operation id="5383" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="9" op_0_bw="8">
<![CDATA[
:4163 %zext_ln27_676 = zext i8 %rowCenter_load_290

]]></Node>
<StgValue><ssdm name="zext_ln27_676"/></StgValue>
</operation>

<operation id="5384" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="10" op_0_bw="9">
<![CDATA[
:4165 %zext_ln27_677 = zext i9 %add_ln27_288

]]></Node>
<StgValue><ssdm name="zext_ln27_677"/></StgValue>
</operation>

<operation id="5385" st_id="292" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4166 %add_ln27_289 = add i9 %zext_ln27_675, i9 %zext_ln27_676

]]></Node>
<StgValue><ssdm name="add_ln27_289"/></StgValue>
</operation>

<operation id="5386" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="10" op_0_bw="9">
<![CDATA[
:4167 %zext_ln27_678 = zext i9 %add_ln27_289

]]></Node>
<StgValue><ssdm name="zext_ln27_678"/></StgValue>
</operation>

<operation id="5387" st_id="292" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4168 %sum_adjacent_96 = add i10 %zext_ln27_678, i10 %zext_ln27_677

]]></Node>
<StgValue><ssdm name="sum_adjacent_96"/></StgValue>
</operation>

<operation id="5388" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4169 %shl_ln28_95 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_96, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_95"/></StgValue>
</operation>

<operation id="5389" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="14" op_0_bw="13">
<![CDATA[
:4170 %zext_ln30_672 = zext i13 %shl_ln28_95

]]></Node>
<StgValue><ssdm name="zext_ln30_672"/></StgValue>
</operation>

<operation id="5390" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="9" op_0_bw="8">
<![CDATA[
:4172 %zext_ln30_673 = zext i8 %rowAbove_load_289

]]></Node>
<StgValue><ssdm name="zext_ln30_673"/></StgValue>
</operation>

<operation id="5391" st_id="292" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="8" op_0_bw="7">
<![CDATA[
:4174 %rowAbove_load_290 = load i7 %rowAbove_addr_98

]]></Node>
<StgValue><ssdm name="rowAbove_load_290"/></StgValue>
</operation>

<operation id="5392" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="9" op_0_bw="8">
<![CDATA[
:4175 %zext_ln30_674 = zext i8 %rowAbove_load_290

]]></Node>
<StgValue><ssdm name="zext_ln30_674"/></StgValue>
</operation>

<operation id="5393" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="9" op_0_bw="8">
<![CDATA[
:4177 %zext_ln30_675 = zext i8 %rowBelow_load_289

]]></Node>
<StgValue><ssdm name="zext_ln30_675"/></StgValue>
</operation>

<operation id="5394" st_id="292" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="8" op_0_bw="7">
<![CDATA[
:4179 %rowBelow_load_290 = load i7 %rowBelow_addr_98

]]></Node>
<StgValue><ssdm name="rowBelow_load_290"/></StgValue>
</operation>

<operation id="5395" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="9" op_0_bw="8">
<![CDATA[
:4180 %zext_ln30_676 = zext i8 %rowBelow_load_290

]]></Node>
<StgValue><ssdm name="zext_ln30_676"/></StgValue>
</operation>

<operation id="5396" st_id="292" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4181 %add_ln30_288 = add i9 %zext_ln30_674, i9 %zext_ln30_673

]]></Node>
<StgValue><ssdm name="add_ln30_288"/></StgValue>
</operation>

<operation id="5397" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="10" op_0_bw="9">
<![CDATA[
:4182 %zext_ln30_677 = zext i9 %add_ln30_288

]]></Node>
<StgValue><ssdm name="zext_ln30_677"/></StgValue>
</operation>

<operation id="5398" st_id="292" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4183 %add_ln30_289 = add i9 %zext_ln30_675, i9 %zext_ln30_676

]]></Node>
<StgValue><ssdm name="add_ln30_289"/></StgValue>
</operation>

<operation id="5399" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="10" op_0_bw="9">
<![CDATA[
:4184 %zext_ln30_678 = zext i9 %add_ln30_289

]]></Node>
<StgValue><ssdm name="zext_ln30_678"/></StgValue>
</operation>

<operation id="5400" st_id="292" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4185 %sum_diagonal_96 = add i10 %zext_ln30_678, i10 %zext_ln30_677

]]></Node>
<StgValue><ssdm name="sum_diagonal_96"/></StgValue>
</operation>

<operation id="5401" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4186 %shl_ln31_95 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_96, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_95"/></StgValue>
</operation>

<operation id="5402" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="13" op_0_bw="12">
<![CDATA[
:4187 %zext_ln34_192 = zext i12 %shl_ln31_95

]]></Node>
<StgValue><ssdm name="zext_ln34_192"/></StgValue>
</operation>

<operation id="5403" st_id="292" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4188 %add_ln34_310 = add i14 %zext_ln27_672, i14 %zext_ln30_672

]]></Node>
<StgValue><ssdm name="add_ln34_310"/></StgValue>
</operation>

<operation id="5404" st_id="292" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4189 %add_ln34_311 = add i13 %zext_ln34_192, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_311"/></StgValue>
</operation>

<operation id="5405" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="14" op_0_bw="13">
<![CDATA[
:4190 %zext_ln34_193 = zext i13 %add_ln34_311

]]></Node>
<StgValue><ssdm name="zext_ln34_193"/></StgValue>
</operation>

<operation id="5406" st_id="292" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4191 %add_ln34_96 = add i14 %zext_ln34_193, i14 %add_ln34_310

]]></Node>
<StgValue><ssdm name="add_ln34_96"/></StgValue>
</operation>

<operation id="5407" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4192 %trunc_ln35_95 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_96, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_95"/></StgValue>
</operation>

<operation id="5408" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4193 %outputRow_addr_96 = getelementptr i8 %outputRow, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="outputRow_addr_96"/></StgValue>
</operation>

<operation id="5409" st_id="292" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4194 %store_ln35 = store i8 %trunc_ln35_95, i7 %outputRow_addr_96

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5410" st_id="292" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="8" op_0_bw="7">
<![CDATA[
:4195 %rowCenter_load_291 = load i7 %rowCenter_addr_98

]]></Node>
<StgValue><ssdm name="rowCenter_load_291"/></StgValue>
</operation>

<operation id="5411" st_id="292" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="8" op_0_bw="7">
<![CDATA[
:4198 %rowAbove_load_291 = load i7 %rowAbove_addr_98

]]></Node>
<StgValue><ssdm name="rowAbove_load_291"/></StgValue>
</operation>

<operation id="5412" st_id="292" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="8" op_0_bw="7">
<![CDATA[
:4200 %rowBelow_load_291 = load i7 %rowBelow_addr_98

]]></Node>
<StgValue><ssdm name="rowBelow_load_291"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="5413" st_id="293" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="8" op_0_bw="7">
<![CDATA[
:4195 %rowCenter_load_291 = load i7 %rowCenter_addr_98

]]></Node>
<StgValue><ssdm name="rowCenter_load_291"/></StgValue>
</operation>

<operation id="5414" st_id="293" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="8" op_0_bw="7">
<![CDATA[
:4198 %rowAbove_load_291 = load i7 %rowAbove_addr_98

]]></Node>
<StgValue><ssdm name="rowAbove_load_291"/></StgValue>
</operation>

<operation id="5415" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="9" op_0_bw="8">
<![CDATA[
:4199 %zext_ln27_680 = zext i8 %rowAbove_load_291

]]></Node>
<StgValue><ssdm name="zext_ln27_680"/></StgValue>
</operation>

<operation id="5416" st_id="293" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="8" op_0_bw="7">
<![CDATA[
:4200 %rowBelow_load_291 = load i7 %rowBelow_addr_98

]]></Node>
<StgValue><ssdm name="rowBelow_load_291"/></StgValue>
</operation>

<operation id="5417" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="9" op_0_bw="8">
<![CDATA[
:4201 %zext_ln27_681 = zext i8 %rowBelow_load_291

]]></Node>
<StgValue><ssdm name="zext_ln27_681"/></StgValue>
</operation>

<operation id="5418" st_id="293" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="8" op_0_bw="7">
<![CDATA[
:4202 %rowCenter_load_292 = load i7 %rowCenter_addr_97

]]></Node>
<StgValue><ssdm name="rowCenter_load_292"/></StgValue>
</operation>

<operation id="5419" st_id="293" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4207 %add_ln27_291 = add i9 %zext_ln27_681, i9 %zext_ln27_680

]]></Node>
<StgValue><ssdm name="add_ln27_291"/></StgValue>
</operation>

<operation id="5420" st_id="293" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="8" op_0_bw="7">
<![CDATA[
:4214 %rowAbove_load_292 = load i7 %rowAbove_addr_97

]]></Node>
<StgValue><ssdm name="rowAbove_load_292"/></StgValue>
</operation>

<operation id="5421" st_id="293" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="8" op_0_bw="7">
<![CDATA[
:4219 %rowBelow_load_292 = load i7 %rowBelow_addr_97

]]></Node>
<StgValue><ssdm name="rowBelow_load_292"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="5422" st_id="294" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="8" op_0_bw="7">
<![CDATA[
:4202 %rowCenter_load_292 = load i7 %rowCenter_addr_97

]]></Node>
<StgValue><ssdm name="rowCenter_load_292"/></StgValue>
</operation>

<operation id="5423" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4204 %rowCenter_addr_99 = getelementptr i8 %rowCenter, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="rowCenter_addr_99"/></StgValue>
</operation>

<operation id="5424" st_id="294" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="8" op_0_bw="7">
<![CDATA[
:4205 %rowCenter_load_293 = load i7 %rowCenter_addr_99

]]></Node>
<StgValue><ssdm name="rowCenter_load_293"/></StgValue>
</operation>

<operation id="5425" st_id="294" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="8" op_0_bw="7">
<![CDATA[
:4214 %rowAbove_load_292 = load i7 %rowAbove_addr_97

]]></Node>
<StgValue><ssdm name="rowAbove_load_292"/></StgValue>
</operation>

<operation id="5426" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4216 %rowAbove_addr_99 = getelementptr i8 %rowAbove, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="rowAbove_addr_99"/></StgValue>
</operation>

<operation id="5427" st_id="294" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="8" op_0_bw="7">
<![CDATA[
:4217 %rowAbove_load_293 = load i7 %rowAbove_addr_99

]]></Node>
<StgValue><ssdm name="rowAbove_load_293"/></StgValue>
</operation>

<operation id="5428" st_id="294" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="8" op_0_bw="7">
<![CDATA[
:4219 %rowBelow_load_292 = load i7 %rowBelow_addr_97

]]></Node>
<StgValue><ssdm name="rowBelow_load_292"/></StgValue>
</operation>

<operation id="5429" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4221 %rowBelow_addr_99 = getelementptr i8 %rowBelow, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="rowBelow_addr_99"/></StgValue>
</operation>

<operation id="5430" st_id="294" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="8" op_0_bw="7">
<![CDATA[
:4222 %rowBelow_load_293 = load i7 %rowBelow_addr_99

]]></Node>
<StgValue><ssdm name="rowBelow_load_293"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="5431" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4196 %shl_ln25_96 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_291, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_96"/></StgValue>
</operation>

<operation id="5432" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="14" op_0_bw="12">
<![CDATA[
:4197 %zext_ln27_679 = zext i12 %shl_ln25_96

]]></Node>
<StgValue><ssdm name="zext_ln27_679"/></StgValue>
</operation>

<operation id="5433" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="9" op_0_bw="8">
<![CDATA[
:4203 %zext_ln27_682 = zext i8 %rowCenter_load_292

]]></Node>
<StgValue><ssdm name="zext_ln27_682"/></StgValue>
</operation>

<operation id="5434" st_id="295" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="8" op_0_bw="7">
<![CDATA[
:4205 %rowCenter_load_293 = load i7 %rowCenter_addr_99

]]></Node>
<StgValue><ssdm name="rowCenter_load_293"/></StgValue>
</operation>

<operation id="5435" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="9" op_0_bw="8">
<![CDATA[
:4206 %zext_ln27_683 = zext i8 %rowCenter_load_293

]]></Node>
<StgValue><ssdm name="zext_ln27_683"/></StgValue>
</operation>

<operation id="5436" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="10" op_0_bw="9">
<![CDATA[
:4208 %zext_ln27_684 = zext i9 %add_ln27_291

]]></Node>
<StgValue><ssdm name="zext_ln27_684"/></StgValue>
</operation>

<operation id="5437" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4209 %add_ln27_292 = add i9 %zext_ln27_682, i9 %zext_ln27_683

]]></Node>
<StgValue><ssdm name="add_ln27_292"/></StgValue>
</operation>

<operation id="5438" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="10" op_0_bw="9">
<![CDATA[
:4210 %zext_ln27_685 = zext i9 %add_ln27_292

]]></Node>
<StgValue><ssdm name="zext_ln27_685"/></StgValue>
</operation>

<operation id="5439" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4211 %sum_adjacent_97 = add i10 %zext_ln27_685, i10 %zext_ln27_684

]]></Node>
<StgValue><ssdm name="sum_adjacent_97"/></StgValue>
</operation>

<operation id="5440" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4212 %shl_ln28_96 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_97, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_96"/></StgValue>
</operation>

<operation id="5441" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="14" op_0_bw="13">
<![CDATA[
:4213 %zext_ln30_679 = zext i13 %shl_ln28_96

]]></Node>
<StgValue><ssdm name="zext_ln30_679"/></StgValue>
</operation>

<operation id="5442" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="9" op_0_bw="8">
<![CDATA[
:4215 %zext_ln30_680 = zext i8 %rowAbove_load_292

]]></Node>
<StgValue><ssdm name="zext_ln30_680"/></StgValue>
</operation>

<operation id="5443" st_id="295" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="8" op_0_bw="7">
<![CDATA[
:4217 %rowAbove_load_293 = load i7 %rowAbove_addr_99

]]></Node>
<StgValue><ssdm name="rowAbove_load_293"/></StgValue>
</operation>

<operation id="5444" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="9" op_0_bw="8">
<![CDATA[
:4218 %zext_ln30_681 = zext i8 %rowAbove_load_293

]]></Node>
<StgValue><ssdm name="zext_ln30_681"/></StgValue>
</operation>

<operation id="5445" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="9" op_0_bw="8">
<![CDATA[
:4220 %zext_ln30_682 = zext i8 %rowBelow_load_292

]]></Node>
<StgValue><ssdm name="zext_ln30_682"/></StgValue>
</operation>

<operation id="5446" st_id="295" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="8" op_0_bw="7">
<![CDATA[
:4222 %rowBelow_load_293 = load i7 %rowBelow_addr_99

]]></Node>
<StgValue><ssdm name="rowBelow_load_293"/></StgValue>
</operation>

<operation id="5447" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="9" op_0_bw="8">
<![CDATA[
:4223 %zext_ln30_683 = zext i8 %rowBelow_load_293

]]></Node>
<StgValue><ssdm name="zext_ln30_683"/></StgValue>
</operation>

<operation id="5448" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4224 %add_ln30_291 = add i9 %zext_ln30_681, i9 %zext_ln30_680

]]></Node>
<StgValue><ssdm name="add_ln30_291"/></StgValue>
</operation>

<operation id="5449" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="10" op_0_bw="9">
<![CDATA[
:4225 %zext_ln30_684 = zext i9 %add_ln30_291

]]></Node>
<StgValue><ssdm name="zext_ln30_684"/></StgValue>
</operation>

<operation id="5450" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4226 %add_ln30_292 = add i9 %zext_ln30_682, i9 %zext_ln30_683

]]></Node>
<StgValue><ssdm name="add_ln30_292"/></StgValue>
</operation>

<operation id="5451" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="10" op_0_bw="9">
<![CDATA[
:4227 %zext_ln30_685 = zext i9 %add_ln30_292

]]></Node>
<StgValue><ssdm name="zext_ln30_685"/></StgValue>
</operation>

<operation id="5452" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4228 %sum_diagonal_97 = add i10 %zext_ln30_685, i10 %zext_ln30_684

]]></Node>
<StgValue><ssdm name="sum_diagonal_97"/></StgValue>
</operation>

<operation id="5453" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4229 %shl_ln31_96 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_97, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_96"/></StgValue>
</operation>

<operation id="5454" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="13" op_0_bw="12">
<![CDATA[
:4230 %zext_ln34_194 = zext i12 %shl_ln31_96

]]></Node>
<StgValue><ssdm name="zext_ln34_194"/></StgValue>
</operation>

<operation id="5455" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4231 %add_ln34_312 = add i14 %zext_ln27_679, i14 %zext_ln30_679

]]></Node>
<StgValue><ssdm name="add_ln34_312"/></StgValue>
</operation>

<operation id="5456" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4232 %add_ln34_313 = add i13 %zext_ln34_194, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_313"/></StgValue>
</operation>

<operation id="5457" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="14" op_0_bw="13">
<![CDATA[
:4233 %zext_ln34_195 = zext i13 %add_ln34_313

]]></Node>
<StgValue><ssdm name="zext_ln34_195"/></StgValue>
</operation>

<operation id="5458" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4234 %add_ln34_97 = add i14 %zext_ln34_195, i14 %add_ln34_312

]]></Node>
<StgValue><ssdm name="add_ln34_97"/></StgValue>
</operation>

<operation id="5459" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4235 %trunc_ln35_96 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_97, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_96"/></StgValue>
</operation>

<operation id="5460" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4236 %outputRow_addr_97 = getelementptr i8 %outputRow, i64 0, i64 98

]]></Node>
<StgValue><ssdm name="outputRow_addr_97"/></StgValue>
</operation>

<operation id="5461" st_id="295" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4237 %store_ln35 = store i8 %trunc_ln35_96, i7 %outputRow_addr_97

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5462" st_id="295" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="8" op_0_bw="7">
<![CDATA[
:4238 %rowCenter_load_294 = load i7 %rowCenter_addr_99

]]></Node>
<StgValue><ssdm name="rowCenter_load_294"/></StgValue>
</operation>

<operation id="5463" st_id="295" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="8" op_0_bw="7">
<![CDATA[
:4241 %rowAbove_load_294 = load i7 %rowAbove_addr_99

]]></Node>
<StgValue><ssdm name="rowAbove_load_294"/></StgValue>
</operation>

<operation id="5464" st_id="295" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="8" op_0_bw="7">
<![CDATA[
:4243 %rowBelow_load_294 = load i7 %rowBelow_addr_99

]]></Node>
<StgValue><ssdm name="rowBelow_load_294"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="5465" st_id="296" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="8" op_0_bw="7">
<![CDATA[
:4238 %rowCenter_load_294 = load i7 %rowCenter_addr_99

]]></Node>
<StgValue><ssdm name="rowCenter_load_294"/></StgValue>
</operation>

<operation id="5466" st_id="296" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="8" op_0_bw="7">
<![CDATA[
:4241 %rowAbove_load_294 = load i7 %rowAbove_addr_99

]]></Node>
<StgValue><ssdm name="rowAbove_load_294"/></StgValue>
</operation>

<operation id="5467" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="9" op_0_bw="8">
<![CDATA[
:4242 %zext_ln27_687 = zext i8 %rowAbove_load_294

]]></Node>
<StgValue><ssdm name="zext_ln27_687"/></StgValue>
</operation>

<operation id="5468" st_id="296" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="8" op_0_bw="7">
<![CDATA[
:4243 %rowBelow_load_294 = load i7 %rowBelow_addr_99

]]></Node>
<StgValue><ssdm name="rowBelow_load_294"/></StgValue>
</operation>

<operation id="5469" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="9" op_0_bw="8">
<![CDATA[
:4244 %zext_ln27_688 = zext i8 %rowBelow_load_294

]]></Node>
<StgValue><ssdm name="zext_ln27_688"/></StgValue>
</operation>

<operation id="5470" st_id="296" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="8" op_0_bw="7">
<![CDATA[
:4245 %rowCenter_load_295 = load i7 %rowCenter_addr_98

]]></Node>
<StgValue><ssdm name="rowCenter_load_295"/></StgValue>
</operation>

<operation id="5471" st_id="296" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4250 %add_ln27_294 = add i9 %zext_ln27_688, i9 %zext_ln27_687

]]></Node>
<StgValue><ssdm name="add_ln27_294"/></StgValue>
</operation>

<operation id="5472" st_id="296" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="8" op_0_bw="7">
<![CDATA[
:4257 %rowAbove_load_295 = load i7 %rowAbove_addr_98

]]></Node>
<StgValue><ssdm name="rowAbove_load_295"/></StgValue>
</operation>

<operation id="5473" st_id="296" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="8" op_0_bw="7">
<![CDATA[
:4262 %rowBelow_load_295 = load i7 %rowBelow_addr_98

]]></Node>
<StgValue><ssdm name="rowBelow_load_295"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="5474" st_id="297" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="8" op_0_bw="7">
<![CDATA[
:4245 %rowCenter_load_295 = load i7 %rowCenter_addr_98

]]></Node>
<StgValue><ssdm name="rowCenter_load_295"/></StgValue>
</operation>

<operation id="5475" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4247 %rowCenter_addr_100 = getelementptr i8 %rowCenter, i64 0, i64 100

]]></Node>
<StgValue><ssdm name="rowCenter_addr_100"/></StgValue>
</operation>

<operation id="5476" st_id="297" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="8" op_0_bw="7">
<![CDATA[
:4248 %rowCenter_load_296 = load i7 %rowCenter_addr_100

]]></Node>
<StgValue><ssdm name="rowCenter_load_296"/></StgValue>
</operation>

<operation id="5477" st_id="297" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="8" op_0_bw="7">
<![CDATA[
:4257 %rowAbove_load_295 = load i7 %rowAbove_addr_98

]]></Node>
<StgValue><ssdm name="rowAbove_load_295"/></StgValue>
</operation>

<operation id="5478" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4259 %rowAbove_addr_100 = getelementptr i8 %rowAbove, i64 0, i64 100

]]></Node>
<StgValue><ssdm name="rowAbove_addr_100"/></StgValue>
</operation>

<operation id="5479" st_id="297" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="8" op_0_bw="7">
<![CDATA[
:4260 %rowAbove_load_296 = load i7 %rowAbove_addr_100

]]></Node>
<StgValue><ssdm name="rowAbove_load_296"/></StgValue>
</operation>

<operation id="5480" st_id="297" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="8" op_0_bw="7">
<![CDATA[
:4262 %rowBelow_load_295 = load i7 %rowBelow_addr_98

]]></Node>
<StgValue><ssdm name="rowBelow_load_295"/></StgValue>
</operation>

<operation id="5481" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4264 %rowBelow_addr_100 = getelementptr i8 %rowBelow, i64 0, i64 100

]]></Node>
<StgValue><ssdm name="rowBelow_addr_100"/></StgValue>
</operation>

<operation id="5482" st_id="297" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="8" op_0_bw="7">
<![CDATA[
:4265 %rowBelow_load_296 = load i7 %rowBelow_addr_100

]]></Node>
<StgValue><ssdm name="rowBelow_load_296"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="5483" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4239 %shl_ln25_97 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_294, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_97"/></StgValue>
</operation>

<operation id="5484" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="14" op_0_bw="12">
<![CDATA[
:4240 %zext_ln27_686 = zext i12 %shl_ln25_97

]]></Node>
<StgValue><ssdm name="zext_ln27_686"/></StgValue>
</operation>

<operation id="5485" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="9" op_0_bw="8">
<![CDATA[
:4246 %zext_ln27_689 = zext i8 %rowCenter_load_295

]]></Node>
<StgValue><ssdm name="zext_ln27_689"/></StgValue>
</operation>

<operation id="5486" st_id="298" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="8" op_0_bw="7">
<![CDATA[
:4248 %rowCenter_load_296 = load i7 %rowCenter_addr_100

]]></Node>
<StgValue><ssdm name="rowCenter_load_296"/></StgValue>
</operation>

<operation id="5487" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="9" op_0_bw="8">
<![CDATA[
:4249 %zext_ln27_690 = zext i8 %rowCenter_load_296

]]></Node>
<StgValue><ssdm name="zext_ln27_690"/></StgValue>
</operation>

<operation id="5488" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="10" op_0_bw="9">
<![CDATA[
:4251 %zext_ln27_691 = zext i9 %add_ln27_294

]]></Node>
<StgValue><ssdm name="zext_ln27_691"/></StgValue>
</operation>

<operation id="5489" st_id="298" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4252 %add_ln27_295 = add i9 %zext_ln27_689, i9 %zext_ln27_690

]]></Node>
<StgValue><ssdm name="add_ln27_295"/></StgValue>
</operation>

<operation id="5490" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="10" op_0_bw="9">
<![CDATA[
:4253 %zext_ln27_692 = zext i9 %add_ln27_295

]]></Node>
<StgValue><ssdm name="zext_ln27_692"/></StgValue>
</operation>

<operation id="5491" st_id="298" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4254 %sum_adjacent_98 = add i10 %zext_ln27_692, i10 %zext_ln27_691

]]></Node>
<StgValue><ssdm name="sum_adjacent_98"/></StgValue>
</operation>

<operation id="5492" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4255 %shl_ln28_97 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_98, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_97"/></StgValue>
</operation>

<operation id="5493" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="14" op_0_bw="13">
<![CDATA[
:4256 %zext_ln30_686 = zext i13 %shl_ln28_97

]]></Node>
<StgValue><ssdm name="zext_ln30_686"/></StgValue>
</operation>

<operation id="5494" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="9" op_0_bw="8">
<![CDATA[
:4258 %zext_ln30_687 = zext i8 %rowAbove_load_295

]]></Node>
<StgValue><ssdm name="zext_ln30_687"/></StgValue>
</operation>

<operation id="5495" st_id="298" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="8" op_0_bw="7">
<![CDATA[
:4260 %rowAbove_load_296 = load i7 %rowAbove_addr_100

]]></Node>
<StgValue><ssdm name="rowAbove_load_296"/></StgValue>
</operation>

<operation id="5496" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="9" op_0_bw="8">
<![CDATA[
:4261 %zext_ln30_688 = zext i8 %rowAbove_load_296

]]></Node>
<StgValue><ssdm name="zext_ln30_688"/></StgValue>
</operation>

<operation id="5497" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="9" op_0_bw="8">
<![CDATA[
:4263 %zext_ln30_689 = zext i8 %rowBelow_load_295

]]></Node>
<StgValue><ssdm name="zext_ln30_689"/></StgValue>
</operation>

<operation id="5498" st_id="298" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="8" op_0_bw="7">
<![CDATA[
:4265 %rowBelow_load_296 = load i7 %rowBelow_addr_100

]]></Node>
<StgValue><ssdm name="rowBelow_load_296"/></StgValue>
</operation>

<operation id="5499" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="9" op_0_bw="8">
<![CDATA[
:4266 %zext_ln30_690 = zext i8 %rowBelow_load_296

]]></Node>
<StgValue><ssdm name="zext_ln30_690"/></StgValue>
</operation>

<operation id="5500" st_id="298" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4267 %add_ln30_294 = add i9 %zext_ln30_688, i9 %zext_ln30_687

]]></Node>
<StgValue><ssdm name="add_ln30_294"/></StgValue>
</operation>

<operation id="5501" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="10" op_0_bw="9">
<![CDATA[
:4268 %zext_ln30_691 = zext i9 %add_ln30_294

]]></Node>
<StgValue><ssdm name="zext_ln30_691"/></StgValue>
</operation>

<operation id="5502" st_id="298" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4269 %add_ln30_295 = add i9 %zext_ln30_689, i9 %zext_ln30_690

]]></Node>
<StgValue><ssdm name="add_ln30_295"/></StgValue>
</operation>

<operation id="5503" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="10" op_0_bw="9">
<![CDATA[
:4270 %zext_ln30_692 = zext i9 %add_ln30_295

]]></Node>
<StgValue><ssdm name="zext_ln30_692"/></StgValue>
</operation>

<operation id="5504" st_id="298" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4271 %sum_diagonal_98 = add i10 %zext_ln30_692, i10 %zext_ln30_691

]]></Node>
<StgValue><ssdm name="sum_diagonal_98"/></StgValue>
</operation>

<operation id="5505" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4272 %shl_ln31_97 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_98, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_97"/></StgValue>
</operation>

<operation id="5506" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="13" op_0_bw="12">
<![CDATA[
:4273 %zext_ln34_196 = zext i12 %shl_ln31_97

]]></Node>
<StgValue><ssdm name="zext_ln34_196"/></StgValue>
</operation>

<operation id="5507" st_id="298" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4274 %add_ln34_314 = add i14 %zext_ln27_686, i14 %zext_ln30_686

]]></Node>
<StgValue><ssdm name="add_ln34_314"/></StgValue>
</operation>

<operation id="5508" st_id="298" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4275 %add_ln34_315 = add i13 %zext_ln34_196, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_315"/></StgValue>
</operation>

<operation id="5509" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="14" op_0_bw="13">
<![CDATA[
:4276 %zext_ln34_197 = zext i13 %add_ln34_315

]]></Node>
<StgValue><ssdm name="zext_ln34_197"/></StgValue>
</operation>

<operation id="5510" st_id="298" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4277 %add_ln34_98 = add i14 %zext_ln34_197, i14 %add_ln34_314

]]></Node>
<StgValue><ssdm name="add_ln34_98"/></StgValue>
</operation>

<operation id="5511" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4278 %trunc_ln35_97 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_98, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_97"/></StgValue>
</operation>

<operation id="5512" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4279 %outputRow_addr_98 = getelementptr i8 %outputRow, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="outputRow_addr_98"/></StgValue>
</operation>

<operation id="5513" st_id="298" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4280 %store_ln35 = store i8 %trunc_ln35_97, i7 %outputRow_addr_98

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5514" st_id="298" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="8" op_0_bw="7">
<![CDATA[
:4281 %rowCenter_load_297 = load i7 %rowCenter_addr_100

]]></Node>
<StgValue><ssdm name="rowCenter_load_297"/></StgValue>
</operation>

<operation id="5515" st_id="298" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="8" op_0_bw="7">
<![CDATA[
:4284 %rowAbove_load_297 = load i7 %rowAbove_addr_100

]]></Node>
<StgValue><ssdm name="rowAbove_load_297"/></StgValue>
</operation>

<operation id="5516" st_id="298" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="8" op_0_bw="7">
<![CDATA[
:4286 %rowBelow_load_297 = load i7 %rowBelow_addr_100

]]></Node>
<StgValue><ssdm name="rowBelow_load_297"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="5517" st_id="299" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="8" op_0_bw="7">
<![CDATA[
:4281 %rowCenter_load_297 = load i7 %rowCenter_addr_100

]]></Node>
<StgValue><ssdm name="rowCenter_load_297"/></StgValue>
</operation>

<operation id="5518" st_id="299" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="8" op_0_bw="7">
<![CDATA[
:4284 %rowAbove_load_297 = load i7 %rowAbove_addr_100

]]></Node>
<StgValue><ssdm name="rowAbove_load_297"/></StgValue>
</operation>

<operation id="5519" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="9" op_0_bw="8">
<![CDATA[
:4285 %zext_ln27_694 = zext i8 %rowAbove_load_297

]]></Node>
<StgValue><ssdm name="zext_ln27_694"/></StgValue>
</operation>

<operation id="5520" st_id="299" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="8" op_0_bw="7">
<![CDATA[
:4286 %rowBelow_load_297 = load i7 %rowBelow_addr_100

]]></Node>
<StgValue><ssdm name="rowBelow_load_297"/></StgValue>
</operation>

<operation id="5521" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="9" op_0_bw="8">
<![CDATA[
:4287 %zext_ln27_695 = zext i8 %rowBelow_load_297

]]></Node>
<StgValue><ssdm name="zext_ln27_695"/></StgValue>
</operation>

<operation id="5522" st_id="299" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="8" op_0_bw="7">
<![CDATA[
:4288 %rowCenter_load_298 = load i7 %rowCenter_addr_99

]]></Node>
<StgValue><ssdm name="rowCenter_load_298"/></StgValue>
</operation>

<operation id="5523" st_id="299" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4293 %add_ln27_297 = add i9 %zext_ln27_695, i9 %zext_ln27_694

]]></Node>
<StgValue><ssdm name="add_ln27_297"/></StgValue>
</operation>

<operation id="5524" st_id="299" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="8" op_0_bw="7">
<![CDATA[
:4300 %rowAbove_load_298 = load i7 %rowAbove_addr_99

]]></Node>
<StgValue><ssdm name="rowAbove_load_298"/></StgValue>
</operation>

<operation id="5525" st_id="299" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="8" op_0_bw="7">
<![CDATA[
:4305 %rowBelow_load_298 = load i7 %rowBelow_addr_99

]]></Node>
<StgValue><ssdm name="rowBelow_load_298"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="5526" st_id="300" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="8" op_0_bw="7">
<![CDATA[
:4288 %rowCenter_load_298 = load i7 %rowCenter_addr_99

]]></Node>
<StgValue><ssdm name="rowCenter_load_298"/></StgValue>
</operation>

<operation id="5527" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4290 %rowCenter_addr_101 = getelementptr i8 %rowCenter, i64 0, i64 101

]]></Node>
<StgValue><ssdm name="rowCenter_addr_101"/></StgValue>
</operation>

<operation id="5528" st_id="300" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="8" op_0_bw="7">
<![CDATA[
:4291 %rowCenter_load_299 = load i7 %rowCenter_addr_101

]]></Node>
<StgValue><ssdm name="rowCenter_load_299"/></StgValue>
</operation>

<operation id="5529" st_id="300" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="8" op_0_bw="7">
<![CDATA[
:4300 %rowAbove_load_298 = load i7 %rowAbove_addr_99

]]></Node>
<StgValue><ssdm name="rowAbove_load_298"/></StgValue>
</operation>

<operation id="5530" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4302 %rowAbove_addr_101 = getelementptr i8 %rowAbove, i64 0, i64 101

]]></Node>
<StgValue><ssdm name="rowAbove_addr_101"/></StgValue>
</operation>

<operation id="5531" st_id="300" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="8" op_0_bw="7">
<![CDATA[
:4303 %rowAbove_load_299 = load i7 %rowAbove_addr_101

]]></Node>
<StgValue><ssdm name="rowAbove_load_299"/></StgValue>
</operation>

<operation id="5532" st_id="300" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="8" op_0_bw="7">
<![CDATA[
:4305 %rowBelow_load_298 = load i7 %rowBelow_addr_99

]]></Node>
<StgValue><ssdm name="rowBelow_load_298"/></StgValue>
</operation>

<operation id="5533" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4307 %rowBelow_addr_101 = getelementptr i8 %rowBelow, i64 0, i64 101

]]></Node>
<StgValue><ssdm name="rowBelow_addr_101"/></StgValue>
</operation>

<operation id="5534" st_id="300" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="8" op_0_bw="7">
<![CDATA[
:4308 %rowBelow_load_299 = load i7 %rowBelow_addr_101

]]></Node>
<StgValue><ssdm name="rowBelow_load_299"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="5535" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4282 %shl_ln25_98 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_297, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_98"/></StgValue>
</operation>

<operation id="5536" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="14" op_0_bw="12">
<![CDATA[
:4283 %zext_ln27_693 = zext i12 %shl_ln25_98

]]></Node>
<StgValue><ssdm name="zext_ln27_693"/></StgValue>
</operation>

<operation id="5537" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="9" op_0_bw="8">
<![CDATA[
:4289 %zext_ln27_696 = zext i8 %rowCenter_load_298

]]></Node>
<StgValue><ssdm name="zext_ln27_696"/></StgValue>
</operation>

<operation id="5538" st_id="301" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="8" op_0_bw="7">
<![CDATA[
:4291 %rowCenter_load_299 = load i7 %rowCenter_addr_101

]]></Node>
<StgValue><ssdm name="rowCenter_load_299"/></StgValue>
</operation>

<operation id="5539" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="9" op_0_bw="8">
<![CDATA[
:4292 %zext_ln27_697 = zext i8 %rowCenter_load_299

]]></Node>
<StgValue><ssdm name="zext_ln27_697"/></StgValue>
</operation>

<operation id="5540" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="10" op_0_bw="9">
<![CDATA[
:4294 %zext_ln27_698 = zext i9 %add_ln27_297

]]></Node>
<StgValue><ssdm name="zext_ln27_698"/></StgValue>
</operation>

<operation id="5541" st_id="301" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4295 %add_ln27_298 = add i9 %zext_ln27_696, i9 %zext_ln27_697

]]></Node>
<StgValue><ssdm name="add_ln27_298"/></StgValue>
</operation>

<operation id="5542" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="10" op_0_bw="9">
<![CDATA[
:4296 %zext_ln27_699 = zext i9 %add_ln27_298

]]></Node>
<StgValue><ssdm name="zext_ln27_699"/></StgValue>
</operation>

<operation id="5543" st_id="301" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4297 %sum_adjacent_99 = add i10 %zext_ln27_699, i10 %zext_ln27_698

]]></Node>
<StgValue><ssdm name="sum_adjacent_99"/></StgValue>
</operation>

<operation id="5544" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4298 %shl_ln28_98 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_99, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_98"/></StgValue>
</operation>

<operation id="5545" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="14" op_0_bw="13">
<![CDATA[
:4299 %zext_ln30_693 = zext i13 %shl_ln28_98

]]></Node>
<StgValue><ssdm name="zext_ln30_693"/></StgValue>
</operation>

<operation id="5546" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="9" op_0_bw="8">
<![CDATA[
:4301 %zext_ln30_694 = zext i8 %rowAbove_load_298

]]></Node>
<StgValue><ssdm name="zext_ln30_694"/></StgValue>
</operation>

<operation id="5547" st_id="301" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="8" op_0_bw="7">
<![CDATA[
:4303 %rowAbove_load_299 = load i7 %rowAbove_addr_101

]]></Node>
<StgValue><ssdm name="rowAbove_load_299"/></StgValue>
</operation>

<operation id="5548" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="9" op_0_bw="8">
<![CDATA[
:4304 %zext_ln30_695 = zext i8 %rowAbove_load_299

]]></Node>
<StgValue><ssdm name="zext_ln30_695"/></StgValue>
</operation>

<operation id="5549" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="9" op_0_bw="8">
<![CDATA[
:4306 %zext_ln30_696 = zext i8 %rowBelow_load_298

]]></Node>
<StgValue><ssdm name="zext_ln30_696"/></StgValue>
</operation>

<operation id="5550" st_id="301" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="8" op_0_bw="7">
<![CDATA[
:4308 %rowBelow_load_299 = load i7 %rowBelow_addr_101

]]></Node>
<StgValue><ssdm name="rowBelow_load_299"/></StgValue>
</operation>

<operation id="5551" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="9" op_0_bw="8">
<![CDATA[
:4309 %zext_ln30_697 = zext i8 %rowBelow_load_299

]]></Node>
<StgValue><ssdm name="zext_ln30_697"/></StgValue>
</operation>

<operation id="5552" st_id="301" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4310 %add_ln30_297 = add i9 %zext_ln30_695, i9 %zext_ln30_694

]]></Node>
<StgValue><ssdm name="add_ln30_297"/></StgValue>
</operation>

<operation id="5553" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="10" op_0_bw="9">
<![CDATA[
:4311 %zext_ln30_698 = zext i9 %add_ln30_297

]]></Node>
<StgValue><ssdm name="zext_ln30_698"/></StgValue>
</operation>

<operation id="5554" st_id="301" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4312 %add_ln30_298 = add i9 %zext_ln30_696, i9 %zext_ln30_697

]]></Node>
<StgValue><ssdm name="add_ln30_298"/></StgValue>
</operation>

<operation id="5555" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="10" op_0_bw="9">
<![CDATA[
:4313 %zext_ln30_699 = zext i9 %add_ln30_298

]]></Node>
<StgValue><ssdm name="zext_ln30_699"/></StgValue>
</operation>

<operation id="5556" st_id="301" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4314 %sum_diagonal_99 = add i10 %zext_ln30_699, i10 %zext_ln30_698

]]></Node>
<StgValue><ssdm name="sum_diagonal_99"/></StgValue>
</operation>

<operation id="5557" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4315 %shl_ln31_98 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_99, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_98"/></StgValue>
</operation>

<operation id="5558" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="13" op_0_bw="12">
<![CDATA[
:4316 %zext_ln34_198 = zext i12 %shl_ln31_98

]]></Node>
<StgValue><ssdm name="zext_ln34_198"/></StgValue>
</operation>

<operation id="5559" st_id="301" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4317 %add_ln34_316 = add i14 %zext_ln27_693, i14 %zext_ln30_693

]]></Node>
<StgValue><ssdm name="add_ln34_316"/></StgValue>
</operation>

<operation id="5560" st_id="301" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4318 %add_ln34_317 = add i13 %zext_ln34_198, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_317"/></StgValue>
</operation>

<operation id="5561" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="14" op_0_bw="13">
<![CDATA[
:4319 %zext_ln34_199 = zext i13 %add_ln34_317

]]></Node>
<StgValue><ssdm name="zext_ln34_199"/></StgValue>
</operation>

<operation id="5562" st_id="301" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4320 %add_ln34_99 = add i14 %zext_ln34_199, i14 %add_ln34_316

]]></Node>
<StgValue><ssdm name="add_ln34_99"/></StgValue>
</operation>

<operation id="5563" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4321 %trunc_ln35_98 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_99, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_98"/></StgValue>
</operation>

<operation id="5564" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4322 %outputRow_addr_99 = getelementptr i8 %outputRow, i64 0, i64 100

]]></Node>
<StgValue><ssdm name="outputRow_addr_99"/></StgValue>
</operation>

<operation id="5565" st_id="301" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4323 %store_ln35 = store i8 %trunc_ln35_98, i7 %outputRow_addr_99

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5566" st_id="301" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="8" op_0_bw="7">
<![CDATA[
:4324 %rowCenter_load_300 = load i7 %rowCenter_addr_101

]]></Node>
<StgValue><ssdm name="rowCenter_load_300"/></StgValue>
</operation>

<operation id="5567" st_id="301" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="8" op_0_bw="7">
<![CDATA[
:4327 %rowAbove_load_300 = load i7 %rowAbove_addr_101

]]></Node>
<StgValue><ssdm name="rowAbove_load_300"/></StgValue>
</operation>

<operation id="5568" st_id="301" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="8" op_0_bw="7">
<![CDATA[
:4329 %rowBelow_load_300 = load i7 %rowBelow_addr_101

]]></Node>
<StgValue><ssdm name="rowBelow_load_300"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="5569" st_id="302" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="8" op_0_bw="7">
<![CDATA[
:4324 %rowCenter_load_300 = load i7 %rowCenter_addr_101

]]></Node>
<StgValue><ssdm name="rowCenter_load_300"/></StgValue>
</operation>

<operation id="5570" st_id="302" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="8" op_0_bw="7">
<![CDATA[
:4327 %rowAbove_load_300 = load i7 %rowAbove_addr_101

]]></Node>
<StgValue><ssdm name="rowAbove_load_300"/></StgValue>
</operation>

<operation id="5571" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="9" op_0_bw="8">
<![CDATA[
:4328 %zext_ln27_701 = zext i8 %rowAbove_load_300

]]></Node>
<StgValue><ssdm name="zext_ln27_701"/></StgValue>
</operation>

<operation id="5572" st_id="302" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="8" op_0_bw="7">
<![CDATA[
:4329 %rowBelow_load_300 = load i7 %rowBelow_addr_101

]]></Node>
<StgValue><ssdm name="rowBelow_load_300"/></StgValue>
</operation>

<operation id="5573" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="9" op_0_bw="8">
<![CDATA[
:4330 %zext_ln27_702 = zext i8 %rowBelow_load_300

]]></Node>
<StgValue><ssdm name="zext_ln27_702"/></StgValue>
</operation>

<operation id="5574" st_id="302" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="8" op_0_bw="7">
<![CDATA[
:4331 %rowCenter_load_301 = load i7 %rowCenter_addr_100

]]></Node>
<StgValue><ssdm name="rowCenter_load_301"/></StgValue>
</operation>

<operation id="5575" st_id="302" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4336 %add_ln27_300 = add i9 %zext_ln27_702, i9 %zext_ln27_701

]]></Node>
<StgValue><ssdm name="add_ln27_300"/></StgValue>
</operation>

<operation id="5576" st_id="302" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="8" op_0_bw="7">
<![CDATA[
:4343 %rowAbove_load_301 = load i7 %rowAbove_addr_100

]]></Node>
<StgValue><ssdm name="rowAbove_load_301"/></StgValue>
</operation>

<operation id="5577" st_id="302" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="8" op_0_bw="7">
<![CDATA[
:4348 %rowBelow_load_301 = load i7 %rowBelow_addr_100

]]></Node>
<StgValue><ssdm name="rowBelow_load_301"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="5578" st_id="303" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="8" op_0_bw="7">
<![CDATA[
:4331 %rowCenter_load_301 = load i7 %rowCenter_addr_100

]]></Node>
<StgValue><ssdm name="rowCenter_load_301"/></StgValue>
</operation>

<operation id="5579" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4333 %rowCenter_addr_102 = getelementptr i8 %rowCenter, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="rowCenter_addr_102"/></StgValue>
</operation>

<operation id="5580" st_id="303" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="8" op_0_bw="7">
<![CDATA[
:4334 %rowCenter_load_302 = load i7 %rowCenter_addr_102

]]></Node>
<StgValue><ssdm name="rowCenter_load_302"/></StgValue>
</operation>

<operation id="5581" st_id="303" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="8" op_0_bw="7">
<![CDATA[
:4343 %rowAbove_load_301 = load i7 %rowAbove_addr_100

]]></Node>
<StgValue><ssdm name="rowAbove_load_301"/></StgValue>
</operation>

<operation id="5582" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4345 %rowAbove_addr_102 = getelementptr i8 %rowAbove, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="rowAbove_addr_102"/></StgValue>
</operation>

<operation id="5583" st_id="303" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="8" op_0_bw="7">
<![CDATA[
:4346 %rowAbove_load_302 = load i7 %rowAbove_addr_102

]]></Node>
<StgValue><ssdm name="rowAbove_load_302"/></StgValue>
</operation>

<operation id="5584" st_id="303" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="8" op_0_bw="7">
<![CDATA[
:4348 %rowBelow_load_301 = load i7 %rowBelow_addr_100

]]></Node>
<StgValue><ssdm name="rowBelow_load_301"/></StgValue>
</operation>

<operation id="5585" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4350 %rowBelow_addr_102 = getelementptr i8 %rowBelow, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="rowBelow_addr_102"/></StgValue>
</operation>

<operation id="5586" st_id="303" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="8" op_0_bw="7">
<![CDATA[
:4351 %rowBelow_load_302 = load i7 %rowBelow_addr_102

]]></Node>
<StgValue><ssdm name="rowBelow_load_302"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="5587" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4325 %shl_ln25_99 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_300, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_99"/></StgValue>
</operation>

<operation id="5588" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="14" op_0_bw="12">
<![CDATA[
:4326 %zext_ln27_700 = zext i12 %shl_ln25_99

]]></Node>
<StgValue><ssdm name="zext_ln27_700"/></StgValue>
</operation>

<operation id="5589" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="9" op_0_bw="8">
<![CDATA[
:4332 %zext_ln27_703 = zext i8 %rowCenter_load_301

]]></Node>
<StgValue><ssdm name="zext_ln27_703"/></StgValue>
</operation>

<operation id="5590" st_id="304" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="8" op_0_bw="7">
<![CDATA[
:4334 %rowCenter_load_302 = load i7 %rowCenter_addr_102

]]></Node>
<StgValue><ssdm name="rowCenter_load_302"/></StgValue>
</operation>

<operation id="5591" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="9" op_0_bw="8">
<![CDATA[
:4335 %zext_ln27_704 = zext i8 %rowCenter_load_302

]]></Node>
<StgValue><ssdm name="zext_ln27_704"/></StgValue>
</operation>

<operation id="5592" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="10" op_0_bw="9">
<![CDATA[
:4337 %zext_ln27_705 = zext i9 %add_ln27_300

]]></Node>
<StgValue><ssdm name="zext_ln27_705"/></StgValue>
</operation>

<operation id="5593" st_id="304" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4338 %add_ln27_301 = add i9 %zext_ln27_703, i9 %zext_ln27_704

]]></Node>
<StgValue><ssdm name="add_ln27_301"/></StgValue>
</operation>

<operation id="5594" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="10" op_0_bw="9">
<![CDATA[
:4339 %zext_ln27_706 = zext i9 %add_ln27_301

]]></Node>
<StgValue><ssdm name="zext_ln27_706"/></StgValue>
</operation>

<operation id="5595" st_id="304" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4340 %sum_adjacent_100 = add i10 %zext_ln27_706, i10 %zext_ln27_705

]]></Node>
<StgValue><ssdm name="sum_adjacent_100"/></StgValue>
</operation>

<operation id="5596" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4341 %shl_ln28_99 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_100, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_99"/></StgValue>
</operation>

<operation id="5597" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="14" op_0_bw="13">
<![CDATA[
:4342 %zext_ln30_700 = zext i13 %shl_ln28_99

]]></Node>
<StgValue><ssdm name="zext_ln30_700"/></StgValue>
</operation>

<operation id="5598" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="9" op_0_bw="8">
<![CDATA[
:4344 %zext_ln30_701 = zext i8 %rowAbove_load_301

]]></Node>
<StgValue><ssdm name="zext_ln30_701"/></StgValue>
</operation>

<operation id="5599" st_id="304" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="8" op_0_bw="7">
<![CDATA[
:4346 %rowAbove_load_302 = load i7 %rowAbove_addr_102

]]></Node>
<StgValue><ssdm name="rowAbove_load_302"/></StgValue>
</operation>

<operation id="5600" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="9" op_0_bw="8">
<![CDATA[
:4347 %zext_ln30_702 = zext i8 %rowAbove_load_302

]]></Node>
<StgValue><ssdm name="zext_ln30_702"/></StgValue>
</operation>

<operation id="5601" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="9" op_0_bw="8">
<![CDATA[
:4349 %zext_ln30_703 = zext i8 %rowBelow_load_301

]]></Node>
<StgValue><ssdm name="zext_ln30_703"/></StgValue>
</operation>

<operation id="5602" st_id="304" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="8" op_0_bw="7">
<![CDATA[
:4351 %rowBelow_load_302 = load i7 %rowBelow_addr_102

]]></Node>
<StgValue><ssdm name="rowBelow_load_302"/></StgValue>
</operation>

<operation id="5603" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="9" op_0_bw="8">
<![CDATA[
:4352 %zext_ln30_704 = zext i8 %rowBelow_load_302

]]></Node>
<StgValue><ssdm name="zext_ln30_704"/></StgValue>
</operation>

<operation id="5604" st_id="304" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4353 %add_ln30_300 = add i9 %zext_ln30_702, i9 %zext_ln30_701

]]></Node>
<StgValue><ssdm name="add_ln30_300"/></StgValue>
</operation>

<operation id="5605" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="10" op_0_bw="9">
<![CDATA[
:4354 %zext_ln30_705 = zext i9 %add_ln30_300

]]></Node>
<StgValue><ssdm name="zext_ln30_705"/></StgValue>
</operation>

<operation id="5606" st_id="304" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4355 %add_ln30_301 = add i9 %zext_ln30_703, i9 %zext_ln30_704

]]></Node>
<StgValue><ssdm name="add_ln30_301"/></StgValue>
</operation>

<operation id="5607" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="10" op_0_bw="9">
<![CDATA[
:4356 %zext_ln30_706 = zext i9 %add_ln30_301

]]></Node>
<StgValue><ssdm name="zext_ln30_706"/></StgValue>
</operation>

<operation id="5608" st_id="304" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4357 %sum_diagonal_100 = add i10 %zext_ln30_706, i10 %zext_ln30_705

]]></Node>
<StgValue><ssdm name="sum_diagonal_100"/></StgValue>
</operation>

<operation id="5609" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4358 %shl_ln31_99 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_100, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_99"/></StgValue>
</operation>

<operation id="5610" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="13" op_0_bw="12">
<![CDATA[
:4359 %zext_ln34_200 = zext i12 %shl_ln31_99

]]></Node>
<StgValue><ssdm name="zext_ln34_200"/></StgValue>
</operation>

<operation id="5611" st_id="304" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4360 %add_ln34_318 = add i14 %zext_ln27_700, i14 %zext_ln30_700

]]></Node>
<StgValue><ssdm name="add_ln34_318"/></StgValue>
</operation>

<operation id="5612" st_id="304" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4361 %add_ln34_319 = add i13 %zext_ln34_200, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_319"/></StgValue>
</operation>

<operation id="5613" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="14" op_0_bw="13">
<![CDATA[
:4362 %zext_ln34_201 = zext i13 %add_ln34_319

]]></Node>
<StgValue><ssdm name="zext_ln34_201"/></StgValue>
</operation>

<operation id="5614" st_id="304" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4363 %add_ln34_100 = add i14 %zext_ln34_201, i14 %add_ln34_318

]]></Node>
<StgValue><ssdm name="add_ln34_100"/></StgValue>
</operation>

<operation id="5615" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4364 %trunc_ln35_99 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_100, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_99"/></StgValue>
</operation>

<operation id="5616" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4365 %outputRow_addr_100 = getelementptr i8 %outputRow, i64 0, i64 101

]]></Node>
<StgValue><ssdm name="outputRow_addr_100"/></StgValue>
</operation>

<operation id="5617" st_id="304" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4366 %store_ln35 = store i8 %trunc_ln35_99, i7 %outputRow_addr_100

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5618" st_id="304" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="8" op_0_bw="7">
<![CDATA[
:4367 %rowCenter_load_303 = load i7 %rowCenter_addr_102

]]></Node>
<StgValue><ssdm name="rowCenter_load_303"/></StgValue>
</operation>

<operation id="5619" st_id="304" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="8" op_0_bw="7">
<![CDATA[
:4370 %rowAbove_load_303 = load i7 %rowAbove_addr_102

]]></Node>
<StgValue><ssdm name="rowAbove_load_303"/></StgValue>
</operation>

<operation id="5620" st_id="304" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="8" op_0_bw="7">
<![CDATA[
:4372 %rowBelow_load_303 = load i7 %rowBelow_addr_102

]]></Node>
<StgValue><ssdm name="rowBelow_load_303"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="5621" st_id="305" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="8" op_0_bw="7">
<![CDATA[
:4367 %rowCenter_load_303 = load i7 %rowCenter_addr_102

]]></Node>
<StgValue><ssdm name="rowCenter_load_303"/></StgValue>
</operation>

<operation id="5622" st_id="305" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="8" op_0_bw="7">
<![CDATA[
:4370 %rowAbove_load_303 = load i7 %rowAbove_addr_102

]]></Node>
<StgValue><ssdm name="rowAbove_load_303"/></StgValue>
</operation>

<operation id="5623" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="9" op_0_bw="8">
<![CDATA[
:4371 %zext_ln27_708 = zext i8 %rowAbove_load_303

]]></Node>
<StgValue><ssdm name="zext_ln27_708"/></StgValue>
</operation>

<operation id="5624" st_id="305" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="8" op_0_bw="7">
<![CDATA[
:4372 %rowBelow_load_303 = load i7 %rowBelow_addr_102

]]></Node>
<StgValue><ssdm name="rowBelow_load_303"/></StgValue>
</operation>

<operation id="5625" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="9" op_0_bw="8">
<![CDATA[
:4373 %zext_ln27_709 = zext i8 %rowBelow_load_303

]]></Node>
<StgValue><ssdm name="zext_ln27_709"/></StgValue>
</operation>

<operation id="5626" st_id="305" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="8" op_0_bw="7">
<![CDATA[
:4374 %rowCenter_load_304 = load i7 %rowCenter_addr_101

]]></Node>
<StgValue><ssdm name="rowCenter_load_304"/></StgValue>
</operation>

<operation id="5627" st_id="305" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4379 %add_ln27_303 = add i9 %zext_ln27_709, i9 %zext_ln27_708

]]></Node>
<StgValue><ssdm name="add_ln27_303"/></StgValue>
</operation>

<operation id="5628" st_id="305" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="8" op_0_bw="7">
<![CDATA[
:4386 %rowAbove_load_304 = load i7 %rowAbove_addr_101

]]></Node>
<StgValue><ssdm name="rowAbove_load_304"/></StgValue>
</operation>

<operation id="5629" st_id="305" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="8" op_0_bw="7">
<![CDATA[
:4391 %rowBelow_load_304 = load i7 %rowBelow_addr_101

]]></Node>
<StgValue><ssdm name="rowBelow_load_304"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="5630" st_id="306" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="8" op_0_bw="7">
<![CDATA[
:4374 %rowCenter_load_304 = load i7 %rowCenter_addr_101

]]></Node>
<StgValue><ssdm name="rowCenter_load_304"/></StgValue>
</operation>

<operation id="5631" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4376 %rowCenter_addr_103 = getelementptr i8 %rowCenter, i64 0, i64 103

]]></Node>
<StgValue><ssdm name="rowCenter_addr_103"/></StgValue>
</operation>

<operation id="5632" st_id="306" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="8" op_0_bw="7">
<![CDATA[
:4377 %rowCenter_load_305 = load i7 %rowCenter_addr_103

]]></Node>
<StgValue><ssdm name="rowCenter_load_305"/></StgValue>
</operation>

<operation id="5633" st_id="306" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="8" op_0_bw="7">
<![CDATA[
:4386 %rowAbove_load_304 = load i7 %rowAbove_addr_101

]]></Node>
<StgValue><ssdm name="rowAbove_load_304"/></StgValue>
</operation>

<operation id="5634" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4388 %rowAbove_addr_103 = getelementptr i8 %rowAbove, i64 0, i64 103

]]></Node>
<StgValue><ssdm name="rowAbove_addr_103"/></StgValue>
</operation>

<operation id="5635" st_id="306" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="8" op_0_bw="7">
<![CDATA[
:4389 %rowAbove_load_305 = load i7 %rowAbove_addr_103

]]></Node>
<StgValue><ssdm name="rowAbove_load_305"/></StgValue>
</operation>

<operation id="5636" st_id="306" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="8" op_0_bw="7">
<![CDATA[
:4391 %rowBelow_load_304 = load i7 %rowBelow_addr_101

]]></Node>
<StgValue><ssdm name="rowBelow_load_304"/></StgValue>
</operation>

<operation id="5637" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4393 %rowBelow_addr_103 = getelementptr i8 %rowBelow, i64 0, i64 103

]]></Node>
<StgValue><ssdm name="rowBelow_addr_103"/></StgValue>
</operation>

<operation id="5638" st_id="306" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="8" op_0_bw="7">
<![CDATA[
:4394 %rowBelow_load_305 = load i7 %rowBelow_addr_103

]]></Node>
<StgValue><ssdm name="rowBelow_load_305"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="5639" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4368 %shl_ln25_100 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_303, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_100"/></StgValue>
</operation>

<operation id="5640" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="14" op_0_bw="12">
<![CDATA[
:4369 %zext_ln27_707 = zext i12 %shl_ln25_100

]]></Node>
<StgValue><ssdm name="zext_ln27_707"/></StgValue>
</operation>

<operation id="5641" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="9" op_0_bw="8">
<![CDATA[
:4375 %zext_ln27_710 = zext i8 %rowCenter_load_304

]]></Node>
<StgValue><ssdm name="zext_ln27_710"/></StgValue>
</operation>

<operation id="5642" st_id="307" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="8" op_0_bw="7">
<![CDATA[
:4377 %rowCenter_load_305 = load i7 %rowCenter_addr_103

]]></Node>
<StgValue><ssdm name="rowCenter_load_305"/></StgValue>
</operation>

<operation id="5643" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="9" op_0_bw="8">
<![CDATA[
:4378 %zext_ln27_711 = zext i8 %rowCenter_load_305

]]></Node>
<StgValue><ssdm name="zext_ln27_711"/></StgValue>
</operation>

<operation id="5644" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="10" op_0_bw="9">
<![CDATA[
:4380 %zext_ln27_712 = zext i9 %add_ln27_303

]]></Node>
<StgValue><ssdm name="zext_ln27_712"/></StgValue>
</operation>

<operation id="5645" st_id="307" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4381 %add_ln27_304 = add i9 %zext_ln27_710, i9 %zext_ln27_711

]]></Node>
<StgValue><ssdm name="add_ln27_304"/></StgValue>
</operation>

<operation id="5646" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="10" op_0_bw="9">
<![CDATA[
:4382 %zext_ln27_713 = zext i9 %add_ln27_304

]]></Node>
<StgValue><ssdm name="zext_ln27_713"/></StgValue>
</operation>

<operation id="5647" st_id="307" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4383 %sum_adjacent_101 = add i10 %zext_ln27_713, i10 %zext_ln27_712

]]></Node>
<StgValue><ssdm name="sum_adjacent_101"/></StgValue>
</operation>

<operation id="5648" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4384 %shl_ln28_100 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_101, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_100"/></StgValue>
</operation>

<operation id="5649" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="14" op_0_bw="13">
<![CDATA[
:4385 %zext_ln30_707 = zext i13 %shl_ln28_100

]]></Node>
<StgValue><ssdm name="zext_ln30_707"/></StgValue>
</operation>

<operation id="5650" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="9" op_0_bw="8">
<![CDATA[
:4387 %zext_ln30_708 = zext i8 %rowAbove_load_304

]]></Node>
<StgValue><ssdm name="zext_ln30_708"/></StgValue>
</operation>

<operation id="5651" st_id="307" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="8" op_0_bw="7">
<![CDATA[
:4389 %rowAbove_load_305 = load i7 %rowAbove_addr_103

]]></Node>
<StgValue><ssdm name="rowAbove_load_305"/></StgValue>
</operation>

<operation id="5652" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="9" op_0_bw="8">
<![CDATA[
:4390 %zext_ln30_709 = zext i8 %rowAbove_load_305

]]></Node>
<StgValue><ssdm name="zext_ln30_709"/></StgValue>
</operation>

<operation id="5653" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="9" op_0_bw="8">
<![CDATA[
:4392 %zext_ln30_710 = zext i8 %rowBelow_load_304

]]></Node>
<StgValue><ssdm name="zext_ln30_710"/></StgValue>
</operation>

<operation id="5654" st_id="307" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="8" op_0_bw="7">
<![CDATA[
:4394 %rowBelow_load_305 = load i7 %rowBelow_addr_103

]]></Node>
<StgValue><ssdm name="rowBelow_load_305"/></StgValue>
</operation>

<operation id="5655" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="9" op_0_bw="8">
<![CDATA[
:4395 %zext_ln30_711 = zext i8 %rowBelow_load_305

]]></Node>
<StgValue><ssdm name="zext_ln30_711"/></StgValue>
</operation>

<operation id="5656" st_id="307" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4396 %add_ln30_303 = add i9 %zext_ln30_709, i9 %zext_ln30_708

]]></Node>
<StgValue><ssdm name="add_ln30_303"/></StgValue>
</operation>

<operation id="5657" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="10" op_0_bw="9">
<![CDATA[
:4397 %zext_ln30_712 = zext i9 %add_ln30_303

]]></Node>
<StgValue><ssdm name="zext_ln30_712"/></StgValue>
</operation>

<operation id="5658" st_id="307" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4398 %add_ln30_304 = add i9 %zext_ln30_710, i9 %zext_ln30_711

]]></Node>
<StgValue><ssdm name="add_ln30_304"/></StgValue>
</operation>

<operation id="5659" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="10" op_0_bw="9">
<![CDATA[
:4399 %zext_ln30_713 = zext i9 %add_ln30_304

]]></Node>
<StgValue><ssdm name="zext_ln30_713"/></StgValue>
</operation>

<operation id="5660" st_id="307" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4400 %sum_diagonal_101 = add i10 %zext_ln30_713, i10 %zext_ln30_712

]]></Node>
<StgValue><ssdm name="sum_diagonal_101"/></StgValue>
</operation>

<operation id="5661" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4401 %shl_ln31_100 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_101, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_100"/></StgValue>
</operation>

<operation id="5662" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="13" op_0_bw="12">
<![CDATA[
:4402 %zext_ln34_202 = zext i12 %shl_ln31_100

]]></Node>
<StgValue><ssdm name="zext_ln34_202"/></StgValue>
</operation>

<operation id="5663" st_id="307" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4403 %add_ln34_320 = add i14 %zext_ln27_707, i14 %zext_ln30_707

]]></Node>
<StgValue><ssdm name="add_ln34_320"/></StgValue>
</operation>

<operation id="5664" st_id="307" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4404 %add_ln34_321 = add i13 %zext_ln34_202, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_321"/></StgValue>
</operation>

<operation id="5665" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="14" op_0_bw="13">
<![CDATA[
:4405 %zext_ln34_203 = zext i13 %add_ln34_321

]]></Node>
<StgValue><ssdm name="zext_ln34_203"/></StgValue>
</operation>

<operation id="5666" st_id="307" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4406 %add_ln34_101 = add i14 %zext_ln34_203, i14 %add_ln34_320

]]></Node>
<StgValue><ssdm name="add_ln34_101"/></StgValue>
</operation>

<operation id="5667" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4407 %trunc_ln35_100 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_101, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_100"/></StgValue>
</operation>

<operation id="5668" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4408 %outputRow_addr_101 = getelementptr i8 %outputRow, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="outputRow_addr_101"/></StgValue>
</operation>

<operation id="5669" st_id="307" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4409 %store_ln35 = store i8 %trunc_ln35_100, i7 %outputRow_addr_101

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5670" st_id="307" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="8" op_0_bw="7">
<![CDATA[
:4410 %rowCenter_load_306 = load i7 %rowCenter_addr_103

]]></Node>
<StgValue><ssdm name="rowCenter_load_306"/></StgValue>
</operation>

<operation id="5671" st_id="307" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="8" op_0_bw="7">
<![CDATA[
:4413 %rowAbove_load_306 = load i7 %rowAbove_addr_103

]]></Node>
<StgValue><ssdm name="rowAbove_load_306"/></StgValue>
</operation>

<operation id="5672" st_id="307" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="8" op_0_bw="7">
<![CDATA[
:4415 %rowBelow_load_306 = load i7 %rowBelow_addr_103

]]></Node>
<StgValue><ssdm name="rowBelow_load_306"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="5673" st_id="308" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="8" op_0_bw="7">
<![CDATA[
:4410 %rowCenter_load_306 = load i7 %rowCenter_addr_103

]]></Node>
<StgValue><ssdm name="rowCenter_load_306"/></StgValue>
</operation>

<operation id="5674" st_id="308" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="8" op_0_bw="7">
<![CDATA[
:4413 %rowAbove_load_306 = load i7 %rowAbove_addr_103

]]></Node>
<StgValue><ssdm name="rowAbove_load_306"/></StgValue>
</operation>

<operation id="5675" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="9" op_0_bw="8">
<![CDATA[
:4414 %zext_ln27_715 = zext i8 %rowAbove_load_306

]]></Node>
<StgValue><ssdm name="zext_ln27_715"/></StgValue>
</operation>

<operation id="5676" st_id="308" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="8" op_0_bw="7">
<![CDATA[
:4415 %rowBelow_load_306 = load i7 %rowBelow_addr_103

]]></Node>
<StgValue><ssdm name="rowBelow_load_306"/></StgValue>
</operation>

<operation id="5677" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="9" op_0_bw="8">
<![CDATA[
:4416 %zext_ln27_716 = zext i8 %rowBelow_load_306

]]></Node>
<StgValue><ssdm name="zext_ln27_716"/></StgValue>
</operation>

<operation id="5678" st_id="308" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="8" op_0_bw="7">
<![CDATA[
:4417 %rowCenter_load_307 = load i7 %rowCenter_addr_102

]]></Node>
<StgValue><ssdm name="rowCenter_load_307"/></StgValue>
</operation>

<operation id="5679" st_id="308" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4422 %add_ln27_306 = add i9 %zext_ln27_716, i9 %zext_ln27_715

]]></Node>
<StgValue><ssdm name="add_ln27_306"/></StgValue>
</operation>

<operation id="5680" st_id="308" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="8" op_0_bw="7">
<![CDATA[
:4429 %rowAbove_load_307 = load i7 %rowAbove_addr_102

]]></Node>
<StgValue><ssdm name="rowAbove_load_307"/></StgValue>
</operation>

<operation id="5681" st_id="308" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="8" op_0_bw="7">
<![CDATA[
:4434 %rowBelow_load_307 = load i7 %rowBelow_addr_102

]]></Node>
<StgValue><ssdm name="rowBelow_load_307"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="5682" st_id="309" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="8" op_0_bw="7">
<![CDATA[
:4417 %rowCenter_load_307 = load i7 %rowCenter_addr_102

]]></Node>
<StgValue><ssdm name="rowCenter_load_307"/></StgValue>
</operation>

<operation id="5683" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4419 %rowCenter_addr_104 = getelementptr i8 %rowCenter, i64 0, i64 104

]]></Node>
<StgValue><ssdm name="rowCenter_addr_104"/></StgValue>
</operation>

<operation id="5684" st_id="309" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="8" op_0_bw="7">
<![CDATA[
:4420 %rowCenter_load_308 = load i7 %rowCenter_addr_104

]]></Node>
<StgValue><ssdm name="rowCenter_load_308"/></StgValue>
</operation>

<operation id="5685" st_id="309" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="8" op_0_bw="7">
<![CDATA[
:4429 %rowAbove_load_307 = load i7 %rowAbove_addr_102

]]></Node>
<StgValue><ssdm name="rowAbove_load_307"/></StgValue>
</operation>

<operation id="5686" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4431 %rowAbove_addr_104 = getelementptr i8 %rowAbove, i64 0, i64 104

]]></Node>
<StgValue><ssdm name="rowAbove_addr_104"/></StgValue>
</operation>

<operation id="5687" st_id="309" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="8" op_0_bw="7">
<![CDATA[
:4432 %rowAbove_load_308 = load i7 %rowAbove_addr_104

]]></Node>
<StgValue><ssdm name="rowAbove_load_308"/></StgValue>
</operation>

<operation id="5688" st_id="309" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="8" op_0_bw="7">
<![CDATA[
:4434 %rowBelow_load_307 = load i7 %rowBelow_addr_102

]]></Node>
<StgValue><ssdm name="rowBelow_load_307"/></StgValue>
</operation>

<operation id="5689" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4436 %rowBelow_addr_104 = getelementptr i8 %rowBelow, i64 0, i64 104

]]></Node>
<StgValue><ssdm name="rowBelow_addr_104"/></StgValue>
</operation>

<operation id="5690" st_id="309" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="8" op_0_bw="7">
<![CDATA[
:4437 %rowBelow_load_308 = load i7 %rowBelow_addr_104

]]></Node>
<StgValue><ssdm name="rowBelow_load_308"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="5691" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4411 %shl_ln25_101 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_306, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_101"/></StgValue>
</operation>

<operation id="5692" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="14" op_0_bw="12">
<![CDATA[
:4412 %zext_ln27_714 = zext i12 %shl_ln25_101

]]></Node>
<StgValue><ssdm name="zext_ln27_714"/></StgValue>
</operation>

<operation id="5693" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="9" op_0_bw="8">
<![CDATA[
:4418 %zext_ln27_717 = zext i8 %rowCenter_load_307

]]></Node>
<StgValue><ssdm name="zext_ln27_717"/></StgValue>
</operation>

<operation id="5694" st_id="310" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="8" op_0_bw="7">
<![CDATA[
:4420 %rowCenter_load_308 = load i7 %rowCenter_addr_104

]]></Node>
<StgValue><ssdm name="rowCenter_load_308"/></StgValue>
</operation>

<operation id="5695" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="9" op_0_bw="8">
<![CDATA[
:4421 %zext_ln27_718 = zext i8 %rowCenter_load_308

]]></Node>
<StgValue><ssdm name="zext_ln27_718"/></StgValue>
</operation>

<operation id="5696" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="10" op_0_bw="9">
<![CDATA[
:4423 %zext_ln27_719 = zext i9 %add_ln27_306

]]></Node>
<StgValue><ssdm name="zext_ln27_719"/></StgValue>
</operation>

<operation id="5697" st_id="310" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4424 %add_ln27_307 = add i9 %zext_ln27_717, i9 %zext_ln27_718

]]></Node>
<StgValue><ssdm name="add_ln27_307"/></StgValue>
</operation>

<operation id="5698" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="10" op_0_bw="9">
<![CDATA[
:4425 %zext_ln27_720 = zext i9 %add_ln27_307

]]></Node>
<StgValue><ssdm name="zext_ln27_720"/></StgValue>
</operation>

<operation id="5699" st_id="310" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4426 %sum_adjacent_102 = add i10 %zext_ln27_720, i10 %zext_ln27_719

]]></Node>
<StgValue><ssdm name="sum_adjacent_102"/></StgValue>
</operation>

<operation id="5700" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4427 %shl_ln28_101 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_102, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_101"/></StgValue>
</operation>

<operation id="5701" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="14" op_0_bw="13">
<![CDATA[
:4428 %zext_ln30_714 = zext i13 %shl_ln28_101

]]></Node>
<StgValue><ssdm name="zext_ln30_714"/></StgValue>
</operation>

<operation id="5702" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="9" op_0_bw="8">
<![CDATA[
:4430 %zext_ln30_715 = zext i8 %rowAbove_load_307

]]></Node>
<StgValue><ssdm name="zext_ln30_715"/></StgValue>
</operation>

<operation id="5703" st_id="310" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="8" op_0_bw="7">
<![CDATA[
:4432 %rowAbove_load_308 = load i7 %rowAbove_addr_104

]]></Node>
<StgValue><ssdm name="rowAbove_load_308"/></StgValue>
</operation>

<operation id="5704" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="9" op_0_bw="8">
<![CDATA[
:4433 %zext_ln30_716 = zext i8 %rowAbove_load_308

]]></Node>
<StgValue><ssdm name="zext_ln30_716"/></StgValue>
</operation>

<operation id="5705" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="9" op_0_bw="8">
<![CDATA[
:4435 %zext_ln30_717 = zext i8 %rowBelow_load_307

]]></Node>
<StgValue><ssdm name="zext_ln30_717"/></StgValue>
</operation>

<operation id="5706" st_id="310" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="8" op_0_bw="7">
<![CDATA[
:4437 %rowBelow_load_308 = load i7 %rowBelow_addr_104

]]></Node>
<StgValue><ssdm name="rowBelow_load_308"/></StgValue>
</operation>

<operation id="5707" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="9" op_0_bw="8">
<![CDATA[
:4438 %zext_ln30_718 = zext i8 %rowBelow_load_308

]]></Node>
<StgValue><ssdm name="zext_ln30_718"/></StgValue>
</operation>

<operation id="5708" st_id="310" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4439 %add_ln30_306 = add i9 %zext_ln30_716, i9 %zext_ln30_715

]]></Node>
<StgValue><ssdm name="add_ln30_306"/></StgValue>
</operation>

<operation id="5709" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="10" op_0_bw="9">
<![CDATA[
:4440 %zext_ln30_719 = zext i9 %add_ln30_306

]]></Node>
<StgValue><ssdm name="zext_ln30_719"/></StgValue>
</operation>

<operation id="5710" st_id="310" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4441 %add_ln30_307 = add i9 %zext_ln30_717, i9 %zext_ln30_718

]]></Node>
<StgValue><ssdm name="add_ln30_307"/></StgValue>
</operation>

<operation id="5711" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="10" op_0_bw="9">
<![CDATA[
:4442 %zext_ln30_720 = zext i9 %add_ln30_307

]]></Node>
<StgValue><ssdm name="zext_ln30_720"/></StgValue>
</operation>

<operation id="5712" st_id="310" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4443 %sum_diagonal_102 = add i10 %zext_ln30_720, i10 %zext_ln30_719

]]></Node>
<StgValue><ssdm name="sum_diagonal_102"/></StgValue>
</operation>

<operation id="5713" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4444 %shl_ln31_101 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_102, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_101"/></StgValue>
</operation>

<operation id="5714" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="13" op_0_bw="12">
<![CDATA[
:4445 %zext_ln34_204 = zext i12 %shl_ln31_101

]]></Node>
<StgValue><ssdm name="zext_ln34_204"/></StgValue>
</operation>

<operation id="5715" st_id="310" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4446 %add_ln34_322 = add i14 %zext_ln27_714, i14 %zext_ln30_714

]]></Node>
<StgValue><ssdm name="add_ln34_322"/></StgValue>
</operation>

<operation id="5716" st_id="310" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4447 %add_ln34_323 = add i13 %zext_ln34_204, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_323"/></StgValue>
</operation>

<operation id="5717" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="14" op_0_bw="13">
<![CDATA[
:4448 %zext_ln34_205 = zext i13 %add_ln34_323

]]></Node>
<StgValue><ssdm name="zext_ln34_205"/></StgValue>
</operation>

<operation id="5718" st_id="310" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4449 %add_ln34_102 = add i14 %zext_ln34_205, i14 %add_ln34_322

]]></Node>
<StgValue><ssdm name="add_ln34_102"/></StgValue>
</operation>

<operation id="5719" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4450 %trunc_ln35_101 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_102, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_101"/></StgValue>
</operation>

<operation id="5720" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4451 %outputRow_addr_102 = getelementptr i8 %outputRow, i64 0, i64 103

]]></Node>
<StgValue><ssdm name="outputRow_addr_102"/></StgValue>
</operation>

<operation id="5721" st_id="310" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4452 %store_ln35 = store i8 %trunc_ln35_101, i7 %outputRow_addr_102

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5722" st_id="310" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="8" op_0_bw="7">
<![CDATA[
:4453 %rowCenter_load_309 = load i7 %rowCenter_addr_104

]]></Node>
<StgValue><ssdm name="rowCenter_load_309"/></StgValue>
</operation>

<operation id="5723" st_id="310" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="8" op_0_bw="7">
<![CDATA[
:4456 %rowAbove_load_309 = load i7 %rowAbove_addr_104

]]></Node>
<StgValue><ssdm name="rowAbove_load_309"/></StgValue>
</operation>

<operation id="5724" st_id="310" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="8" op_0_bw="7">
<![CDATA[
:4458 %rowBelow_load_309 = load i7 %rowBelow_addr_104

]]></Node>
<StgValue><ssdm name="rowBelow_load_309"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="5725" st_id="311" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="8" op_0_bw="7">
<![CDATA[
:4453 %rowCenter_load_309 = load i7 %rowCenter_addr_104

]]></Node>
<StgValue><ssdm name="rowCenter_load_309"/></StgValue>
</operation>

<operation id="5726" st_id="311" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="8" op_0_bw="7">
<![CDATA[
:4456 %rowAbove_load_309 = load i7 %rowAbove_addr_104

]]></Node>
<StgValue><ssdm name="rowAbove_load_309"/></StgValue>
</operation>

<operation id="5727" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="9" op_0_bw="8">
<![CDATA[
:4457 %zext_ln27_722 = zext i8 %rowAbove_load_309

]]></Node>
<StgValue><ssdm name="zext_ln27_722"/></StgValue>
</operation>

<operation id="5728" st_id="311" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="8" op_0_bw="7">
<![CDATA[
:4458 %rowBelow_load_309 = load i7 %rowBelow_addr_104

]]></Node>
<StgValue><ssdm name="rowBelow_load_309"/></StgValue>
</operation>

<operation id="5729" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="9" op_0_bw="8">
<![CDATA[
:4459 %zext_ln27_723 = zext i8 %rowBelow_load_309

]]></Node>
<StgValue><ssdm name="zext_ln27_723"/></StgValue>
</operation>

<operation id="5730" st_id="311" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="8" op_0_bw="7">
<![CDATA[
:4460 %rowCenter_load_310 = load i7 %rowCenter_addr_103

]]></Node>
<StgValue><ssdm name="rowCenter_load_310"/></StgValue>
</operation>

<operation id="5731" st_id="311" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4465 %add_ln27_309 = add i9 %zext_ln27_723, i9 %zext_ln27_722

]]></Node>
<StgValue><ssdm name="add_ln27_309"/></StgValue>
</operation>

<operation id="5732" st_id="311" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="8" op_0_bw="7">
<![CDATA[
:4472 %rowAbove_load_310 = load i7 %rowAbove_addr_103

]]></Node>
<StgValue><ssdm name="rowAbove_load_310"/></StgValue>
</operation>

<operation id="5733" st_id="311" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="8" op_0_bw="7">
<![CDATA[
:4477 %rowBelow_load_310 = load i7 %rowBelow_addr_103

]]></Node>
<StgValue><ssdm name="rowBelow_load_310"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="5734" st_id="312" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="8" op_0_bw="7">
<![CDATA[
:4460 %rowCenter_load_310 = load i7 %rowCenter_addr_103

]]></Node>
<StgValue><ssdm name="rowCenter_load_310"/></StgValue>
</operation>

<operation id="5735" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4462 %rowCenter_addr_105 = getelementptr i8 %rowCenter, i64 0, i64 105

]]></Node>
<StgValue><ssdm name="rowCenter_addr_105"/></StgValue>
</operation>

<operation id="5736" st_id="312" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="8" op_0_bw="7">
<![CDATA[
:4463 %rowCenter_load_311 = load i7 %rowCenter_addr_105

]]></Node>
<StgValue><ssdm name="rowCenter_load_311"/></StgValue>
</operation>

<operation id="5737" st_id="312" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="8" op_0_bw="7">
<![CDATA[
:4472 %rowAbove_load_310 = load i7 %rowAbove_addr_103

]]></Node>
<StgValue><ssdm name="rowAbove_load_310"/></StgValue>
</operation>

<operation id="5738" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4474 %rowAbove_addr_105 = getelementptr i8 %rowAbove, i64 0, i64 105

]]></Node>
<StgValue><ssdm name="rowAbove_addr_105"/></StgValue>
</operation>

<operation id="5739" st_id="312" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="8" op_0_bw="7">
<![CDATA[
:4475 %rowAbove_load_311 = load i7 %rowAbove_addr_105

]]></Node>
<StgValue><ssdm name="rowAbove_load_311"/></StgValue>
</operation>

<operation id="5740" st_id="312" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="8" op_0_bw="7">
<![CDATA[
:4477 %rowBelow_load_310 = load i7 %rowBelow_addr_103

]]></Node>
<StgValue><ssdm name="rowBelow_load_310"/></StgValue>
</operation>

<operation id="5741" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4479 %rowBelow_addr_105 = getelementptr i8 %rowBelow, i64 0, i64 105

]]></Node>
<StgValue><ssdm name="rowBelow_addr_105"/></StgValue>
</operation>

<operation id="5742" st_id="312" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="8" op_0_bw="7">
<![CDATA[
:4480 %rowBelow_load_311 = load i7 %rowBelow_addr_105

]]></Node>
<StgValue><ssdm name="rowBelow_load_311"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="5743" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4454 %shl_ln25_102 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_309, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_102"/></StgValue>
</operation>

<operation id="5744" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="14" op_0_bw="12">
<![CDATA[
:4455 %zext_ln27_721 = zext i12 %shl_ln25_102

]]></Node>
<StgValue><ssdm name="zext_ln27_721"/></StgValue>
</operation>

<operation id="5745" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="9" op_0_bw="8">
<![CDATA[
:4461 %zext_ln27_724 = zext i8 %rowCenter_load_310

]]></Node>
<StgValue><ssdm name="zext_ln27_724"/></StgValue>
</operation>

<operation id="5746" st_id="313" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="8" op_0_bw="7">
<![CDATA[
:4463 %rowCenter_load_311 = load i7 %rowCenter_addr_105

]]></Node>
<StgValue><ssdm name="rowCenter_load_311"/></StgValue>
</operation>

<operation id="5747" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="9" op_0_bw="8">
<![CDATA[
:4464 %zext_ln27_725 = zext i8 %rowCenter_load_311

]]></Node>
<StgValue><ssdm name="zext_ln27_725"/></StgValue>
</operation>

<operation id="5748" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="10" op_0_bw="9">
<![CDATA[
:4466 %zext_ln27_726 = zext i9 %add_ln27_309

]]></Node>
<StgValue><ssdm name="zext_ln27_726"/></StgValue>
</operation>

<operation id="5749" st_id="313" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4467 %add_ln27_310 = add i9 %zext_ln27_724, i9 %zext_ln27_725

]]></Node>
<StgValue><ssdm name="add_ln27_310"/></StgValue>
</operation>

<operation id="5750" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="10" op_0_bw="9">
<![CDATA[
:4468 %zext_ln27_727 = zext i9 %add_ln27_310

]]></Node>
<StgValue><ssdm name="zext_ln27_727"/></StgValue>
</operation>

<operation id="5751" st_id="313" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4469 %sum_adjacent_103 = add i10 %zext_ln27_727, i10 %zext_ln27_726

]]></Node>
<StgValue><ssdm name="sum_adjacent_103"/></StgValue>
</operation>

<operation id="5752" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4470 %shl_ln28_102 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_103, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_102"/></StgValue>
</operation>

<operation id="5753" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="14" op_0_bw="13">
<![CDATA[
:4471 %zext_ln30_721 = zext i13 %shl_ln28_102

]]></Node>
<StgValue><ssdm name="zext_ln30_721"/></StgValue>
</operation>

<operation id="5754" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="9" op_0_bw="8">
<![CDATA[
:4473 %zext_ln30_722 = zext i8 %rowAbove_load_310

]]></Node>
<StgValue><ssdm name="zext_ln30_722"/></StgValue>
</operation>

<operation id="5755" st_id="313" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="8" op_0_bw="7">
<![CDATA[
:4475 %rowAbove_load_311 = load i7 %rowAbove_addr_105

]]></Node>
<StgValue><ssdm name="rowAbove_load_311"/></StgValue>
</operation>

<operation id="5756" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="9" op_0_bw="8">
<![CDATA[
:4476 %zext_ln30_723 = zext i8 %rowAbove_load_311

]]></Node>
<StgValue><ssdm name="zext_ln30_723"/></StgValue>
</operation>

<operation id="5757" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="9" op_0_bw="8">
<![CDATA[
:4478 %zext_ln30_724 = zext i8 %rowBelow_load_310

]]></Node>
<StgValue><ssdm name="zext_ln30_724"/></StgValue>
</operation>

<operation id="5758" st_id="313" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="8" op_0_bw="7">
<![CDATA[
:4480 %rowBelow_load_311 = load i7 %rowBelow_addr_105

]]></Node>
<StgValue><ssdm name="rowBelow_load_311"/></StgValue>
</operation>

<operation id="5759" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="9" op_0_bw="8">
<![CDATA[
:4481 %zext_ln30_725 = zext i8 %rowBelow_load_311

]]></Node>
<StgValue><ssdm name="zext_ln30_725"/></StgValue>
</operation>

<operation id="5760" st_id="313" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4482 %add_ln30_309 = add i9 %zext_ln30_723, i9 %zext_ln30_722

]]></Node>
<StgValue><ssdm name="add_ln30_309"/></StgValue>
</operation>

<operation id="5761" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="10" op_0_bw="9">
<![CDATA[
:4483 %zext_ln30_726 = zext i9 %add_ln30_309

]]></Node>
<StgValue><ssdm name="zext_ln30_726"/></StgValue>
</operation>

<operation id="5762" st_id="313" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4484 %add_ln30_310 = add i9 %zext_ln30_724, i9 %zext_ln30_725

]]></Node>
<StgValue><ssdm name="add_ln30_310"/></StgValue>
</operation>

<operation id="5763" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="10" op_0_bw="9">
<![CDATA[
:4485 %zext_ln30_727 = zext i9 %add_ln30_310

]]></Node>
<StgValue><ssdm name="zext_ln30_727"/></StgValue>
</operation>

<operation id="5764" st_id="313" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4486 %sum_diagonal_103 = add i10 %zext_ln30_727, i10 %zext_ln30_726

]]></Node>
<StgValue><ssdm name="sum_diagonal_103"/></StgValue>
</operation>

<operation id="5765" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4487 %shl_ln31_102 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_103, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_102"/></StgValue>
</operation>

<operation id="5766" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="13" op_0_bw="12">
<![CDATA[
:4488 %zext_ln34_206 = zext i12 %shl_ln31_102

]]></Node>
<StgValue><ssdm name="zext_ln34_206"/></StgValue>
</operation>

<operation id="5767" st_id="313" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4489 %add_ln34_324 = add i14 %zext_ln27_721, i14 %zext_ln30_721

]]></Node>
<StgValue><ssdm name="add_ln34_324"/></StgValue>
</operation>

<operation id="5768" st_id="313" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4490 %add_ln34_325 = add i13 %zext_ln34_206, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_325"/></StgValue>
</operation>

<operation id="5769" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="14" op_0_bw="13">
<![CDATA[
:4491 %zext_ln34_207 = zext i13 %add_ln34_325

]]></Node>
<StgValue><ssdm name="zext_ln34_207"/></StgValue>
</operation>

<operation id="5770" st_id="313" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4492 %add_ln34_103 = add i14 %zext_ln34_207, i14 %add_ln34_324

]]></Node>
<StgValue><ssdm name="add_ln34_103"/></StgValue>
</operation>

<operation id="5771" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4493 %trunc_ln35_102 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_103, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_102"/></StgValue>
</operation>

<operation id="5772" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4494 %outputRow_addr_103 = getelementptr i8 %outputRow, i64 0, i64 104

]]></Node>
<StgValue><ssdm name="outputRow_addr_103"/></StgValue>
</operation>

<operation id="5773" st_id="313" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4495 %store_ln35 = store i8 %trunc_ln35_102, i7 %outputRow_addr_103

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5774" st_id="313" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="8" op_0_bw="7">
<![CDATA[
:4496 %rowCenter_load_312 = load i7 %rowCenter_addr_105

]]></Node>
<StgValue><ssdm name="rowCenter_load_312"/></StgValue>
</operation>

<operation id="5775" st_id="313" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="8" op_0_bw="7">
<![CDATA[
:4499 %rowAbove_load_312 = load i7 %rowAbove_addr_105

]]></Node>
<StgValue><ssdm name="rowAbove_load_312"/></StgValue>
</operation>

<operation id="5776" st_id="313" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="8" op_0_bw="7">
<![CDATA[
:4501 %rowBelow_load_312 = load i7 %rowBelow_addr_105

]]></Node>
<StgValue><ssdm name="rowBelow_load_312"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="5777" st_id="314" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="8" op_0_bw="7">
<![CDATA[
:4496 %rowCenter_load_312 = load i7 %rowCenter_addr_105

]]></Node>
<StgValue><ssdm name="rowCenter_load_312"/></StgValue>
</operation>

<operation id="5778" st_id="314" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="8" op_0_bw="7">
<![CDATA[
:4499 %rowAbove_load_312 = load i7 %rowAbove_addr_105

]]></Node>
<StgValue><ssdm name="rowAbove_load_312"/></StgValue>
</operation>

<operation id="5779" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="9" op_0_bw="8">
<![CDATA[
:4500 %zext_ln27_729 = zext i8 %rowAbove_load_312

]]></Node>
<StgValue><ssdm name="zext_ln27_729"/></StgValue>
</operation>

<operation id="5780" st_id="314" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="8" op_0_bw="7">
<![CDATA[
:4501 %rowBelow_load_312 = load i7 %rowBelow_addr_105

]]></Node>
<StgValue><ssdm name="rowBelow_load_312"/></StgValue>
</operation>

<operation id="5781" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="9" op_0_bw="8">
<![CDATA[
:4502 %zext_ln27_730 = zext i8 %rowBelow_load_312

]]></Node>
<StgValue><ssdm name="zext_ln27_730"/></StgValue>
</operation>

<operation id="5782" st_id="314" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="8" op_0_bw="7">
<![CDATA[
:4503 %rowCenter_load_313 = load i7 %rowCenter_addr_104

]]></Node>
<StgValue><ssdm name="rowCenter_load_313"/></StgValue>
</operation>

<operation id="5783" st_id="314" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4508 %add_ln27_312 = add i9 %zext_ln27_730, i9 %zext_ln27_729

]]></Node>
<StgValue><ssdm name="add_ln27_312"/></StgValue>
</operation>

<operation id="5784" st_id="314" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="8" op_0_bw="7">
<![CDATA[
:4515 %rowAbove_load_313 = load i7 %rowAbove_addr_104

]]></Node>
<StgValue><ssdm name="rowAbove_load_313"/></StgValue>
</operation>

<operation id="5785" st_id="314" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="8" op_0_bw="7">
<![CDATA[
:4520 %rowBelow_load_313 = load i7 %rowBelow_addr_104

]]></Node>
<StgValue><ssdm name="rowBelow_load_313"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="5786" st_id="315" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="8" op_0_bw="7">
<![CDATA[
:4503 %rowCenter_load_313 = load i7 %rowCenter_addr_104

]]></Node>
<StgValue><ssdm name="rowCenter_load_313"/></StgValue>
</operation>

<operation id="5787" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4505 %rowCenter_addr_106 = getelementptr i8 %rowCenter, i64 0, i64 106

]]></Node>
<StgValue><ssdm name="rowCenter_addr_106"/></StgValue>
</operation>

<operation id="5788" st_id="315" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="8" op_0_bw="7">
<![CDATA[
:4506 %rowCenter_load_314 = load i7 %rowCenter_addr_106

]]></Node>
<StgValue><ssdm name="rowCenter_load_314"/></StgValue>
</operation>

<operation id="5789" st_id="315" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="8" op_0_bw="7">
<![CDATA[
:4515 %rowAbove_load_313 = load i7 %rowAbove_addr_104

]]></Node>
<StgValue><ssdm name="rowAbove_load_313"/></StgValue>
</operation>

<operation id="5790" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4517 %rowAbove_addr_106 = getelementptr i8 %rowAbove, i64 0, i64 106

]]></Node>
<StgValue><ssdm name="rowAbove_addr_106"/></StgValue>
</operation>

<operation id="5791" st_id="315" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="8" op_0_bw="7">
<![CDATA[
:4518 %rowAbove_load_314 = load i7 %rowAbove_addr_106

]]></Node>
<StgValue><ssdm name="rowAbove_load_314"/></StgValue>
</operation>

<operation id="5792" st_id="315" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="8" op_0_bw="7">
<![CDATA[
:4520 %rowBelow_load_313 = load i7 %rowBelow_addr_104

]]></Node>
<StgValue><ssdm name="rowBelow_load_313"/></StgValue>
</operation>

<operation id="5793" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4522 %rowBelow_addr_106 = getelementptr i8 %rowBelow, i64 0, i64 106

]]></Node>
<StgValue><ssdm name="rowBelow_addr_106"/></StgValue>
</operation>

<operation id="5794" st_id="315" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="8" op_0_bw="7">
<![CDATA[
:4523 %rowBelow_load_314 = load i7 %rowBelow_addr_106

]]></Node>
<StgValue><ssdm name="rowBelow_load_314"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="5795" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4497 %shl_ln25_103 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_312, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_103"/></StgValue>
</operation>

<operation id="5796" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="14" op_0_bw="12">
<![CDATA[
:4498 %zext_ln27_728 = zext i12 %shl_ln25_103

]]></Node>
<StgValue><ssdm name="zext_ln27_728"/></StgValue>
</operation>

<operation id="5797" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="9" op_0_bw="8">
<![CDATA[
:4504 %zext_ln27_731 = zext i8 %rowCenter_load_313

]]></Node>
<StgValue><ssdm name="zext_ln27_731"/></StgValue>
</operation>

<operation id="5798" st_id="316" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="8" op_0_bw="7">
<![CDATA[
:4506 %rowCenter_load_314 = load i7 %rowCenter_addr_106

]]></Node>
<StgValue><ssdm name="rowCenter_load_314"/></StgValue>
</operation>

<operation id="5799" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="9" op_0_bw="8">
<![CDATA[
:4507 %zext_ln27_732 = zext i8 %rowCenter_load_314

]]></Node>
<StgValue><ssdm name="zext_ln27_732"/></StgValue>
</operation>

<operation id="5800" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="10" op_0_bw="9">
<![CDATA[
:4509 %zext_ln27_733 = zext i9 %add_ln27_312

]]></Node>
<StgValue><ssdm name="zext_ln27_733"/></StgValue>
</operation>

<operation id="5801" st_id="316" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4510 %add_ln27_313 = add i9 %zext_ln27_731, i9 %zext_ln27_732

]]></Node>
<StgValue><ssdm name="add_ln27_313"/></StgValue>
</operation>

<operation id="5802" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="10" op_0_bw="9">
<![CDATA[
:4511 %zext_ln27_734 = zext i9 %add_ln27_313

]]></Node>
<StgValue><ssdm name="zext_ln27_734"/></StgValue>
</operation>

<operation id="5803" st_id="316" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4512 %sum_adjacent_104 = add i10 %zext_ln27_734, i10 %zext_ln27_733

]]></Node>
<StgValue><ssdm name="sum_adjacent_104"/></StgValue>
</operation>

<operation id="5804" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4513 %shl_ln28_103 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_104, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_103"/></StgValue>
</operation>

<operation id="5805" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="14" op_0_bw="13">
<![CDATA[
:4514 %zext_ln30_728 = zext i13 %shl_ln28_103

]]></Node>
<StgValue><ssdm name="zext_ln30_728"/></StgValue>
</operation>

<operation id="5806" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="9" op_0_bw="8">
<![CDATA[
:4516 %zext_ln30_729 = zext i8 %rowAbove_load_313

]]></Node>
<StgValue><ssdm name="zext_ln30_729"/></StgValue>
</operation>

<operation id="5807" st_id="316" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="8" op_0_bw="7">
<![CDATA[
:4518 %rowAbove_load_314 = load i7 %rowAbove_addr_106

]]></Node>
<StgValue><ssdm name="rowAbove_load_314"/></StgValue>
</operation>

<operation id="5808" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="9" op_0_bw="8">
<![CDATA[
:4519 %zext_ln30_730 = zext i8 %rowAbove_load_314

]]></Node>
<StgValue><ssdm name="zext_ln30_730"/></StgValue>
</operation>

<operation id="5809" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="9" op_0_bw="8">
<![CDATA[
:4521 %zext_ln30_731 = zext i8 %rowBelow_load_313

]]></Node>
<StgValue><ssdm name="zext_ln30_731"/></StgValue>
</operation>

<operation id="5810" st_id="316" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="8" op_0_bw="7">
<![CDATA[
:4523 %rowBelow_load_314 = load i7 %rowBelow_addr_106

]]></Node>
<StgValue><ssdm name="rowBelow_load_314"/></StgValue>
</operation>

<operation id="5811" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="9" op_0_bw="8">
<![CDATA[
:4524 %zext_ln30_732 = zext i8 %rowBelow_load_314

]]></Node>
<StgValue><ssdm name="zext_ln30_732"/></StgValue>
</operation>

<operation id="5812" st_id="316" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4525 %add_ln30_312 = add i9 %zext_ln30_730, i9 %zext_ln30_729

]]></Node>
<StgValue><ssdm name="add_ln30_312"/></StgValue>
</operation>

<operation id="5813" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="10" op_0_bw="9">
<![CDATA[
:4526 %zext_ln30_733 = zext i9 %add_ln30_312

]]></Node>
<StgValue><ssdm name="zext_ln30_733"/></StgValue>
</operation>

<operation id="5814" st_id="316" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4527 %add_ln30_313 = add i9 %zext_ln30_731, i9 %zext_ln30_732

]]></Node>
<StgValue><ssdm name="add_ln30_313"/></StgValue>
</operation>

<operation id="5815" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="10" op_0_bw="9">
<![CDATA[
:4528 %zext_ln30_734 = zext i9 %add_ln30_313

]]></Node>
<StgValue><ssdm name="zext_ln30_734"/></StgValue>
</operation>

<operation id="5816" st_id="316" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4529 %sum_diagonal_104 = add i10 %zext_ln30_734, i10 %zext_ln30_733

]]></Node>
<StgValue><ssdm name="sum_diagonal_104"/></StgValue>
</operation>

<operation id="5817" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4530 %shl_ln31_103 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_104, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_103"/></StgValue>
</operation>

<operation id="5818" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="13" op_0_bw="12">
<![CDATA[
:4531 %zext_ln34_208 = zext i12 %shl_ln31_103

]]></Node>
<StgValue><ssdm name="zext_ln34_208"/></StgValue>
</operation>

<operation id="5819" st_id="316" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4532 %add_ln34_326 = add i14 %zext_ln27_728, i14 %zext_ln30_728

]]></Node>
<StgValue><ssdm name="add_ln34_326"/></StgValue>
</operation>

<operation id="5820" st_id="316" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4533 %add_ln34_327 = add i13 %zext_ln34_208, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_327"/></StgValue>
</operation>

<operation id="5821" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="14" op_0_bw="13">
<![CDATA[
:4534 %zext_ln34_209 = zext i13 %add_ln34_327

]]></Node>
<StgValue><ssdm name="zext_ln34_209"/></StgValue>
</operation>

<operation id="5822" st_id="316" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4535 %add_ln34_104 = add i14 %zext_ln34_209, i14 %add_ln34_326

]]></Node>
<StgValue><ssdm name="add_ln34_104"/></StgValue>
</operation>

<operation id="5823" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4536 %trunc_ln35_103 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_104, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_103"/></StgValue>
</operation>

<operation id="5824" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4537 %outputRow_addr_104 = getelementptr i8 %outputRow, i64 0, i64 105

]]></Node>
<StgValue><ssdm name="outputRow_addr_104"/></StgValue>
</operation>

<operation id="5825" st_id="316" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4538 %store_ln35 = store i8 %trunc_ln35_103, i7 %outputRow_addr_104

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5826" st_id="316" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="8" op_0_bw="7">
<![CDATA[
:4539 %rowCenter_load_315 = load i7 %rowCenter_addr_106

]]></Node>
<StgValue><ssdm name="rowCenter_load_315"/></StgValue>
</operation>

<operation id="5827" st_id="316" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="8" op_0_bw="7">
<![CDATA[
:4542 %rowAbove_load_315 = load i7 %rowAbove_addr_106

]]></Node>
<StgValue><ssdm name="rowAbove_load_315"/></StgValue>
</operation>

<operation id="5828" st_id="316" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="8" op_0_bw="7">
<![CDATA[
:4544 %rowBelow_load_315 = load i7 %rowBelow_addr_106

]]></Node>
<StgValue><ssdm name="rowBelow_load_315"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="5829" st_id="317" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="8" op_0_bw="7">
<![CDATA[
:4539 %rowCenter_load_315 = load i7 %rowCenter_addr_106

]]></Node>
<StgValue><ssdm name="rowCenter_load_315"/></StgValue>
</operation>

<operation id="5830" st_id="317" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="8" op_0_bw="7">
<![CDATA[
:4542 %rowAbove_load_315 = load i7 %rowAbove_addr_106

]]></Node>
<StgValue><ssdm name="rowAbove_load_315"/></StgValue>
</operation>

<operation id="5831" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="9" op_0_bw="8">
<![CDATA[
:4543 %zext_ln27_736 = zext i8 %rowAbove_load_315

]]></Node>
<StgValue><ssdm name="zext_ln27_736"/></StgValue>
</operation>

<operation id="5832" st_id="317" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="8" op_0_bw="7">
<![CDATA[
:4544 %rowBelow_load_315 = load i7 %rowBelow_addr_106

]]></Node>
<StgValue><ssdm name="rowBelow_load_315"/></StgValue>
</operation>

<operation id="5833" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="9" op_0_bw="8">
<![CDATA[
:4545 %zext_ln27_737 = zext i8 %rowBelow_load_315

]]></Node>
<StgValue><ssdm name="zext_ln27_737"/></StgValue>
</operation>

<operation id="5834" st_id="317" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="8" op_0_bw="7">
<![CDATA[
:4546 %rowCenter_load_316 = load i7 %rowCenter_addr_105

]]></Node>
<StgValue><ssdm name="rowCenter_load_316"/></StgValue>
</operation>

<operation id="5835" st_id="317" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4551 %add_ln27_315 = add i9 %zext_ln27_737, i9 %zext_ln27_736

]]></Node>
<StgValue><ssdm name="add_ln27_315"/></StgValue>
</operation>

<operation id="5836" st_id="317" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="8" op_0_bw="7">
<![CDATA[
:4558 %rowAbove_load_316 = load i7 %rowAbove_addr_105

]]></Node>
<StgValue><ssdm name="rowAbove_load_316"/></StgValue>
</operation>

<operation id="5837" st_id="317" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="8" op_0_bw="7">
<![CDATA[
:4563 %rowBelow_load_316 = load i7 %rowBelow_addr_105

]]></Node>
<StgValue><ssdm name="rowBelow_load_316"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="5838" st_id="318" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="8" op_0_bw="7">
<![CDATA[
:4546 %rowCenter_load_316 = load i7 %rowCenter_addr_105

]]></Node>
<StgValue><ssdm name="rowCenter_load_316"/></StgValue>
</operation>

<operation id="5839" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4548 %rowCenter_addr_107 = getelementptr i8 %rowCenter, i64 0, i64 107

]]></Node>
<StgValue><ssdm name="rowCenter_addr_107"/></StgValue>
</operation>

<operation id="5840" st_id="318" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="8" op_0_bw="7">
<![CDATA[
:4549 %rowCenter_load_317 = load i7 %rowCenter_addr_107

]]></Node>
<StgValue><ssdm name="rowCenter_load_317"/></StgValue>
</operation>

<operation id="5841" st_id="318" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="8" op_0_bw="7">
<![CDATA[
:4558 %rowAbove_load_316 = load i7 %rowAbove_addr_105

]]></Node>
<StgValue><ssdm name="rowAbove_load_316"/></StgValue>
</operation>

<operation id="5842" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4560 %rowAbove_addr_107 = getelementptr i8 %rowAbove, i64 0, i64 107

]]></Node>
<StgValue><ssdm name="rowAbove_addr_107"/></StgValue>
</operation>

<operation id="5843" st_id="318" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="8" op_0_bw="7">
<![CDATA[
:4561 %rowAbove_load_317 = load i7 %rowAbove_addr_107

]]></Node>
<StgValue><ssdm name="rowAbove_load_317"/></StgValue>
</operation>

<operation id="5844" st_id="318" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="8" op_0_bw="7">
<![CDATA[
:4563 %rowBelow_load_316 = load i7 %rowBelow_addr_105

]]></Node>
<StgValue><ssdm name="rowBelow_load_316"/></StgValue>
</operation>

<operation id="5845" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4565 %rowBelow_addr_107 = getelementptr i8 %rowBelow, i64 0, i64 107

]]></Node>
<StgValue><ssdm name="rowBelow_addr_107"/></StgValue>
</operation>

<operation id="5846" st_id="318" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="8" op_0_bw="7">
<![CDATA[
:4566 %rowBelow_load_317 = load i7 %rowBelow_addr_107

]]></Node>
<StgValue><ssdm name="rowBelow_load_317"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="5847" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4540 %shl_ln25_104 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_315, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_104"/></StgValue>
</operation>

<operation id="5848" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="14" op_0_bw="12">
<![CDATA[
:4541 %zext_ln27_735 = zext i12 %shl_ln25_104

]]></Node>
<StgValue><ssdm name="zext_ln27_735"/></StgValue>
</operation>

<operation id="5849" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="9" op_0_bw="8">
<![CDATA[
:4547 %zext_ln27_738 = zext i8 %rowCenter_load_316

]]></Node>
<StgValue><ssdm name="zext_ln27_738"/></StgValue>
</operation>

<operation id="5850" st_id="319" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="8" op_0_bw="7">
<![CDATA[
:4549 %rowCenter_load_317 = load i7 %rowCenter_addr_107

]]></Node>
<StgValue><ssdm name="rowCenter_load_317"/></StgValue>
</operation>

<operation id="5851" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="9" op_0_bw="8">
<![CDATA[
:4550 %zext_ln27_739 = zext i8 %rowCenter_load_317

]]></Node>
<StgValue><ssdm name="zext_ln27_739"/></StgValue>
</operation>

<operation id="5852" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="10" op_0_bw="9">
<![CDATA[
:4552 %zext_ln27_740 = zext i9 %add_ln27_315

]]></Node>
<StgValue><ssdm name="zext_ln27_740"/></StgValue>
</operation>

<operation id="5853" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4553 %add_ln27_316 = add i9 %zext_ln27_738, i9 %zext_ln27_739

]]></Node>
<StgValue><ssdm name="add_ln27_316"/></StgValue>
</operation>

<operation id="5854" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="10" op_0_bw="9">
<![CDATA[
:4554 %zext_ln27_741 = zext i9 %add_ln27_316

]]></Node>
<StgValue><ssdm name="zext_ln27_741"/></StgValue>
</operation>

<operation id="5855" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4555 %sum_adjacent_105 = add i10 %zext_ln27_741, i10 %zext_ln27_740

]]></Node>
<StgValue><ssdm name="sum_adjacent_105"/></StgValue>
</operation>

<operation id="5856" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4556 %shl_ln28_104 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_105, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_104"/></StgValue>
</operation>

<operation id="5857" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="14" op_0_bw="13">
<![CDATA[
:4557 %zext_ln30_735 = zext i13 %shl_ln28_104

]]></Node>
<StgValue><ssdm name="zext_ln30_735"/></StgValue>
</operation>

<operation id="5858" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="9" op_0_bw="8">
<![CDATA[
:4559 %zext_ln30_736 = zext i8 %rowAbove_load_316

]]></Node>
<StgValue><ssdm name="zext_ln30_736"/></StgValue>
</operation>

<operation id="5859" st_id="319" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="8" op_0_bw="7">
<![CDATA[
:4561 %rowAbove_load_317 = load i7 %rowAbove_addr_107

]]></Node>
<StgValue><ssdm name="rowAbove_load_317"/></StgValue>
</operation>

<operation id="5860" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="9" op_0_bw="8">
<![CDATA[
:4562 %zext_ln30_737 = zext i8 %rowAbove_load_317

]]></Node>
<StgValue><ssdm name="zext_ln30_737"/></StgValue>
</operation>

<operation id="5861" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="9" op_0_bw="8">
<![CDATA[
:4564 %zext_ln30_738 = zext i8 %rowBelow_load_316

]]></Node>
<StgValue><ssdm name="zext_ln30_738"/></StgValue>
</operation>

<operation id="5862" st_id="319" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="8" op_0_bw="7">
<![CDATA[
:4566 %rowBelow_load_317 = load i7 %rowBelow_addr_107

]]></Node>
<StgValue><ssdm name="rowBelow_load_317"/></StgValue>
</operation>

<operation id="5863" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="9" op_0_bw="8">
<![CDATA[
:4567 %zext_ln30_739 = zext i8 %rowBelow_load_317

]]></Node>
<StgValue><ssdm name="zext_ln30_739"/></StgValue>
</operation>

<operation id="5864" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4568 %add_ln30_315 = add i9 %zext_ln30_737, i9 %zext_ln30_736

]]></Node>
<StgValue><ssdm name="add_ln30_315"/></StgValue>
</operation>

<operation id="5865" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="10" op_0_bw="9">
<![CDATA[
:4569 %zext_ln30_740 = zext i9 %add_ln30_315

]]></Node>
<StgValue><ssdm name="zext_ln30_740"/></StgValue>
</operation>

<operation id="5866" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4570 %add_ln30_316 = add i9 %zext_ln30_738, i9 %zext_ln30_739

]]></Node>
<StgValue><ssdm name="add_ln30_316"/></StgValue>
</operation>

<operation id="5867" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="10" op_0_bw="9">
<![CDATA[
:4571 %zext_ln30_741 = zext i9 %add_ln30_316

]]></Node>
<StgValue><ssdm name="zext_ln30_741"/></StgValue>
</operation>

<operation id="5868" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4572 %sum_diagonal_105 = add i10 %zext_ln30_741, i10 %zext_ln30_740

]]></Node>
<StgValue><ssdm name="sum_diagonal_105"/></StgValue>
</operation>

<operation id="5869" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4573 %shl_ln31_104 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_105, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_104"/></StgValue>
</operation>

<operation id="5870" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="13" op_0_bw="12">
<![CDATA[
:4574 %zext_ln34_210 = zext i12 %shl_ln31_104

]]></Node>
<StgValue><ssdm name="zext_ln34_210"/></StgValue>
</operation>

<operation id="5871" st_id="319" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4575 %add_ln34_328 = add i14 %zext_ln27_735, i14 %zext_ln30_735

]]></Node>
<StgValue><ssdm name="add_ln34_328"/></StgValue>
</operation>

<operation id="5872" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4576 %add_ln34_329 = add i13 %zext_ln34_210, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_329"/></StgValue>
</operation>

<operation id="5873" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="14" op_0_bw="13">
<![CDATA[
:4577 %zext_ln34_211 = zext i13 %add_ln34_329

]]></Node>
<StgValue><ssdm name="zext_ln34_211"/></StgValue>
</operation>

<operation id="5874" st_id="319" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4578 %add_ln34_105 = add i14 %zext_ln34_211, i14 %add_ln34_328

]]></Node>
<StgValue><ssdm name="add_ln34_105"/></StgValue>
</operation>

<operation id="5875" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4579 %trunc_ln35_104 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_105, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_104"/></StgValue>
</operation>

<operation id="5876" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4580 %outputRow_addr_105 = getelementptr i8 %outputRow, i64 0, i64 106

]]></Node>
<StgValue><ssdm name="outputRow_addr_105"/></StgValue>
</operation>

<operation id="5877" st_id="319" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4581 %store_ln35 = store i8 %trunc_ln35_104, i7 %outputRow_addr_105

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5878" st_id="319" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="8" op_0_bw="7">
<![CDATA[
:4582 %rowCenter_load_318 = load i7 %rowCenter_addr_107

]]></Node>
<StgValue><ssdm name="rowCenter_load_318"/></StgValue>
</operation>

<operation id="5879" st_id="319" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="8" op_0_bw="7">
<![CDATA[
:4585 %rowAbove_load_318 = load i7 %rowAbove_addr_107

]]></Node>
<StgValue><ssdm name="rowAbove_load_318"/></StgValue>
</operation>

<operation id="5880" st_id="319" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="8" op_0_bw="7">
<![CDATA[
:4587 %rowBelow_load_318 = load i7 %rowBelow_addr_107

]]></Node>
<StgValue><ssdm name="rowBelow_load_318"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="5881" st_id="320" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="8" op_0_bw="7">
<![CDATA[
:4582 %rowCenter_load_318 = load i7 %rowCenter_addr_107

]]></Node>
<StgValue><ssdm name="rowCenter_load_318"/></StgValue>
</operation>

<operation id="5882" st_id="320" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="8" op_0_bw="7">
<![CDATA[
:4585 %rowAbove_load_318 = load i7 %rowAbove_addr_107

]]></Node>
<StgValue><ssdm name="rowAbove_load_318"/></StgValue>
</operation>

<operation id="5883" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="9" op_0_bw="8">
<![CDATA[
:4586 %zext_ln27_743 = zext i8 %rowAbove_load_318

]]></Node>
<StgValue><ssdm name="zext_ln27_743"/></StgValue>
</operation>

<operation id="5884" st_id="320" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="8" op_0_bw="7">
<![CDATA[
:4587 %rowBelow_load_318 = load i7 %rowBelow_addr_107

]]></Node>
<StgValue><ssdm name="rowBelow_load_318"/></StgValue>
</operation>

<operation id="5885" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="9" op_0_bw="8">
<![CDATA[
:4588 %zext_ln27_744 = zext i8 %rowBelow_load_318

]]></Node>
<StgValue><ssdm name="zext_ln27_744"/></StgValue>
</operation>

<operation id="5886" st_id="320" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="8" op_0_bw="7">
<![CDATA[
:4589 %rowCenter_load_319 = load i7 %rowCenter_addr_106

]]></Node>
<StgValue><ssdm name="rowCenter_load_319"/></StgValue>
</operation>

<operation id="5887" st_id="320" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4594 %add_ln27_318 = add i9 %zext_ln27_744, i9 %zext_ln27_743

]]></Node>
<StgValue><ssdm name="add_ln27_318"/></StgValue>
</operation>

<operation id="5888" st_id="320" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="8" op_0_bw="7">
<![CDATA[
:4601 %rowAbove_load_319 = load i7 %rowAbove_addr_106

]]></Node>
<StgValue><ssdm name="rowAbove_load_319"/></StgValue>
</operation>

<operation id="5889" st_id="320" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="8" op_0_bw="7">
<![CDATA[
:4606 %rowBelow_load_319 = load i7 %rowBelow_addr_106

]]></Node>
<StgValue><ssdm name="rowBelow_load_319"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="5890" st_id="321" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="8" op_0_bw="7">
<![CDATA[
:4589 %rowCenter_load_319 = load i7 %rowCenter_addr_106

]]></Node>
<StgValue><ssdm name="rowCenter_load_319"/></StgValue>
</operation>

<operation id="5891" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4591 %rowCenter_addr_108 = getelementptr i8 %rowCenter, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="rowCenter_addr_108"/></StgValue>
</operation>

<operation id="5892" st_id="321" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="8" op_0_bw="7">
<![CDATA[
:4592 %rowCenter_load_320 = load i7 %rowCenter_addr_108

]]></Node>
<StgValue><ssdm name="rowCenter_load_320"/></StgValue>
</operation>

<operation id="5893" st_id="321" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="8" op_0_bw="7">
<![CDATA[
:4601 %rowAbove_load_319 = load i7 %rowAbove_addr_106

]]></Node>
<StgValue><ssdm name="rowAbove_load_319"/></StgValue>
</operation>

<operation id="5894" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4603 %rowAbove_addr_108 = getelementptr i8 %rowAbove, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="rowAbove_addr_108"/></StgValue>
</operation>

<operation id="5895" st_id="321" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="8" op_0_bw="7">
<![CDATA[
:4604 %rowAbove_load_320 = load i7 %rowAbove_addr_108

]]></Node>
<StgValue><ssdm name="rowAbove_load_320"/></StgValue>
</operation>

<operation id="5896" st_id="321" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="8" op_0_bw="7">
<![CDATA[
:4606 %rowBelow_load_319 = load i7 %rowBelow_addr_106

]]></Node>
<StgValue><ssdm name="rowBelow_load_319"/></StgValue>
</operation>

<operation id="5897" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4608 %rowBelow_addr_108 = getelementptr i8 %rowBelow, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="rowBelow_addr_108"/></StgValue>
</operation>

<operation id="5898" st_id="321" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="8" op_0_bw="7">
<![CDATA[
:4609 %rowBelow_load_320 = load i7 %rowBelow_addr_108

]]></Node>
<StgValue><ssdm name="rowBelow_load_320"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="5899" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4583 %shl_ln25_105 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_318, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_105"/></StgValue>
</operation>

<operation id="5900" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="14" op_0_bw="12">
<![CDATA[
:4584 %zext_ln27_742 = zext i12 %shl_ln25_105

]]></Node>
<StgValue><ssdm name="zext_ln27_742"/></StgValue>
</operation>

<operation id="5901" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="9" op_0_bw="8">
<![CDATA[
:4590 %zext_ln27_745 = zext i8 %rowCenter_load_319

]]></Node>
<StgValue><ssdm name="zext_ln27_745"/></StgValue>
</operation>

<operation id="5902" st_id="322" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="8" op_0_bw="7">
<![CDATA[
:4592 %rowCenter_load_320 = load i7 %rowCenter_addr_108

]]></Node>
<StgValue><ssdm name="rowCenter_load_320"/></StgValue>
</operation>

<operation id="5903" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="9" op_0_bw="8">
<![CDATA[
:4593 %zext_ln27_746 = zext i8 %rowCenter_load_320

]]></Node>
<StgValue><ssdm name="zext_ln27_746"/></StgValue>
</operation>

<operation id="5904" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="10" op_0_bw="9">
<![CDATA[
:4595 %zext_ln27_747 = zext i9 %add_ln27_318

]]></Node>
<StgValue><ssdm name="zext_ln27_747"/></StgValue>
</operation>

<operation id="5905" st_id="322" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4596 %add_ln27_319 = add i9 %zext_ln27_745, i9 %zext_ln27_746

]]></Node>
<StgValue><ssdm name="add_ln27_319"/></StgValue>
</operation>

<operation id="5906" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="10" op_0_bw="9">
<![CDATA[
:4597 %zext_ln27_748 = zext i9 %add_ln27_319

]]></Node>
<StgValue><ssdm name="zext_ln27_748"/></StgValue>
</operation>

<operation id="5907" st_id="322" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4598 %sum_adjacent_106 = add i10 %zext_ln27_748, i10 %zext_ln27_747

]]></Node>
<StgValue><ssdm name="sum_adjacent_106"/></StgValue>
</operation>

<operation id="5908" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4599 %shl_ln28_105 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_106, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_105"/></StgValue>
</operation>

<operation id="5909" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="14" op_0_bw="13">
<![CDATA[
:4600 %zext_ln30_742 = zext i13 %shl_ln28_105

]]></Node>
<StgValue><ssdm name="zext_ln30_742"/></StgValue>
</operation>

<operation id="5910" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="9" op_0_bw="8">
<![CDATA[
:4602 %zext_ln30_743 = zext i8 %rowAbove_load_319

]]></Node>
<StgValue><ssdm name="zext_ln30_743"/></StgValue>
</operation>

<operation id="5911" st_id="322" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="8" op_0_bw="7">
<![CDATA[
:4604 %rowAbove_load_320 = load i7 %rowAbove_addr_108

]]></Node>
<StgValue><ssdm name="rowAbove_load_320"/></StgValue>
</operation>

<operation id="5912" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="9" op_0_bw="8">
<![CDATA[
:4605 %zext_ln30_744 = zext i8 %rowAbove_load_320

]]></Node>
<StgValue><ssdm name="zext_ln30_744"/></StgValue>
</operation>

<operation id="5913" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="9" op_0_bw="8">
<![CDATA[
:4607 %zext_ln30_745 = zext i8 %rowBelow_load_319

]]></Node>
<StgValue><ssdm name="zext_ln30_745"/></StgValue>
</operation>

<operation id="5914" st_id="322" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="8" op_0_bw="7">
<![CDATA[
:4609 %rowBelow_load_320 = load i7 %rowBelow_addr_108

]]></Node>
<StgValue><ssdm name="rowBelow_load_320"/></StgValue>
</operation>

<operation id="5915" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="9" op_0_bw="8">
<![CDATA[
:4610 %zext_ln30_746 = zext i8 %rowBelow_load_320

]]></Node>
<StgValue><ssdm name="zext_ln30_746"/></StgValue>
</operation>

<operation id="5916" st_id="322" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4611 %add_ln30_318 = add i9 %zext_ln30_744, i9 %zext_ln30_743

]]></Node>
<StgValue><ssdm name="add_ln30_318"/></StgValue>
</operation>

<operation id="5917" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="10" op_0_bw="9">
<![CDATA[
:4612 %zext_ln30_747 = zext i9 %add_ln30_318

]]></Node>
<StgValue><ssdm name="zext_ln30_747"/></StgValue>
</operation>

<operation id="5918" st_id="322" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4613 %add_ln30_319 = add i9 %zext_ln30_745, i9 %zext_ln30_746

]]></Node>
<StgValue><ssdm name="add_ln30_319"/></StgValue>
</operation>

<operation id="5919" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="10" op_0_bw="9">
<![CDATA[
:4614 %zext_ln30_748 = zext i9 %add_ln30_319

]]></Node>
<StgValue><ssdm name="zext_ln30_748"/></StgValue>
</operation>

<operation id="5920" st_id="322" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4615 %sum_diagonal_106 = add i10 %zext_ln30_748, i10 %zext_ln30_747

]]></Node>
<StgValue><ssdm name="sum_diagonal_106"/></StgValue>
</operation>

<operation id="5921" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4616 %shl_ln31_105 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_106, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_105"/></StgValue>
</operation>

<operation id="5922" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="13" op_0_bw="12">
<![CDATA[
:4617 %zext_ln34_212 = zext i12 %shl_ln31_105

]]></Node>
<StgValue><ssdm name="zext_ln34_212"/></StgValue>
</operation>

<operation id="5923" st_id="322" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4618 %add_ln34_330 = add i14 %zext_ln27_742, i14 %zext_ln30_742

]]></Node>
<StgValue><ssdm name="add_ln34_330"/></StgValue>
</operation>

<operation id="5924" st_id="322" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4619 %add_ln34_331 = add i13 %zext_ln34_212, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_331"/></StgValue>
</operation>

<operation id="5925" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="14" op_0_bw="13">
<![CDATA[
:4620 %zext_ln34_213 = zext i13 %add_ln34_331

]]></Node>
<StgValue><ssdm name="zext_ln34_213"/></StgValue>
</operation>

<operation id="5926" st_id="322" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4621 %add_ln34_106 = add i14 %zext_ln34_213, i14 %add_ln34_330

]]></Node>
<StgValue><ssdm name="add_ln34_106"/></StgValue>
</operation>

<operation id="5927" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4622 %trunc_ln35_105 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_106, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_105"/></StgValue>
</operation>

<operation id="5928" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4623 %outputRow_addr_106 = getelementptr i8 %outputRow, i64 0, i64 107

]]></Node>
<StgValue><ssdm name="outputRow_addr_106"/></StgValue>
</operation>

<operation id="5929" st_id="322" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4624 %store_ln35 = store i8 %trunc_ln35_105, i7 %outputRow_addr_106

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5930" st_id="322" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="8" op_0_bw="7">
<![CDATA[
:4625 %rowCenter_load_321 = load i7 %rowCenter_addr_108

]]></Node>
<StgValue><ssdm name="rowCenter_load_321"/></StgValue>
</operation>

<operation id="5931" st_id="322" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="8" op_0_bw="7">
<![CDATA[
:4628 %rowAbove_load_321 = load i7 %rowAbove_addr_108

]]></Node>
<StgValue><ssdm name="rowAbove_load_321"/></StgValue>
</operation>

<operation id="5932" st_id="322" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="8" op_0_bw="7">
<![CDATA[
:4630 %rowBelow_load_321 = load i7 %rowBelow_addr_108

]]></Node>
<StgValue><ssdm name="rowBelow_load_321"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="5933" st_id="323" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="8" op_0_bw="7">
<![CDATA[
:4625 %rowCenter_load_321 = load i7 %rowCenter_addr_108

]]></Node>
<StgValue><ssdm name="rowCenter_load_321"/></StgValue>
</operation>

<operation id="5934" st_id="323" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="8" op_0_bw="7">
<![CDATA[
:4628 %rowAbove_load_321 = load i7 %rowAbove_addr_108

]]></Node>
<StgValue><ssdm name="rowAbove_load_321"/></StgValue>
</operation>

<operation id="5935" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="9" op_0_bw="8">
<![CDATA[
:4629 %zext_ln27_750 = zext i8 %rowAbove_load_321

]]></Node>
<StgValue><ssdm name="zext_ln27_750"/></StgValue>
</operation>

<operation id="5936" st_id="323" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="8" op_0_bw="7">
<![CDATA[
:4630 %rowBelow_load_321 = load i7 %rowBelow_addr_108

]]></Node>
<StgValue><ssdm name="rowBelow_load_321"/></StgValue>
</operation>

<operation id="5937" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="9" op_0_bw="8">
<![CDATA[
:4631 %zext_ln27_751 = zext i8 %rowBelow_load_321

]]></Node>
<StgValue><ssdm name="zext_ln27_751"/></StgValue>
</operation>

<operation id="5938" st_id="323" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="8" op_0_bw="7">
<![CDATA[
:4632 %rowCenter_load_322 = load i7 %rowCenter_addr_107

]]></Node>
<StgValue><ssdm name="rowCenter_load_322"/></StgValue>
</operation>

<operation id="5939" st_id="323" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4637 %add_ln27_321 = add i9 %zext_ln27_751, i9 %zext_ln27_750

]]></Node>
<StgValue><ssdm name="add_ln27_321"/></StgValue>
</operation>

<operation id="5940" st_id="323" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="8" op_0_bw="7">
<![CDATA[
:4644 %rowAbove_load_322 = load i7 %rowAbove_addr_107

]]></Node>
<StgValue><ssdm name="rowAbove_load_322"/></StgValue>
</operation>

<operation id="5941" st_id="323" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="8" op_0_bw="7">
<![CDATA[
:4649 %rowBelow_load_322 = load i7 %rowBelow_addr_107

]]></Node>
<StgValue><ssdm name="rowBelow_load_322"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="5942" st_id="324" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="8" op_0_bw="7">
<![CDATA[
:4632 %rowCenter_load_322 = load i7 %rowCenter_addr_107

]]></Node>
<StgValue><ssdm name="rowCenter_load_322"/></StgValue>
</operation>

<operation id="5943" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4634 %rowCenter_addr_109 = getelementptr i8 %rowCenter, i64 0, i64 109

]]></Node>
<StgValue><ssdm name="rowCenter_addr_109"/></StgValue>
</operation>

<operation id="5944" st_id="324" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="8" op_0_bw="7">
<![CDATA[
:4635 %rowCenter_load_323 = load i7 %rowCenter_addr_109

]]></Node>
<StgValue><ssdm name="rowCenter_load_323"/></StgValue>
</operation>

<operation id="5945" st_id="324" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="8" op_0_bw="7">
<![CDATA[
:4644 %rowAbove_load_322 = load i7 %rowAbove_addr_107

]]></Node>
<StgValue><ssdm name="rowAbove_load_322"/></StgValue>
</operation>

<operation id="5946" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4646 %rowAbove_addr_109 = getelementptr i8 %rowAbove, i64 0, i64 109

]]></Node>
<StgValue><ssdm name="rowAbove_addr_109"/></StgValue>
</operation>

<operation id="5947" st_id="324" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="8" op_0_bw="7">
<![CDATA[
:4647 %rowAbove_load_323 = load i7 %rowAbove_addr_109

]]></Node>
<StgValue><ssdm name="rowAbove_load_323"/></StgValue>
</operation>

<operation id="5948" st_id="324" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="8" op_0_bw="7">
<![CDATA[
:4649 %rowBelow_load_322 = load i7 %rowBelow_addr_107

]]></Node>
<StgValue><ssdm name="rowBelow_load_322"/></StgValue>
</operation>

<operation id="5949" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4651 %rowBelow_addr_109 = getelementptr i8 %rowBelow, i64 0, i64 109

]]></Node>
<StgValue><ssdm name="rowBelow_addr_109"/></StgValue>
</operation>

<operation id="5950" st_id="324" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="8" op_0_bw="7">
<![CDATA[
:4652 %rowBelow_load_323 = load i7 %rowBelow_addr_109

]]></Node>
<StgValue><ssdm name="rowBelow_load_323"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="5951" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4626 %shl_ln25_106 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_321, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_106"/></StgValue>
</operation>

<operation id="5952" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="14" op_0_bw="12">
<![CDATA[
:4627 %zext_ln27_749 = zext i12 %shl_ln25_106

]]></Node>
<StgValue><ssdm name="zext_ln27_749"/></StgValue>
</operation>

<operation id="5953" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="9" op_0_bw="8">
<![CDATA[
:4633 %zext_ln27_752 = zext i8 %rowCenter_load_322

]]></Node>
<StgValue><ssdm name="zext_ln27_752"/></StgValue>
</operation>

<operation id="5954" st_id="325" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="8" op_0_bw="7">
<![CDATA[
:4635 %rowCenter_load_323 = load i7 %rowCenter_addr_109

]]></Node>
<StgValue><ssdm name="rowCenter_load_323"/></StgValue>
</operation>

<operation id="5955" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="9" op_0_bw="8">
<![CDATA[
:4636 %zext_ln27_753 = zext i8 %rowCenter_load_323

]]></Node>
<StgValue><ssdm name="zext_ln27_753"/></StgValue>
</operation>

<operation id="5956" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="10" op_0_bw="9">
<![CDATA[
:4638 %zext_ln27_754 = zext i9 %add_ln27_321

]]></Node>
<StgValue><ssdm name="zext_ln27_754"/></StgValue>
</operation>

<operation id="5957" st_id="325" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4639 %add_ln27_322 = add i9 %zext_ln27_752, i9 %zext_ln27_753

]]></Node>
<StgValue><ssdm name="add_ln27_322"/></StgValue>
</operation>

<operation id="5958" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="10" op_0_bw="9">
<![CDATA[
:4640 %zext_ln27_755 = zext i9 %add_ln27_322

]]></Node>
<StgValue><ssdm name="zext_ln27_755"/></StgValue>
</operation>

<operation id="5959" st_id="325" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4641 %sum_adjacent_107 = add i10 %zext_ln27_755, i10 %zext_ln27_754

]]></Node>
<StgValue><ssdm name="sum_adjacent_107"/></StgValue>
</operation>

<operation id="5960" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4642 %shl_ln28_106 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_107, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_106"/></StgValue>
</operation>

<operation id="5961" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="14" op_0_bw="13">
<![CDATA[
:4643 %zext_ln30_749 = zext i13 %shl_ln28_106

]]></Node>
<StgValue><ssdm name="zext_ln30_749"/></StgValue>
</operation>

<operation id="5962" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="9" op_0_bw="8">
<![CDATA[
:4645 %zext_ln30_750 = zext i8 %rowAbove_load_322

]]></Node>
<StgValue><ssdm name="zext_ln30_750"/></StgValue>
</operation>

<operation id="5963" st_id="325" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="8" op_0_bw="7">
<![CDATA[
:4647 %rowAbove_load_323 = load i7 %rowAbove_addr_109

]]></Node>
<StgValue><ssdm name="rowAbove_load_323"/></StgValue>
</operation>

<operation id="5964" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="9" op_0_bw="8">
<![CDATA[
:4648 %zext_ln30_751 = zext i8 %rowAbove_load_323

]]></Node>
<StgValue><ssdm name="zext_ln30_751"/></StgValue>
</operation>

<operation id="5965" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="9" op_0_bw="8">
<![CDATA[
:4650 %zext_ln30_752 = zext i8 %rowBelow_load_322

]]></Node>
<StgValue><ssdm name="zext_ln30_752"/></StgValue>
</operation>

<operation id="5966" st_id="325" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="8" op_0_bw="7">
<![CDATA[
:4652 %rowBelow_load_323 = load i7 %rowBelow_addr_109

]]></Node>
<StgValue><ssdm name="rowBelow_load_323"/></StgValue>
</operation>

<operation id="5967" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="9" op_0_bw="8">
<![CDATA[
:4653 %zext_ln30_753 = zext i8 %rowBelow_load_323

]]></Node>
<StgValue><ssdm name="zext_ln30_753"/></StgValue>
</operation>

<operation id="5968" st_id="325" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4654 %add_ln30_321 = add i9 %zext_ln30_751, i9 %zext_ln30_750

]]></Node>
<StgValue><ssdm name="add_ln30_321"/></StgValue>
</operation>

<operation id="5969" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="10" op_0_bw="9">
<![CDATA[
:4655 %zext_ln30_754 = zext i9 %add_ln30_321

]]></Node>
<StgValue><ssdm name="zext_ln30_754"/></StgValue>
</operation>

<operation id="5970" st_id="325" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4656 %add_ln30_322 = add i9 %zext_ln30_752, i9 %zext_ln30_753

]]></Node>
<StgValue><ssdm name="add_ln30_322"/></StgValue>
</operation>

<operation id="5971" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="10" op_0_bw="9">
<![CDATA[
:4657 %zext_ln30_755 = zext i9 %add_ln30_322

]]></Node>
<StgValue><ssdm name="zext_ln30_755"/></StgValue>
</operation>

<operation id="5972" st_id="325" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4658 %sum_diagonal_107 = add i10 %zext_ln30_755, i10 %zext_ln30_754

]]></Node>
<StgValue><ssdm name="sum_diagonal_107"/></StgValue>
</operation>

<operation id="5973" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4659 %shl_ln31_106 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_107, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_106"/></StgValue>
</operation>

<operation id="5974" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="13" op_0_bw="12">
<![CDATA[
:4660 %zext_ln34_214 = zext i12 %shl_ln31_106

]]></Node>
<StgValue><ssdm name="zext_ln34_214"/></StgValue>
</operation>

<operation id="5975" st_id="325" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4661 %add_ln34_332 = add i14 %zext_ln27_749, i14 %zext_ln30_749

]]></Node>
<StgValue><ssdm name="add_ln34_332"/></StgValue>
</operation>

<operation id="5976" st_id="325" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4662 %add_ln34_333 = add i13 %zext_ln34_214, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_333"/></StgValue>
</operation>

<operation id="5977" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="14" op_0_bw="13">
<![CDATA[
:4663 %zext_ln34_215 = zext i13 %add_ln34_333

]]></Node>
<StgValue><ssdm name="zext_ln34_215"/></StgValue>
</operation>

<operation id="5978" st_id="325" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4664 %add_ln34_107 = add i14 %zext_ln34_215, i14 %add_ln34_332

]]></Node>
<StgValue><ssdm name="add_ln34_107"/></StgValue>
</operation>

<operation id="5979" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4665 %trunc_ln35_106 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_107, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_106"/></StgValue>
</operation>

<operation id="5980" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4666 %outputRow_addr_107 = getelementptr i8 %outputRow, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="outputRow_addr_107"/></StgValue>
</operation>

<operation id="5981" st_id="325" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4667 %store_ln35 = store i8 %trunc_ln35_106, i7 %outputRow_addr_107

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="5982" st_id="325" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="8" op_0_bw="7">
<![CDATA[
:4668 %rowCenter_load_324 = load i7 %rowCenter_addr_109

]]></Node>
<StgValue><ssdm name="rowCenter_load_324"/></StgValue>
</operation>

<operation id="5983" st_id="325" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="8" op_0_bw="7">
<![CDATA[
:4671 %rowAbove_load_324 = load i7 %rowAbove_addr_109

]]></Node>
<StgValue><ssdm name="rowAbove_load_324"/></StgValue>
</operation>

<operation id="5984" st_id="325" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="8" op_0_bw="7">
<![CDATA[
:4673 %rowBelow_load_324 = load i7 %rowBelow_addr_109

]]></Node>
<StgValue><ssdm name="rowBelow_load_324"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="5985" st_id="326" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="8" op_0_bw="7">
<![CDATA[
:4668 %rowCenter_load_324 = load i7 %rowCenter_addr_109

]]></Node>
<StgValue><ssdm name="rowCenter_load_324"/></StgValue>
</operation>

<operation id="5986" st_id="326" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="8" op_0_bw="7">
<![CDATA[
:4671 %rowAbove_load_324 = load i7 %rowAbove_addr_109

]]></Node>
<StgValue><ssdm name="rowAbove_load_324"/></StgValue>
</operation>

<operation id="5987" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="9" op_0_bw="8">
<![CDATA[
:4672 %zext_ln27_757 = zext i8 %rowAbove_load_324

]]></Node>
<StgValue><ssdm name="zext_ln27_757"/></StgValue>
</operation>

<operation id="5988" st_id="326" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="8" op_0_bw="7">
<![CDATA[
:4673 %rowBelow_load_324 = load i7 %rowBelow_addr_109

]]></Node>
<StgValue><ssdm name="rowBelow_load_324"/></StgValue>
</operation>

<operation id="5989" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="9" op_0_bw="8">
<![CDATA[
:4674 %zext_ln27_758 = zext i8 %rowBelow_load_324

]]></Node>
<StgValue><ssdm name="zext_ln27_758"/></StgValue>
</operation>

<operation id="5990" st_id="326" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="8" op_0_bw="7">
<![CDATA[
:4675 %rowCenter_load_325 = load i7 %rowCenter_addr_108

]]></Node>
<StgValue><ssdm name="rowCenter_load_325"/></StgValue>
</operation>

<operation id="5991" st_id="326" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4680 %add_ln27_324 = add i9 %zext_ln27_758, i9 %zext_ln27_757

]]></Node>
<StgValue><ssdm name="add_ln27_324"/></StgValue>
</operation>

<operation id="5992" st_id="326" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="8" op_0_bw="7">
<![CDATA[
:4687 %rowAbove_load_325 = load i7 %rowAbove_addr_108

]]></Node>
<StgValue><ssdm name="rowAbove_load_325"/></StgValue>
</operation>

<operation id="5993" st_id="326" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="8" op_0_bw="7">
<![CDATA[
:4692 %rowBelow_load_325 = load i7 %rowBelow_addr_108

]]></Node>
<StgValue><ssdm name="rowBelow_load_325"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="5994" st_id="327" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="8" op_0_bw="7">
<![CDATA[
:4675 %rowCenter_load_325 = load i7 %rowCenter_addr_108

]]></Node>
<StgValue><ssdm name="rowCenter_load_325"/></StgValue>
</operation>

<operation id="5995" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4677 %rowCenter_addr_110 = getelementptr i8 %rowCenter, i64 0, i64 110

]]></Node>
<StgValue><ssdm name="rowCenter_addr_110"/></StgValue>
</operation>

<operation id="5996" st_id="327" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="8" op_0_bw="7">
<![CDATA[
:4678 %rowCenter_load_326 = load i7 %rowCenter_addr_110

]]></Node>
<StgValue><ssdm name="rowCenter_load_326"/></StgValue>
</operation>

<operation id="5997" st_id="327" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="8" op_0_bw="7">
<![CDATA[
:4687 %rowAbove_load_325 = load i7 %rowAbove_addr_108

]]></Node>
<StgValue><ssdm name="rowAbove_load_325"/></StgValue>
</operation>

<operation id="5998" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4689 %rowAbove_addr_110 = getelementptr i8 %rowAbove, i64 0, i64 110

]]></Node>
<StgValue><ssdm name="rowAbove_addr_110"/></StgValue>
</operation>

<operation id="5999" st_id="327" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="8" op_0_bw="7">
<![CDATA[
:4690 %rowAbove_load_326 = load i7 %rowAbove_addr_110

]]></Node>
<StgValue><ssdm name="rowAbove_load_326"/></StgValue>
</operation>

<operation id="6000" st_id="327" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="8" op_0_bw="7">
<![CDATA[
:4692 %rowBelow_load_325 = load i7 %rowBelow_addr_108

]]></Node>
<StgValue><ssdm name="rowBelow_load_325"/></StgValue>
</operation>

<operation id="6001" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4694 %rowBelow_addr_110 = getelementptr i8 %rowBelow, i64 0, i64 110

]]></Node>
<StgValue><ssdm name="rowBelow_addr_110"/></StgValue>
</operation>

<operation id="6002" st_id="327" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="8" op_0_bw="7">
<![CDATA[
:4695 %rowBelow_load_326 = load i7 %rowBelow_addr_110

]]></Node>
<StgValue><ssdm name="rowBelow_load_326"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="6003" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4669 %shl_ln25_107 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_324, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_107"/></StgValue>
</operation>

<operation id="6004" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="14" op_0_bw="12">
<![CDATA[
:4670 %zext_ln27_756 = zext i12 %shl_ln25_107

]]></Node>
<StgValue><ssdm name="zext_ln27_756"/></StgValue>
</operation>

<operation id="6005" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="9" op_0_bw="8">
<![CDATA[
:4676 %zext_ln27_759 = zext i8 %rowCenter_load_325

]]></Node>
<StgValue><ssdm name="zext_ln27_759"/></StgValue>
</operation>

<operation id="6006" st_id="328" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="8" op_0_bw="7">
<![CDATA[
:4678 %rowCenter_load_326 = load i7 %rowCenter_addr_110

]]></Node>
<StgValue><ssdm name="rowCenter_load_326"/></StgValue>
</operation>

<operation id="6007" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="9" op_0_bw="8">
<![CDATA[
:4679 %zext_ln27_760 = zext i8 %rowCenter_load_326

]]></Node>
<StgValue><ssdm name="zext_ln27_760"/></StgValue>
</operation>

<operation id="6008" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="10" op_0_bw="9">
<![CDATA[
:4681 %zext_ln27_761 = zext i9 %add_ln27_324

]]></Node>
<StgValue><ssdm name="zext_ln27_761"/></StgValue>
</operation>

<operation id="6009" st_id="328" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4682 %add_ln27_325 = add i9 %zext_ln27_759, i9 %zext_ln27_760

]]></Node>
<StgValue><ssdm name="add_ln27_325"/></StgValue>
</operation>

<operation id="6010" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="10" op_0_bw="9">
<![CDATA[
:4683 %zext_ln27_762 = zext i9 %add_ln27_325

]]></Node>
<StgValue><ssdm name="zext_ln27_762"/></StgValue>
</operation>

<operation id="6011" st_id="328" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4684 %sum_adjacent_108 = add i10 %zext_ln27_762, i10 %zext_ln27_761

]]></Node>
<StgValue><ssdm name="sum_adjacent_108"/></StgValue>
</operation>

<operation id="6012" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4685 %shl_ln28_107 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_108, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_107"/></StgValue>
</operation>

<operation id="6013" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="14" op_0_bw="13">
<![CDATA[
:4686 %zext_ln30_756 = zext i13 %shl_ln28_107

]]></Node>
<StgValue><ssdm name="zext_ln30_756"/></StgValue>
</operation>

<operation id="6014" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="9" op_0_bw="8">
<![CDATA[
:4688 %zext_ln30_757 = zext i8 %rowAbove_load_325

]]></Node>
<StgValue><ssdm name="zext_ln30_757"/></StgValue>
</operation>

<operation id="6015" st_id="328" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="8" op_0_bw="7">
<![CDATA[
:4690 %rowAbove_load_326 = load i7 %rowAbove_addr_110

]]></Node>
<StgValue><ssdm name="rowAbove_load_326"/></StgValue>
</operation>

<operation id="6016" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="9" op_0_bw="8">
<![CDATA[
:4691 %zext_ln30_758 = zext i8 %rowAbove_load_326

]]></Node>
<StgValue><ssdm name="zext_ln30_758"/></StgValue>
</operation>

<operation id="6017" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="9" op_0_bw="8">
<![CDATA[
:4693 %zext_ln30_759 = zext i8 %rowBelow_load_325

]]></Node>
<StgValue><ssdm name="zext_ln30_759"/></StgValue>
</operation>

<operation id="6018" st_id="328" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="8" op_0_bw="7">
<![CDATA[
:4695 %rowBelow_load_326 = load i7 %rowBelow_addr_110

]]></Node>
<StgValue><ssdm name="rowBelow_load_326"/></StgValue>
</operation>

<operation id="6019" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="9" op_0_bw="8">
<![CDATA[
:4696 %zext_ln30_760 = zext i8 %rowBelow_load_326

]]></Node>
<StgValue><ssdm name="zext_ln30_760"/></StgValue>
</operation>

<operation id="6020" st_id="328" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4697 %add_ln30_324 = add i9 %zext_ln30_758, i9 %zext_ln30_757

]]></Node>
<StgValue><ssdm name="add_ln30_324"/></StgValue>
</operation>

<operation id="6021" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="10" op_0_bw="9">
<![CDATA[
:4698 %zext_ln30_761 = zext i9 %add_ln30_324

]]></Node>
<StgValue><ssdm name="zext_ln30_761"/></StgValue>
</operation>

<operation id="6022" st_id="328" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4699 %add_ln30_325 = add i9 %zext_ln30_759, i9 %zext_ln30_760

]]></Node>
<StgValue><ssdm name="add_ln30_325"/></StgValue>
</operation>

<operation id="6023" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="10" op_0_bw="9">
<![CDATA[
:4700 %zext_ln30_762 = zext i9 %add_ln30_325

]]></Node>
<StgValue><ssdm name="zext_ln30_762"/></StgValue>
</operation>

<operation id="6024" st_id="328" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4701 %sum_diagonal_108 = add i10 %zext_ln30_762, i10 %zext_ln30_761

]]></Node>
<StgValue><ssdm name="sum_diagonal_108"/></StgValue>
</operation>

<operation id="6025" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4702 %shl_ln31_107 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_108, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_107"/></StgValue>
</operation>

<operation id="6026" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="13" op_0_bw="12">
<![CDATA[
:4703 %zext_ln34_216 = zext i12 %shl_ln31_107

]]></Node>
<StgValue><ssdm name="zext_ln34_216"/></StgValue>
</operation>

<operation id="6027" st_id="328" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4704 %add_ln34_334 = add i14 %zext_ln27_756, i14 %zext_ln30_756

]]></Node>
<StgValue><ssdm name="add_ln34_334"/></StgValue>
</operation>

<operation id="6028" st_id="328" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4705 %add_ln34_335 = add i13 %zext_ln34_216, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_335"/></StgValue>
</operation>

<operation id="6029" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="14" op_0_bw="13">
<![CDATA[
:4706 %zext_ln34_217 = zext i13 %add_ln34_335

]]></Node>
<StgValue><ssdm name="zext_ln34_217"/></StgValue>
</operation>

<operation id="6030" st_id="328" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4707 %add_ln34_108 = add i14 %zext_ln34_217, i14 %add_ln34_334

]]></Node>
<StgValue><ssdm name="add_ln34_108"/></StgValue>
</operation>

<operation id="6031" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4708 %trunc_ln35_107 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_108, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_107"/></StgValue>
</operation>

<operation id="6032" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4709 %outputRow_addr_108 = getelementptr i8 %outputRow, i64 0, i64 109

]]></Node>
<StgValue><ssdm name="outputRow_addr_108"/></StgValue>
</operation>

<operation id="6033" st_id="328" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4710 %store_ln35 = store i8 %trunc_ln35_107, i7 %outputRow_addr_108

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="6034" st_id="328" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="8" op_0_bw="7">
<![CDATA[
:4711 %rowCenter_load_327 = load i7 %rowCenter_addr_110

]]></Node>
<StgValue><ssdm name="rowCenter_load_327"/></StgValue>
</operation>

<operation id="6035" st_id="328" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="8" op_0_bw="7">
<![CDATA[
:4714 %rowAbove_load_327 = load i7 %rowAbove_addr_110

]]></Node>
<StgValue><ssdm name="rowAbove_load_327"/></StgValue>
</operation>

<operation id="6036" st_id="328" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="8" op_0_bw="7">
<![CDATA[
:4716 %rowBelow_load_327 = load i7 %rowBelow_addr_110

]]></Node>
<StgValue><ssdm name="rowBelow_load_327"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="6037" st_id="329" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="8" op_0_bw="7">
<![CDATA[
:4711 %rowCenter_load_327 = load i7 %rowCenter_addr_110

]]></Node>
<StgValue><ssdm name="rowCenter_load_327"/></StgValue>
</operation>

<operation id="6038" st_id="329" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="8" op_0_bw="7">
<![CDATA[
:4714 %rowAbove_load_327 = load i7 %rowAbove_addr_110

]]></Node>
<StgValue><ssdm name="rowAbove_load_327"/></StgValue>
</operation>

<operation id="6039" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="9" op_0_bw="8">
<![CDATA[
:4715 %zext_ln27_764 = zext i8 %rowAbove_load_327

]]></Node>
<StgValue><ssdm name="zext_ln27_764"/></StgValue>
</operation>

<operation id="6040" st_id="329" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="8" op_0_bw="7">
<![CDATA[
:4716 %rowBelow_load_327 = load i7 %rowBelow_addr_110

]]></Node>
<StgValue><ssdm name="rowBelow_load_327"/></StgValue>
</operation>

<operation id="6041" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="9" op_0_bw="8">
<![CDATA[
:4717 %zext_ln27_765 = zext i8 %rowBelow_load_327

]]></Node>
<StgValue><ssdm name="zext_ln27_765"/></StgValue>
</operation>

<operation id="6042" st_id="329" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="8" op_0_bw="7">
<![CDATA[
:4718 %rowCenter_load_328 = load i7 %rowCenter_addr_109

]]></Node>
<StgValue><ssdm name="rowCenter_load_328"/></StgValue>
</operation>

<operation id="6043" st_id="329" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4723 %add_ln27_327 = add i9 %zext_ln27_765, i9 %zext_ln27_764

]]></Node>
<StgValue><ssdm name="add_ln27_327"/></StgValue>
</operation>

<operation id="6044" st_id="329" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="8" op_0_bw="7">
<![CDATA[
:4730 %rowAbove_load_328 = load i7 %rowAbove_addr_109

]]></Node>
<StgValue><ssdm name="rowAbove_load_328"/></StgValue>
</operation>

<operation id="6045" st_id="329" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="8" op_0_bw="7">
<![CDATA[
:4735 %rowBelow_load_328 = load i7 %rowBelow_addr_109

]]></Node>
<StgValue><ssdm name="rowBelow_load_328"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="6046" st_id="330" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="8" op_0_bw="7">
<![CDATA[
:4718 %rowCenter_load_328 = load i7 %rowCenter_addr_109

]]></Node>
<StgValue><ssdm name="rowCenter_load_328"/></StgValue>
</operation>

<operation id="6047" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4720 %rowCenter_addr_111 = getelementptr i8 %rowCenter, i64 0, i64 111

]]></Node>
<StgValue><ssdm name="rowCenter_addr_111"/></StgValue>
</operation>

<operation id="6048" st_id="330" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="8" op_0_bw="7">
<![CDATA[
:4721 %rowCenter_load_329 = load i7 %rowCenter_addr_111

]]></Node>
<StgValue><ssdm name="rowCenter_load_329"/></StgValue>
</operation>

<operation id="6049" st_id="330" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="8" op_0_bw="7">
<![CDATA[
:4730 %rowAbove_load_328 = load i7 %rowAbove_addr_109

]]></Node>
<StgValue><ssdm name="rowAbove_load_328"/></StgValue>
</operation>

<operation id="6050" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4732 %rowAbove_addr_111 = getelementptr i8 %rowAbove, i64 0, i64 111

]]></Node>
<StgValue><ssdm name="rowAbove_addr_111"/></StgValue>
</operation>

<operation id="6051" st_id="330" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="8" op_0_bw="7">
<![CDATA[
:4733 %rowAbove_load_329 = load i7 %rowAbove_addr_111

]]></Node>
<StgValue><ssdm name="rowAbove_load_329"/></StgValue>
</operation>

<operation id="6052" st_id="330" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="8" op_0_bw="7">
<![CDATA[
:4735 %rowBelow_load_328 = load i7 %rowBelow_addr_109

]]></Node>
<StgValue><ssdm name="rowBelow_load_328"/></StgValue>
</operation>

<operation id="6053" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4737 %rowBelow_addr_111 = getelementptr i8 %rowBelow, i64 0, i64 111

]]></Node>
<StgValue><ssdm name="rowBelow_addr_111"/></StgValue>
</operation>

<operation id="6054" st_id="330" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="8" op_0_bw="7">
<![CDATA[
:4738 %rowBelow_load_329 = load i7 %rowBelow_addr_111

]]></Node>
<StgValue><ssdm name="rowBelow_load_329"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="6055" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4712 %shl_ln25_108 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_327, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_108"/></StgValue>
</operation>

<operation id="6056" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="14" op_0_bw="12">
<![CDATA[
:4713 %zext_ln27_763 = zext i12 %shl_ln25_108

]]></Node>
<StgValue><ssdm name="zext_ln27_763"/></StgValue>
</operation>

<operation id="6057" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="9" op_0_bw="8">
<![CDATA[
:4719 %zext_ln27_766 = zext i8 %rowCenter_load_328

]]></Node>
<StgValue><ssdm name="zext_ln27_766"/></StgValue>
</operation>

<operation id="6058" st_id="331" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="8" op_0_bw="7">
<![CDATA[
:4721 %rowCenter_load_329 = load i7 %rowCenter_addr_111

]]></Node>
<StgValue><ssdm name="rowCenter_load_329"/></StgValue>
</operation>

<operation id="6059" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="9" op_0_bw="8">
<![CDATA[
:4722 %zext_ln27_767 = zext i8 %rowCenter_load_329

]]></Node>
<StgValue><ssdm name="zext_ln27_767"/></StgValue>
</operation>

<operation id="6060" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="10" op_0_bw="9">
<![CDATA[
:4724 %zext_ln27_768 = zext i9 %add_ln27_327

]]></Node>
<StgValue><ssdm name="zext_ln27_768"/></StgValue>
</operation>

<operation id="6061" st_id="331" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4725 %add_ln27_328 = add i9 %zext_ln27_766, i9 %zext_ln27_767

]]></Node>
<StgValue><ssdm name="add_ln27_328"/></StgValue>
</operation>

<operation id="6062" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="10" op_0_bw="9">
<![CDATA[
:4726 %zext_ln27_769 = zext i9 %add_ln27_328

]]></Node>
<StgValue><ssdm name="zext_ln27_769"/></StgValue>
</operation>

<operation id="6063" st_id="331" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4727 %sum_adjacent_109 = add i10 %zext_ln27_769, i10 %zext_ln27_768

]]></Node>
<StgValue><ssdm name="sum_adjacent_109"/></StgValue>
</operation>

<operation id="6064" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4728 %shl_ln28_108 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_109, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_108"/></StgValue>
</operation>

<operation id="6065" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="14" op_0_bw="13">
<![CDATA[
:4729 %zext_ln30_763 = zext i13 %shl_ln28_108

]]></Node>
<StgValue><ssdm name="zext_ln30_763"/></StgValue>
</operation>

<operation id="6066" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="9" op_0_bw="8">
<![CDATA[
:4731 %zext_ln30_764 = zext i8 %rowAbove_load_328

]]></Node>
<StgValue><ssdm name="zext_ln30_764"/></StgValue>
</operation>

<operation id="6067" st_id="331" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="8" op_0_bw="7">
<![CDATA[
:4733 %rowAbove_load_329 = load i7 %rowAbove_addr_111

]]></Node>
<StgValue><ssdm name="rowAbove_load_329"/></StgValue>
</operation>

<operation id="6068" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="9" op_0_bw="8">
<![CDATA[
:4734 %zext_ln30_765 = zext i8 %rowAbove_load_329

]]></Node>
<StgValue><ssdm name="zext_ln30_765"/></StgValue>
</operation>

<operation id="6069" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="9" op_0_bw="8">
<![CDATA[
:4736 %zext_ln30_766 = zext i8 %rowBelow_load_328

]]></Node>
<StgValue><ssdm name="zext_ln30_766"/></StgValue>
</operation>

<operation id="6070" st_id="331" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="8" op_0_bw="7">
<![CDATA[
:4738 %rowBelow_load_329 = load i7 %rowBelow_addr_111

]]></Node>
<StgValue><ssdm name="rowBelow_load_329"/></StgValue>
</operation>

<operation id="6071" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="9" op_0_bw="8">
<![CDATA[
:4739 %zext_ln30_767 = zext i8 %rowBelow_load_329

]]></Node>
<StgValue><ssdm name="zext_ln30_767"/></StgValue>
</operation>

<operation id="6072" st_id="331" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4740 %add_ln30_327 = add i9 %zext_ln30_765, i9 %zext_ln30_764

]]></Node>
<StgValue><ssdm name="add_ln30_327"/></StgValue>
</operation>

<operation id="6073" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="10" op_0_bw="9">
<![CDATA[
:4741 %zext_ln30_768 = zext i9 %add_ln30_327

]]></Node>
<StgValue><ssdm name="zext_ln30_768"/></StgValue>
</operation>

<operation id="6074" st_id="331" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4742 %add_ln30_328 = add i9 %zext_ln30_766, i9 %zext_ln30_767

]]></Node>
<StgValue><ssdm name="add_ln30_328"/></StgValue>
</operation>

<operation id="6075" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="10" op_0_bw="9">
<![CDATA[
:4743 %zext_ln30_769 = zext i9 %add_ln30_328

]]></Node>
<StgValue><ssdm name="zext_ln30_769"/></StgValue>
</operation>

<operation id="6076" st_id="331" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4744 %sum_diagonal_109 = add i10 %zext_ln30_769, i10 %zext_ln30_768

]]></Node>
<StgValue><ssdm name="sum_diagonal_109"/></StgValue>
</operation>

<operation id="6077" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4745 %shl_ln31_108 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_109, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_108"/></StgValue>
</operation>

<operation id="6078" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="13" op_0_bw="12">
<![CDATA[
:4746 %zext_ln34_218 = zext i12 %shl_ln31_108

]]></Node>
<StgValue><ssdm name="zext_ln34_218"/></StgValue>
</operation>

<operation id="6079" st_id="331" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4747 %add_ln34_336 = add i14 %zext_ln27_763, i14 %zext_ln30_763

]]></Node>
<StgValue><ssdm name="add_ln34_336"/></StgValue>
</operation>

<operation id="6080" st_id="331" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4748 %add_ln34_337 = add i13 %zext_ln34_218, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_337"/></StgValue>
</operation>

<operation id="6081" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="14" op_0_bw="13">
<![CDATA[
:4749 %zext_ln34_219 = zext i13 %add_ln34_337

]]></Node>
<StgValue><ssdm name="zext_ln34_219"/></StgValue>
</operation>

<operation id="6082" st_id="331" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4750 %add_ln34_109 = add i14 %zext_ln34_219, i14 %add_ln34_336

]]></Node>
<StgValue><ssdm name="add_ln34_109"/></StgValue>
</operation>

<operation id="6083" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4751 %trunc_ln35_108 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_109, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_108"/></StgValue>
</operation>

<operation id="6084" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4752 %outputRow_addr_109 = getelementptr i8 %outputRow, i64 0, i64 110

]]></Node>
<StgValue><ssdm name="outputRow_addr_109"/></StgValue>
</operation>

<operation id="6085" st_id="331" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4753 %store_ln35 = store i8 %trunc_ln35_108, i7 %outputRow_addr_109

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="6086" st_id="331" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="8" op_0_bw="7">
<![CDATA[
:4754 %rowCenter_load_330 = load i7 %rowCenter_addr_111

]]></Node>
<StgValue><ssdm name="rowCenter_load_330"/></StgValue>
</operation>

<operation id="6087" st_id="331" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="8" op_0_bw="7">
<![CDATA[
:4757 %rowAbove_load_330 = load i7 %rowAbove_addr_111

]]></Node>
<StgValue><ssdm name="rowAbove_load_330"/></StgValue>
</operation>

<operation id="6088" st_id="331" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="8" op_0_bw="7">
<![CDATA[
:4759 %rowBelow_load_330 = load i7 %rowBelow_addr_111

]]></Node>
<StgValue><ssdm name="rowBelow_load_330"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="6089" st_id="332" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="8" op_0_bw="7">
<![CDATA[
:4754 %rowCenter_load_330 = load i7 %rowCenter_addr_111

]]></Node>
<StgValue><ssdm name="rowCenter_load_330"/></StgValue>
</operation>

<operation id="6090" st_id="332" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="8" op_0_bw="7">
<![CDATA[
:4757 %rowAbove_load_330 = load i7 %rowAbove_addr_111

]]></Node>
<StgValue><ssdm name="rowAbove_load_330"/></StgValue>
</operation>

<operation id="6091" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="9" op_0_bw="8">
<![CDATA[
:4758 %zext_ln27_771 = zext i8 %rowAbove_load_330

]]></Node>
<StgValue><ssdm name="zext_ln27_771"/></StgValue>
</operation>

<operation id="6092" st_id="332" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="8" op_0_bw="7">
<![CDATA[
:4759 %rowBelow_load_330 = load i7 %rowBelow_addr_111

]]></Node>
<StgValue><ssdm name="rowBelow_load_330"/></StgValue>
</operation>

<operation id="6093" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="9" op_0_bw="8">
<![CDATA[
:4760 %zext_ln27_772 = zext i8 %rowBelow_load_330

]]></Node>
<StgValue><ssdm name="zext_ln27_772"/></StgValue>
</operation>

<operation id="6094" st_id="332" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="8" op_0_bw="7">
<![CDATA[
:4761 %rowCenter_load_331 = load i7 %rowCenter_addr_110

]]></Node>
<StgValue><ssdm name="rowCenter_load_331"/></StgValue>
</operation>

<operation id="6095" st_id="332" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4766 %add_ln27_330 = add i9 %zext_ln27_772, i9 %zext_ln27_771

]]></Node>
<StgValue><ssdm name="add_ln27_330"/></StgValue>
</operation>

<operation id="6096" st_id="332" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="8" op_0_bw="7">
<![CDATA[
:4773 %rowAbove_load_331 = load i7 %rowAbove_addr_110

]]></Node>
<StgValue><ssdm name="rowAbove_load_331"/></StgValue>
</operation>

<operation id="6097" st_id="332" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="8" op_0_bw="7">
<![CDATA[
:4778 %rowBelow_load_331 = load i7 %rowBelow_addr_110

]]></Node>
<StgValue><ssdm name="rowBelow_load_331"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="6098" st_id="333" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="8" op_0_bw="7">
<![CDATA[
:4761 %rowCenter_load_331 = load i7 %rowCenter_addr_110

]]></Node>
<StgValue><ssdm name="rowCenter_load_331"/></StgValue>
</operation>

<operation id="6099" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4763 %rowCenter_addr_112 = getelementptr i8 %rowCenter, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="rowCenter_addr_112"/></StgValue>
</operation>

<operation id="6100" st_id="333" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="8" op_0_bw="7">
<![CDATA[
:4764 %rowCenter_load_332 = load i7 %rowCenter_addr_112

]]></Node>
<StgValue><ssdm name="rowCenter_load_332"/></StgValue>
</operation>

<operation id="6101" st_id="333" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="8" op_0_bw="7">
<![CDATA[
:4773 %rowAbove_load_331 = load i7 %rowAbove_addr_110

]]></Node>
<StgValue><ssdm name="rowAbove_load_331"/></StgValue>
</operation>

<operation id="6102" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4775 %rowAbove_addr_112 = getelementptr i8 %rowAbove, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="rowAbove_addr_112"/></StgValue>
</operation>

<operation id="6103" st_id="333" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="8" op_0_bw="7">
<![CDATA[
:4776 %rowAbove_load_332 = load i7 %rowAbove_addr_112

]]></Node>
<StgValue><ssdm name="rowAbove_load_332"/></StgValue>
</operation>

<operation id="6104" st_id="333" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="8" op_0_bw="7">
<![CDATA[
:4778 %rowBelow_load_331 = load i7 %rowBelow_addr_110

]]></Node>
<StgValue><ssdm name="rowBelow_load_331"/></StgValue>
</operation>

<operation id="6105" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4780 %rowBelow_addr_112 = getelementptr i8 %rowBelow, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="rowBelow_addr_112"/></StgValue>
</operation>

<operation id="6106" st_id="333" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="8" op_0_bw="7">
<![CDATA[
:4781 %rowBelow_load_332 = load i7 %rowBelow_addr_112

]]></Node>
<StgValue><ssdm name="rowBelow_load_332"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="6107" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4755 %shl_ln25_109 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_330, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_109"/></StgValue>
</operation>

<operation id="6108" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="14" op_0_bw="12">
<![CDATA[
:4756 %zext_ln27_770 = zext i12 %shl_ln25_109

]]></Node>
<StgValue><ssdm name="zext_ln27_770"/></StgValue>
</operation>

<operation id="6109" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="9" op_0_bw="8">
<![CDATA[
:4762 %zext_ln27_773 = zext i8 %rowCenter_load_331

]]></Node>
<StgValue><ssdm name="zext_ln27_773"/></StgValue>
</operation>

<operation id="6110" st_id="334" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="8" op_0_bw="7">
<![CDATA[
:4764 %rowCenter_load_332 = load i7 %rowCenter_addr_112

]]></Node>
<StgValue><ssdm name="rowCenter_load_332"/></StgValue>
</operation>

<operation id="6111" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="9" op_0_bw="8">
<![CDATA[
:4765 %zext_ln27_774 = zext i8 %rowCenter_load_332

]]></Node>
<StgValue><ssdm name="zext_ln27_774"/></StgValue>
</operation>

<operation id="6112" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="10" op_0_bw="9">
<![CDATA[
:4767 %zext_ln27_775 = zext i9 %add_ln27_330

]]></Node>
<StgValue><ssdm name="zext_ln27_775"/></StgValue>
</operation>

<operation id="6113" st_id="334" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4768 %add_ln27_331 = add i9 %zext_ln27_773, i9 %zext_ln27_774

]]></Node>
<StgValue><ssdm name="add_ln27_331"/></StgValue>
</operation>

<operation id="6114" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="10" op_0_bw="9">
<![CDATA[
:4769 %zext_ln27_776 = zext i9 %add_ln27_331

]]></Node>
<StgValue><ssdm name="zext_ln27_776"/></StgValue>
</operation>

<operation id="6115" st_id="334" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4770 %sum_adjacent_110 = add i10 %zext_ln27_776, i10 %zext_ln27_775

]]></Node>
<StgValue><ssdm name="sum_adjacent_110"/></StgValue>
</operation>

<operation id="6116" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4771 %shl_ln28_109 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_110, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_109"/></StgValue>
</operation>

<operation id="6117" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="14" op_0_bw="13">
<![CDATA[
:4772 %zext_ln30_770 = zext i13 %shl_ln28_109

]]></Node>
<StgValue><ssdm name="zext_ln30_770"/></StgValue>
</operation>

<operation id="6118" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="9" op_0_bw="8">
<![CDATA[
:4774 %zext_ln30_771 = zext i8 %rowAbove_load_331

]]></Node>
<StgValue><ssdm name="zext_ln30_771"/></StgValue>
</operation>

<operation id="6119" st_id="334" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="8" op_0_bw="7">
<![CDATA[
:4776 %rowAbove_load_332 = load i7 %rowAbove_addr_112

]]></Node>
<StgValue><ssdm name="rowAbove_load_332"/></StgValue>
</operation>

<operation id="6120" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="9" op_0_bw="8">
<![CDATA[
:4777 %zext_ln30_772 = zext i8 %rowAbove_load_332

]]></Node>
<StgValue><ssdm name="zext_ln30_772"/></StgValue>
</operation>

<operation id="6121" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="9" op_0_bw="8">
<![CDATA[
:4779 %zext_ln30_773 = zext i8 %rowBelow_load_331

]]></Node>
<StgValue><ssdm name="zext_ln30_773"/></StgValue>
</operation>

<operation id="6122" st_id="334" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="8" op_0_bw="7">
<![CDATA[
:4781 %rowBelow_load_332 = load i7 %rowBelow_addr_112

]]></Node>
<StgValue><ssdm name="rowBelow_load_332"/></StgValue>
</operation>

<operation id="6123" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="9" op_0_bw="8">
<![CDATA[
:4782 %zext_ln30_774 = zext i8 %rowBelow_load_332

]]></Node>
<StgValue><ssdm name="zext_ln30_774"/></StgValue>
</operation>

<operation id="6124" st_id="334" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4783 %add_ln30_330 = add i9 %zext_ln30_772, i9 %zext_ln30_771

]]></Node>
<StgValue><ssdm name="add_ln30_330"/></StgValue>
</operation>

<operation id="6125" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="10" op_0_bw="9">
<![CDATA[
:4784 %zext_ln30_775 = zext i9 %add_ln30_330

]]></Node>
<StgValue><ssdm name="zext_ln30_775"/></StgValue>
</operation>

<operation id="6126" st_id="334" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4785 %add_ln30_331 = add i9 %zext_ln30_773, i9 %zext_ln30_774

]]></Node>
<StgValue><ssdm name="add_ln30_331"/></StgValue>
</operation>

<operation id="6127" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4791" bw="10" op_0_bw="9">
<![CDATA[
:4786 %zext_ln30_776 = zext i9 %add_ln30_331

]]></Node>
<StgValue><ssdm name="zext_ln30_776"/></StgValue>
</operation>

<operation id="6128" st_id="334" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4787 %sum_diagonal_110 = add i10 %zext_ln30_776, i10 %zext_ln30_775

]]></Node>
<StgValue><ssdm name="sum_diagonal_110"/></StgValue>
</operation>

<operation id="6129" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4788 %shl_ln31_109 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_110, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_109"/></StgValue>
</operation>

<operation id="6130" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="13" op_0_bw="12">
<![CDATA[
:4789 %zext_ln34_220 = zext i12 %shl_ln31_109

]]></Node>
<StgValue><ssdm name="zext_ln34_220"/></StgValue>
</operation>

<operation id="6131" st_id="334" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4790 %add_ln34_338 = add i14 %zext_ln27_770, i14 %zext_ln30_770

]]></Node>
<StgValue><ssdm name="add_ln34_338"/></StgValue>
</operation>

<operation id="6132" st_id="334" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4791 %add_ln34_339 = add i13 %zext_ln34_220, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_339"/></StgValue>
</operation>

<operation id="6133" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="14" op_0_bw="13">
<![CDATA[
:4792 %zext_ln34_221 = zext i13 %add_ln34_339

]]></Node>
<StgValue><ssdm name="zext_ln34_221"/></StgValue>
</operation>

<operation id="6134" st_id="334" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4793 %add_ln34_110 = add i14 %zext_ln34_221, i14 %add_ln34_338

]]></Node>
<StgValue><ssdm name="add_ln34_110"/></StgValue>
</operation>

<operation id="6135" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4794 %trunc_ln35_109 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_110, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_109"/></StgValue>
</operation>

<operation id="6136" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4795 %outputRow_addr_110 = getelementptr i8 %outputRow, i64 0, i64 111

]]></Node>
<StgValue><ssdm name="outputRow_addr_110"/></StgValue>
</operation>

<operation id="6137" st_id="334" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4796 %store_ln35 = store i8 %trunc_ln35_109, i7 %outputRow_addr_110

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="6138" st_id="334" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="8" op_0_bw="7">
<![CDATA[
:4797 %rowCenter_load_333 = load i7 %rowCenter_addr_112

]]></Node>
<StgValue><ssdm name="rowCenter_load_333"/></StgValue>
</operation>

<operation id="6139" st_id="334" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="8" op_0_bw="7">
<![CDATA[
:4800 %rowAbove_load_333 = load i7 %rowAbove_addr_112

]]></Node>
<StgValue><ssdm name="rowAbove_load_333"/></StgValue>
</operation>

<operation id="6140" st_id="334" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="8" op_0_bw="7">
<![CDATA[
:4802 %rowBelow_load_333 = load i7 %rowBelow_addr_112

]]></Node>
<StgValue><ssdm name="rowBelow_load_333"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="6141" st_id="335" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="8" op_0_bw="7">
<![CDATA[
:4797 %rowCenter_load_333 = load i7 %rowCenter_addr_112

]]></Node>
<StgValue><ssdm name="rowCenter_load_333"/></StgValue>
</operation>

<operation id="6142" st_id="335" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="8" op_0_bw="7">
<![CDATA[
:4800 %rowAbove_load_333 = load i7 %rowAbove_addr_112

]]></Node>
<StgValue><ssdm name="rowAbove_load_333"/></StgValue>
</operation>

<operation id="6143" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="9" op_0_bw="8">
<![CDATA[
:4801 %zext_ln27_778 = zext i8 %rowAbove_load_333

]]></Node>
<StgValue><ssdm name="zext_ln27_778"/></StgValue>
</operation>

<operation id="6144" st_id="335" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="8" op_0_bw="7">
<![CDATA[
:4802 %rowBelow_load_333 = load i7 %rowBelow_addr_112

]]></Node>
<StgValue><ssdm name="rowBelow_load_333"/></StgValue>
</operation>

<operation id="6145" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="9" op_0_bw="8">
<![CDATA[
:4803 %zext_ln27_779 = zext i8 %rowBelow_load_333

]]></Node>
<StgValue><ssdm name="zext_ln27_779"/></StgValue>
</operation>

<operation id="6146" st_id="335" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="8" op_0_bw="7">
<![CDATA[
:4804 %rowCenter_load_334 = load i7 %rowCenter_addr_111

]]></Node>
<StgValue><ssdm name="rowCenter_load_334"/></StgValue>
</operation>

<operation id="6147" st_id="335" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4809 %add_ln27_333 = add i9 %zext_ln27_779, i9 %zext_ln27_778

]]></Node>
<StgValue><ssdm name="add_ln27_333"/></StgValue>
</operation>

<operation id="6148" st_id="335" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="8" op_0_bw="7">
<![CDATA[
:4816 %rowAbove_load_334 = load i7 %rowAbove_addr_111

]]></Node>
<StgValue><ssdm name="rowAbove_load_334"/></StgValue>
</operation>

<operation id="6149" st_id="335" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="8" op_0_bw="7">
<![CDATA[
:4821 %rowBelow_load_334 = load i7 %rowBelow_addr_111

]]></Node>
<StgValue><ssdm name="rowBelow_load_334"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="6150" st_id="336" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="8" op_0_bw="7">
<![CDATA[
:4804 %rowCenter_load_334 = load i7 %rowCenter_addr_111

]]></Node>
<StgValue><ssdm name="rowCenter_load_334"/></StgValue>
</operation>

<operation id="6151" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4806 %rowCenter_addr_113 = getelementptr i8 %rowCenter, i64 0, i64 113

]]></Node>
<StgValue><ssdm name="rowCenter_addr_113"/></StgValue>
</operation>

<operation id="6152" st_id="336" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="8" op_0_bw="7">
<![CDATA[
:4807 %rowCenter_load_335 = load i7 %rowCenter_addr_113

]]></Node>
<StgValue><ssdm name="rowCenter_load_335"/></StgValue>
</operation>

<operation id="6153" st_id="336" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="8" op_0_bw="7">
<![CDATA[
:4816 %rowAbove_load_334 = load i7 %rowAbove_addr_111

]]></Node>
<StgValue><ssdm name="rowAbove_load_334"/></StgValue>
</operation>

<operation id="6154" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4818 %rowAbove_addr_113 = getelementptr i8 %rowAbove, i64 0, i64 113

]]></Node>
<StgValue><ssdm name="rowAbove_addr_113"/></StgValue>
</operation>

<operation id="6155" st_id="336" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="8" op_0_bw="7">
<![CDATA[
:4819 %rowAbove_load_335 = load i7 %rowAbove_addr_113

]]></Node>
<StgValue><ssdm name="rowAbove_load_335"/></StgValue>
</operation>

<operation id="6156" st_id="336" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="8" op_0_bw="7">
<![CDATA[
:4821 %rowBelow_load_334 = load i7 %rowBelow_addr_111

]]></Node>
<StgValue><ssdm name="rowBelow_load_334"/></StgValue>
</operation>

<operation id="6157" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4823 %rowBelow_addr_113 = getelementptr i8 %rowBelow, i64 0, i64 113

]]></Node>
<StgValue><ssdm name="rowBelow_addr_113"/></StgValue>
</operation>

<operation id="6158" st_id="336" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="8" op_0_bw="7">
<![CDATA[
:4824 %rowBelow_load_335 = load i7 %rowBelow_addr_113

]]></Node>
<StgValue><ssdm name="rowBelow_load_335"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="6159" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4798 %shl_ln25_110 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_333, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_110"/></StgValue>
</operation>

<operation id="6160" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="14" op_0_bw="12">
<![CDATA[
:4799 %zext_ln27_777 = zext i12 %shl_ln25_110

]]></Node>
<StgValue><ssdm name="zext_ln27_777"/></StgValue>
</operation>

<operation id="6161" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="9" op_0_bw="8">
<![CDATA[
:4805 %zext_ln27_780 = zext i8 %rowCenter_load_334

]]></Node>
<StgValue><ssdm name="zext_ln27_780"/></StgValue>
</operation>

<operation id="6162" st_id="337" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="8" op_0_bw="7">
<![CDATA[
:4807 %rowCenter_load_335 = load i7 %rowCenter_addr_113

]]></Node>
<StgValue><ssdm name="rowCenter_load_335"/></StgValue>
</operation>

<operation id="6163" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="9" op_0_bw="8">
<![CDATA[
:4808 %zext_ln27_781 = zext i8 %rowCenter_load_335

]]></Node>
<StgValue><ssdm name="zext_ln27_781"/></StgValue>
</operation>

<operation id="6164" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="10" op_0_bw="9">
<![CDATA[
:4810 %zext_ln27_782 = zext i9 %add_ln27_333

]]></Node>
<StgValue><ssdm name="zext_ln27_782"/></StgValue>
</operation>

<operation id="6165" st_id="337" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4811 %add_ln27_334 = add i9 %zext_ln27_780, i9 %zext_ln27_781

]]></Node>
<StgValue><ssdm name="add_ln27_334"/></StgValue>
</operation>

<operation id="6166" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="10" op_0_bw="9">
<![CDATA[
:4812 %zext_ln27_783 = zext i9 %add_ln27_334

]]></Node>
<StgValue><ssdm name="zext_ln27_783"/></StgValue>
</operation>

<operation id="6167" st_id="337" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4813 %sum_adjacent_111 = add i10 %zext_ln27_783, i10 %zext_ln27_782

]]></Node>
<StgValue><ssdm name="sum_adjacent_111"/></StgValue>
</operation>

<operation id="6168" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4814 %shl_ln28_110 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_111, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_110"/></StgValue>
</operation>

<operation id="6169" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="14" op_0_bw="13">
<![CDATA[
:4815 %zext_ln30_777 = zext i13 %shl_ln28_110

]]></Node>
<StgValue><ssdm name="zext_ln30_777"/></StgValue>
</operation>

<operation id="6170" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="9" op_0_bw="8">
<![CDATA[
:4817 %zext_ln30_778 = zext i8 %rowAbove_load_334

]]></Node>
<StgValue><ssdm name="zext_ln30_778"/></StgValue>
</operation>

<operation id="6171" st_id="337" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="8" op_0_bw="7">
<![CDATA[
:4819 %rowAbove_load_335 = load i7 %rowAbove_addr_113

]]></Node>
<StgValue><ssdm name="rowAbove_load_335"/></StgValue>
</operation>

<operation id="6172" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="9" op_0_bw="8">
<![CDATA[
:4820 %zext_ln30_779 = zext i8 %rowAbove_load_335

]]></Node>
<StgValue><ssdm name="zext_ln30_779"/></StgValue>
</operation>

<operation id="6173" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="9" op_0_bw="8">
<![CDATA[
:4822 %zext_ln30_780 = zext i8 %rowBelow_load_334

]]></Node>
<StgValue><ssdm name="zext_ln30_780"/></StgValue>
</operation>

<operation id="6174" st_id="337" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="8" op_0_bw="7">
<![CDATA[
:4824 %rowBelow_load_335 = load i7 %rowBelow_addr_113

]]></Node>
<StgValue><ssdm name="rowBelow_load_335"/></StgValue>
</operation>

<operation id="6175" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4830" bw="9" op_0_bw="8">
<![CDATA[
:4825 %zext_ln30_781 = zext i8 %rowBelow_load_335

]]></Node>
<StgValue><ssdm name="zext_ln30_781"/></StgValue>
</operation>

<operation id="6176" st_id="337" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4831" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4826 %add_ln30_333 = add i9 %zext_ln30_779, i9 %zext_ln30_778

]]></Node>
<StgValue><ssdm name="add_ln30_333"/></StgValue>
</operation>

<operation id="6177" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="10" op_0_bw="9">
<![CDATA[
:4827 %zext_ln30_782 = zext i9 %add_ln30_333

]]></Node>
<StgValue><ssdm name="zext_ln30_782"/></StgValue>
</operation>

<operation id="6178" st_id="337" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4828 %add_ln30_334 = add i9 %zext_ln30_780, i9 %zext_ln30_781

]]></Node>
<StgValue><ssdm name="add_ln30_334"/></StgValue>
</operation>

<operation id="6179" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="10" op_0_bw="9">
<![CDATA[
:4829 %zext_ln30_783 = zext i9 %add_ln30_334

]]></Node>
<StgValue><ssdm name="zext_ln30_783"/></StgValue>
</operation>

<operation id="6180" st_id="337" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4830 %sum_diagonal_111 = add i10 %zext_ln30_783, i10 %zext_ln30_782

]]></Node>
<StgValue><ssdm name="sum_diagonal_111"/></StgValue>
</operation>

<operation id="6181" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4831 %shl_ln31_110 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_111, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_110"/></StgValue>
</operation>

<operation id="6182" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="13" op_0_bw="12">
<![CDATA[
:4832 %zext_ln34_222 = zext i12 %shl_ln31_110

]]></Node>
<StgValue><ssdm name="zext_ln34_222"/></StgValue>
</operation>

<operation id="6183" st_id="337" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4833 %add_ln34_340 = add i14 %zext_ln27_777, i14 %zext_ln30_777

]]></Node>
<StgValue><ssdm name="add_ln34_340"/></StgValue>
</operation>

<operation id="6184" st_id="337" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4834 %add_ln34_341 = add i13 %zext_ln34_222, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_341"/></StgValue>
</operation>

<operation id="6185" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="14" op_0_bw="13">
<![CDATA[
:4835 %zext_ln34_223 = zext i13 %add_ln34_341

]]></Node>
<StgValue><ssdm name="zext_ln34_223"/></StgValue>
</operation>

<operation id="6186" st_id="337" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4836 %add_ln34_111 = add i14 %zext_ln34_223, i14 %add_ln34_340

]]></Node>
<StgValue><ssdm name="add_ln34_111"/></StgValue>
</operation>

<operation id="6187" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4837 %trunc_ln35_110 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_111, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_110"/></StgValue>
</operation>

<operation id="6188" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4838 %outputRow_addr_111 = getelementptr i8 %outputRow, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="outputRow_addr_111"/></StgValue>
</operation>

<operation id="6189" st_id="337" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4839 %store_ln35 = store i8 %trunc_ln35_110, i7 %outputRow_addr_111

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="6190" st_id="337" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="8" op_0_bw="7">
<![CDATA[
:4840 %rowCenter_load_336 = load i7 %rowCenter_addr_113

]]></Node>
<StgValue><ssdm name="rowCenter_load_336"/></StgValue>
</operation>

<operation id="6191" st_id="337" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="8" op_0_bw="7">
<![CDATA[
:4843 %rowAbove_load_336 = load i7 %rowAbove_addr_113

]]></Node>
<StgValue><ssdm name="rowAbove_load_336"/></StgValue>
</operation>

<operation id="6192" st_id="337" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="8" op_0_bw="7">
<![CDATA[
:4845 %rowBelow_load_336 = load i7 %rowBelow_addr_113

]]></Node>
<StgValue><ssdm name="rowBelow_load_336"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="6193" st_id="338" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="8" op_0_bw="7">
<![CDATA[
:4840 %rowCenter_load_336 = load i7 %rowCenter_addr_113

]]></Node>
<StgValue><ssdm name="rowCenter_load_336"/></StgValue>
</operation>

<operation id="6194" st_id="338" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="8" op_0_bw="7">
<![CDATA[
:4843 %rowAbove_load_336 = load i7 %rowAbove_addr_113

]]></Node>
<StgValue><ssdm name="rowAbove_load_336"/></StgValue>
</operation>

<operation id="6195" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="9" op_0_bw="8">
<![CDATA[
:4844 %zext_ln27_785 = zext i8 %rowAbove_load_336

]]></Node>
<StgValue><ssdm name="zext_ln27_785"/></StgValue>
</operation>

<operation id="6196" st_id="338" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="8" op_0_bw="7">
<![CDATA[
:4845 %rowBelow_load_336 = load i7 %rowBelow_addr_113

]]></Node>
<StgValue><ssdm name="rowBelow_load_336"/></StgValue>
</operation>

<operation id="6197" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="9" op_0_bw="8">
<![CDATA[
:4846 %zext_ln27_786 = zext i8 %rowBelow_load_336

]]></Node>
<StgValue><ssdm name="zext_ln27_786"/></StgValue>
</operation>

<operation id="6198" st_id="338" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="8" op_0_bw="7">
<![CDATA[
:4847 %rowCenter_load_337 = load i7 %rowCenter_addr_112

]]></Node>
<StgValue><ssdm name="rowCenter_load_337"/></StgValue>
</operation>

<operation id="6199" st_id="338" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4852 %add_ln27_336 = add i9 %zext_ln27_786, i9 %zext_ln27_785

]]></Node>
<StgValue><ssdm name="add_ln27_336"/></StgValue>
</operation>

<operation id="6200" st_id="338" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="8" op_0_bw="7">
<![CDATA[
:4859 %rowAbove_load_337 = load i7 %rowAbove_addr_112

]]></Node>
<StgValue><ssdm name="rowAbove_load_337"/></StgValue>
</operation>

<operation id="6201" st_id="338" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="8" op_0_bw="7">
<![CDATA[
:4864 %rowBelow_load_337 = load i7 %rowBelow_addr_112

]]></Node>
<StgValue><ssdm name="rowBelow_load_337"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="6202" st_id="339" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="8" op_0_bw="7">
<![CDATA[
:4847 %rowCenter_load_337 = load i7 %rowCenter_addr_112

]]></Node>
<StgValue><ssdm name="rowCenter_load_337"/></StgValue>
</operation>

<operation id="6203" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4849 %rowCenter_addr_114 = getelementptr i8 %rowCenter, i64 0, i64 114

]]></Node>
<StgValue><ssdm name="rowCenter_addr_114"/></StgValue>
</operation>

<operation id="6204" st_id="339" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="8" op_0_bw="7">
<![CDATA[
:4850 %rowCenter_load_338 = load i7 %rowCenter_addr_114

]]></Node>
<StgValue><ssdm name="rowCenter_load_338"/></StgValue>
</operation>

<operation id="6205" st_id="339" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="8" op_0_bw="7">
<![CDATA[
:4859 %rowAbove_load_337 = load i7 %rowAbove_addr_112

]]></Node>
<StgValue><ssdm name="rowAbove_load_337"/></StgValue>
</operation>

<operation id="6206" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4861 %rowAbove_addr_114 = getelementptr i8 %rowAbove, i64 0, i64 114

]]></Node>
<StgValue><ssdm name="rowAbove_addr_114"/></StgValue>
</operation>

<operation id="6207" st_id="339" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="8" op_0_bw="7">
<![CDATA[
:4862 %rowAbove_load_338 = load i7 %rowAbove_addr_114

]]></Node>
<StgValue><ssdm name="rowAbove_load_338"/></StgValue>
</operation>

<operation id="6208" st_id="339" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="8" op_0_bw="7">
<![CDATA[
:4864 %rowBelow_load_337 = load i7 %rowBelow_addr_112

]]></Node>
<StgValue><ssdm name="rowBelow_load_337"/></StgValue>
</operation>

<operation id="6209" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4866 %rowBelow_addr_114 = getelementptr i8 %rowBelow, i64 0, i64 114

]]></Node>
<StgValue><ssdm name="rowBelow_addr_114"/></StgValue>
</operation>

<operation id="6210" st_id="339" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="8" op_0_bw="7">
<![CDATA[
:4867 %rowBelow_load_338 = load i7 %rowBelow_addr_114

]]></Node>
<StgValue><ssdm name="rowBelow_load_338"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="6211" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4841 %shl_ln25_111 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_336, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_111"/></StgValue>
</operation>

<operation id="6212" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="14" op_0_bw="12">
<![CDATA[
:4842 %zext_ln27_784 = zext i12 %shl_ln25_111

]]></Node>
<StgValue><ssdm name="zext_ln27_784"/></StgValue>
</operation>

<operation id="6213" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="9" op_0_bw="8">
<![CDATA[
:4848 %zext_ln27_787 = zext i8 %rowCenter_load_337

]]></Node>
<StgValue><ssdm name="zext_ln27_787"/></StgValue>
</operation>

<operation id="6214" st_id="340" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="8" op_0_bw="7">
<![CDATA[
:4850 %rowCenter_load_338 = load i7 %rowCenter_addr_114

]]></Node>
<StgValue><ssdm name="rowCenter_load_338"/></StgValue>
</operation>

<operation id="6215" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="9" op_0_bw="8">
<![CDATA[
:4851 %zext_ln27_788 = zext i8 %rowCenter_load_338

]]></Node>
<StgValue><ssdm name="zext_ln27_788"/></StgValue>
</operation>

<operation id="6216" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="10" op_0_bw="9">
<![CDATA[
:4853 %zext_ln27_789 = zext i9 %add_ln27_336

]]></Node>
<StgValue><ssdm name="zext_ln27_789"/></StgValue>
</operation>

<operation id="6217" st_id="340" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4854 %add_ln27_337 = add i9 %zext_ln27_787, i9 %zext_ln27_788

]]></Node>
<StgValue><ssdm name="add_ln27_337"/></StgValue>
</operation>

<operation id="6218" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="10" op_0_bw="9">
<![CDATA[
:4855 %zext_ln27_790 = zext i9 %add_ln27_337

]]></Node>
<StgValue><ssdm name="zext_ln27_790"/></StgValue>
</operation>

<operation id="6219" st_id="340" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4861" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4856 %sum_adjacent_112 = add i10 %zext_ln27_790, i10 %zext_ln27_789

]]></Node>
<StgValue><ssdm name="sum_adjacent_112"/></StgValue>
</operation>

<operation id="6220" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4857 %shl_ln28_111 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_112, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_111"/></StgValue>
</operation>

<operation id="6221" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4863" bw="14" op_0_bw="13">
<![CDATA[
:4858 %zext_ln30_784 = zext i13 %shl_ln28_111

]]></Node>
<StgValue><ssdm name="zext_ln30_784"/></StgValue>
</operation>

<operation id="6222" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="9" op_0_bw="8">
<![CDATA[
:4860 %zext_ln30_785 = zext i8 %rowAbove_load_337

]]></Node>
<StgValue><ssdm name="zext_ln30_785"/></StgValue>
</operation>

<operation id="6223" st_id="340" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="8" op_0_bw="7">
<![CDATA[
:4862 %rowAbove_load_338 = load i7 %rowAbove_addr_114

]]></Node>
<StgValue><ssdm name="rowAbove_load_338"/></StgValue>
</operation>

<operation id="6224" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="9" op_0_bw="8">
<![CDATA[
:4863 %zext_ln30_786 = zext i8 %rowAbove_load_338

]]></Node>
<StgValue><ssdm name="zext_ln30_786"/></StgValue>
</operation>

<operation id="6225" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="9" op_0_bw="8">
<![CDATA[
:4865 %zext_ln30_787 = zext i8 %rowBelow_load_337

]]></Node>
<StgValue><ssdm name="zext_ln30_787"/></StgValue>
</operation>

<operation id="6226" st_id="340" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="8" op_0_bw="7">
<![CDATA[
:4867 %rowBelow_load_338 = load i7 %rowBelow_addr_114

]]></Node>
<StgValue><ssdm name="rowBelow_load_338"/></StgValue>
</operation>

<operation id="6227" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="9" op_0_bw="8">
<![CDATA[
:4868 %zext_ln30_788 = zext i8 %rowBelow_load_338

]]></Node>
<StgValue><ssdm name="zext_ln30_788"/></StgValue>
</operation>

<operation id="6228" st_id="340" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4869 %add_ln30_336 = add i9 %zext_ln30_786, i9 %zext_ln30_785

]]></Node>
<StgValue><ssdm name="add_ln30_336"/></StgValue>
</operation>

<operation id="6229" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="10" op_0_bw="9">
<![CDATA[
:4870 %zext_ln30_789 = zext i9 %add_ln30_336

]]></Node>
<StgValue><ssdm name="zext_ln30_789"/></StgValue>
</operation>

<operation id="6230" st_id="340" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4871 %add_ln30_337 = add i9 %zext_ln30_787, i9 %zext_ln30_788

]]></Node>
<StgValue><ssdm name="add_ln30_337"/></StgValue>
</operation>

<operation id="6231" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="10" op_0_bw="9">
<![CDATA[
:4872 %zext_ln30_790 = zext i9 %add_ln30_337

]]></Node>
<StgValue><ssdm name="zext_ln30_790"/></StgValue>
</operation>

<operation id="6232" st_id="340" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4873 %sum_diagonal_112 = add i10 %zext_ln30_790, i10 %zext_ln30_789

]]></Node>
<StgValue><ssdm name="sum_diagonal_112"/></StgValue>
</operation>

<operation id="6233" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4874 %shl_ln31_111 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_112, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_111"/></StgValue>
</operation>

<operation id="6234" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4880" bw="13" op_0_bw="12">
<![CDATA[
:4875 %zext_ln34_224 = zext i12 %shl_ln31_111

]]></Node>
<StgValue><ssdm name="zext_ln34_224"/></StgValue>
</operation>

<operation id="6235" st_id="340" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4881" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4876 %add_ln34_342 = add i14 %zext_ln27_784, i14 %zext_ln30_784

]]></Node>
<StgValue><ssdm name="add_ln34_342"/></StgValue>
</operation>

<operation id="6236" st_id="340" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4882" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4877 %add_ln34_343 = add i13 %zext_ln34_224, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_343"/></StgValue>
</operation>

<operation id="6237" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="14" op_0_bw="13">
<![CDATA[
:4878 %zext_ln34_225 = zext i13 %add_ln34_343

]]></Node>
<StgValue><ssdm name="zext_ln34_225"/></StgValue>
</operation>

<operation id="6238" st_id="340" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4879 %add_ln34_112 = add i14 %zext_ln34_225, i14 %add_ln34_342

]]></Node>
<StgValue><ssdm name="add_ln34_112"/></StgValue>
</operation>

<operation id="6239" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4885" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4880 %trunc_ln35_111 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_112, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_111"/></StgValue>
</operation>

<operation id="6240" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4881 %outputRow_addr_112 = getelementptr i8 %outputRow, i64 0, i64 113

]]></Node>
<StgValue><ssdm name="outputRow_addr_112"/></StgValue>
</operation>

<operation id="6241" st_id="340" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4882 %store_ln35 = store i8 %trunc_ln35_111, i7 %outputRow_addr_112

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="6242" st_id="340" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="8" op_0_bw="7">
<![CDATA[
:4883 %rowCenter_load_339 = load i7 %rowCenter_addr_114

]]></Node>
<StgValue><ssdm name="rowCenter_load_339"/></StgValue>
</operation>

<operation id="6243" st_id="340" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="8" op_0_bw="7">
<![CDATA[
:4886 %rowAbove_load_339 = load i7 %rowAbove_addr_114

]]></Node>
<StgValue><ssdm name="rowAbove_load_339"/></StgValue>
</operation>

<operation id="6244" st_id="340" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="8" op_0_bw="7">
<![CDATA[
:4888 %rowBelow_load_339 = load i7 %rowBelow_addr_114

]]></Node>
<StgValue><ssdm name="rowBelow_load_339"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="6245" st_id="341" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="8" op_0_bw="7">
<![CDATA[
:4883 %rowCenter_load_339 = load i7 %rowCenter_addr_114

]]></Node>
<StgValue><ssdm name="rowCenter_load_339"/></StgValue>
</operation>

<operation id="6246" st_id="341" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="8" op_0_bw="7">
<![CDATA[
:4886 %rowAbove_load_339 = load i7 %rowAbove_addr_114

]]></Node>
<StgValue><ssdm name="rowAbove_load_339"/></StgValue>
</operation>

<operation id="6247" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="9" op_0_bw="8">
<![CDATA[
:4887 %zext_ln27_792 = zext i8 %rowAbove_load_339

]]></Node>
<StgValue><ssdm name="zext_ln27_792"/></StgValue>
</operation>

<operation id="6248" st_id="341" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="8" op_0_bw="7">
<![CDATA[
:4888 %rowBelow_load_339 = load i7 %rowBelow_addr_114

]]></Node>
<StgValue><ssdm name="rowBelow_load_339"/></StgValue>
</operation>

<operation id="6249" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="9" op_0_bw="8">
<![CDATA[
:4889 %zext_ln27_793 = zext i8 %rowBelow_load_339

]]></Node>
<StgValue><ssdm name="zext_ln27_793"/></StgValue>
</operation>

<operation id="6250" st_id="341" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="8" op_0_bw="7">
<![CDATA[
:4890 %rowCenter_load_340 = load i7 %rowCenter_addr_113

]]></Node>
<StgValue><ssdm name="rowCenter_load_340"/></StgValue>
</operation>

<operation id="6251" st_id="341" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4900" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4895 %add_ln27_339 = add i9 %zext_ln27_793, i9 %zext_ln27_792

]]></Node>
<StgValue><ssdm name="add_ln27_339"/></StgValue>
</operation>

<operation id="6252" st_id="341" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="8" op_0_bw="7">
<![CDATA[
:4902 %rowAbove_load_340 = load i7 %rowAbove_addr_113

]]></Node>
<StgValue><ssdm name="rowAbove_load_340"/></StgValue>
</operation>

<operation id="6253" st_id="341" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="8" op_0_bw="7">
<![CDATA[
:4907 %rowBelow_load_340 = load i7 %rowBelow_addr_113

]]></Node>
<StgValue><ssdm name="rowBelow_load_340"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="6254" st_id="342" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="8" op_0_bw="7">
<![CDATA[
:4890 %rowCenter_load_340 = load i7 %rowCenter_addr_113

]]></Node>
<StgValue><ssdm name="rowCenter_load_340"/></StgValue>
</operation>

<operation id="6255" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4897" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4892 %rowCenter_addr_115 = getelementptr i8 %rowCenter, i64 0, i64 115

]]></Node>
<StgValue><ssdm name="rowCenter_addr_115"/></StgValue>
</operation>

<operation id="6256" st_id="342" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="8" op_0_bw="7">
<![CDATA[
:4893 %rowCenter_load_341 = load i7 %rowCenter_addr_115

]]></Node>
<StgValue><ssdm name="rowCenter_load_341"/></StgValue>
</operation>

<operation id="6257" st_id="342" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="8" op_0_bw="7">
<![CDATA[
:4902 %rowAbove_load_340 = load i7 %rowAbove_addr_113

]]></Node>
<StgValue><ssdm name="rowAbove_load_340"/></StgValue>
</operation>

<operation id="6258" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4904 %rowAbove_addr_115 = getelementptr i8 %rowAbove, i64 0, i64 115

]]></Node>
<StgValue><ssdm name="rowAbove_addr_115"/></StgValue>
</operation>

<operation id="6259" st_id="342" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="8" op_0_bw="7">
<![CDATA[
:4905 %rowAbove_load_341 = load i7 %rowAbove_addr_115

]]></Node>
<StgValue><ssdm name="rowAbove_load_341"/></StgValue>
</operation>

<operation id="6260" st_id="342" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="8" op_0_bw="7">
<![CDATA[
:4907 %rowBelow_load_340 = load i7 %rowBelow_addr_113

]]></Node>
<StgValue><ssdm name="rowBelow_load_340"/></StgValue>
</operation>

<operation id="6261" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4914" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4909 %rowBelow_addr_115 = getelementptr i8 %rowBelow, i64 0, i64 115

]]></Node>
<StgValue><ssdm name="rowBelow_addr_115"/></StgValue>
</operation>

<operation id="6262" st_id="342" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4915" bw="8" op_0_bw="7">
<![CDATA[
:4910 %rowBelow_load_341 = load i7 %rowBelow_addr_115

]]></Node>
<StgValue><ssdm name="rowBelow_load_341"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="6263" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4889" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4884 %shl_ln25_112 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_339, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_112"/></StgValue>
</operation>

<operation id="6264" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="14" op_0_bw="12">
<![CDATA[
:4885 %zext_ln27_791 = zext i12 %shl_ln25_112

]]></Node>
<StgValue><ssdm name="zext_ln27_791"/></StgValue>
</operation>

<operation id="6265" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="9" op_0_bw="8">
<![CDATA[
:4891 %zext_ln27_794 = zext i8 %rowCenter_load_340

]]></Node>
<StgValue><ssdm name="zext_ln27_794"/></StgValue>
</operation>

<operation id="6266" st_id="343" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="8" op_0_bw="7">
<![CDATA[
:4893 %rowCenter_load_341 = load i7 %rowCenter_addr_115

]]></Node>
<StgValue><ssdm name="rowCenter_load_341"/></StgValue>
</operation>

<operation id="6267" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4899" bw="9" op_0_bw="8">
<![CDATA[
:4894 %zext_ln27_795 = zext i8 %rowCenter_load_341

]]></Node>
<StgValue><ssdm name="zext_ln27_795"/></StgValue>
</operation>

<operation id="6268" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4901" bw="10" op_0_bw="9">
<![CDATA[
:4896 %zext_ln27_796 = zext i9 %add_ln27_339

]]></Node>
<StgValue><ssdm name="zext_ln27_796"/></StgValue>
</operation>

<operation id="6269" st_id="343" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4902" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4897 %add_ln27_340 = add i9 %zext_ln27_794, i9 %zext_ln27_795

]]></Node>
<StgValue><ssdm name="add_ln27_340"/></StgValue>
</operation>

<operation id="6270" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="10" op_0_bw="9">
<![CDATA[
:4898 %zext_ln27_797 = zext i9 %add_ln27_340

]]></Node>
<StgValue><ssdm name="zext_ln27_797"/></StgValue>
</operation>

<operation id="6271" st_id="343" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4904" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4899 %sum_adjacent_113 = add i10 %zext_ln27_797, i10 %zext_ln27_796

]]></Node>
<StgValue><ssdm name="sum_adjacent_113"/></StgValue>
</operation>

<operation id="6272" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4900 %shl_ln28_112 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_113, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_112"/></StgValue>
</operation>

<operation id="6273" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="14" op_0_bw="13">
<![CDATA[
:4901 %zext_ln30_791 = zext i13 %shl_ln28_112

]]></Node>
<StgValue><ssdm name="zext_ln30_791"/></StgValue>
</operation>

<operation id="6274" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="9" op_0_bw="8">
<![CDATA[
:4903 %zext_ln30_792 = zext i8 %rowAbove_load_340

]]></Node>
<StgValue><ssdm name="zext_ln30_792"/></StgValue>
</operation>

<operation id="6275" st_id="343" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="8" op_0_bw="7">
<![CDATA[
:4905 %rowAbove_load_341 = load i7 %rowAbove_addr_115

]]></Node>
<StgValue><ssdm name="rowAbove_load_341"/></StgValue>
</operation>

<operation id="6276" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4911" bw="9" op_0_bw="8">
<![CDATA[
:4906 %zext_ln30_793 = zext i8 %rowAbove_load_341

]]></Node>
<StgValue><ssdm name="zext_ln30_793"/></StgValue>
</operation>

<operation id="6277" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="9" op_0_bw="8">
<![CDATA[
:4908 %zext_ln30_794 = zext i8 %rowBelow_load_340

]]></Node>
<StgValue><ssdm name="zext_ln30_794"/></StgValue>
</operation>

<operation id="6278" st_id="343" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4915" bw="8" op_0_bw="7">
<![CDATA[
:4910 %rowBelow_load_341 = load i7 %rowBelow_addr_115

]]></Node>
<StgValue><ssdm name="rowBelow_load_341"/></StgValue>
</operation>

<operation id="6279" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4916" bw="9" op_0_bw="8">
<![CDATA[
:4911 %zext_ln30_795 = zext i8 %rowBelow_load_341

]]></Node>
<StgValue><ssdm name="zext_ln30_795"/></StgValue>
</operation>

<operation id="6280" st_id="343" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4917" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4912 %add_ln30_339 = add i9 %zext_ln30_793, i9 %zext_ln30_792

]]></Node>
<StgValue><ssdm name="add_ln30_339"/></StgValue>
</operation>

<operation id="6281" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4918" bw="10" op_0_bw="9">
<![CDATA[
:4913 %zext_ln30_796 = zext i9 %add_ln30_339

]]></Node>
<StgValue><ssdm name="zext_ln30_796"/></StgValue>
</operation>

<operation id="6282" st_id="343" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4919" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4914 %add_ln30_340 = add i9 %zext_ln30_794, i9 %zext_ln30_795

]]></Node>
<StgValue><ssdm name="add_ln30_340"/></StgValue>
</operation>

<operation id="6283" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4920" bw="10" op_0_bw="9">
<![CDATA[
:4915 %zext_ln30_797 = zext i9 %add_ln30_340

]]></Node>
<StgValue><ssdm name="zext_ln30_797"/></StgValue>
</operation>

<operation id="6284" st_id="343" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4921" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4916 %sum_diagonal_113 = add i10 %zext_ln30_797, i10 %zext_ln30_796

]]></Node>
<StgValue><ssdm name="sum_diagonal_113"/></StgValue>
</operation>

<operation id="6285" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4922" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4917 %shl_ln31_112 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_113, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_112"/></StgValue>
</operation>

<operation id="6286" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4923" bw="13" op_0_bw="12">
<![CDATA[
:4918 %zext_ln34_226 = zext i12 %shl_ln31_112

]]></Node>
<StgValue><ssdm name="zext_ln34_226"/></StgValue>
</operation>

<operation id="6287" st_id="343" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4924" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4919 %add_ln34_344 = add i14 %zext_ln27_791, i14 %zext_ln30_791

]]></Node>
<StgValue><ssdm name="add_ln34_344"/></StgValue>
</operation>

<operation id="6288" st_id="343" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4925" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4920 %add_ln34_345 = add i13 %zext_ln34_226, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_345"/></StgValue>
</operation>

<operation id="6289" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4926" bw="14" op_0_bw="13">
<![CDATA[
:4921 %zext_ln34_227 = zext i13 %add_ln34_345

]]></Node>
<StgValue><ssdm name="zext_ln34_227"/></StgValue>
</operation>

<operation id="6290" st_id="343" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4927" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4922 %add_ln34_113 = add i14 %zext_ln34_227, i14 %add_ln34_344

]]></Node>
<StgValue><ssdm name="add_ln34_113"/></StgValue>
</operation>

<operation id="6291" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4928" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4923 %trunc_ln35_112 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_113, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_112"/></StgValue>
</operation>

<operation id="6292" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4929" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4924 %outputRow_addr_113 = getelementptr i8 %outputRow, i64 0, i64 114

]]></Node>
<StgValue><ssdm name="outputRow_addr_113"/></StgValue>
</operation>

<operation id="6293" st_id="343" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4930" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4925 %store_ln35 = store i8 %trunc_ln35_112, i7 %outputRow_addr_113

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="6294" st_id="343" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="8" op_0_bw="7">
<![CDATA[
:4926 %rowCenter_load_342 = load i7 %rowCenter_addr_115

]]></Node>
<StgValue><ssdm name="rowCenter_load_342"/></StgValue>
</operation>

<operation id="6295" st_id="343" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="8" op_0_bw="7">
<![CDATA[
:4929 %rowAbove_load_342 = load i7 %rowAbove_addr_115

]]></Node>
<StgValue><ssdm name="rowAbove_load_342"/></StgValue>
</operation>

<operation id="6296" st_id="343" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="8" op_0_bw="7">
<![CDATA[
:4931 %rowBelow_load_342 = load i7 %rowBelow_addr_115

]]></Node>
<StgValue><ssdm name="rowBelow_load_342"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="6297" st_id="344" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="8" op_0_bw="7">
<![CDATA[
:4926 %rowCenter_load_342 = load i7 %rowCenter_addr_115

]]></Node>
<StgValue><ssdm name="rowCenter_load_342"/></StgValue>
</operation>

<operation id="6298" st_id="344" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="8" op_0_bw="7">
<![CDATA[
:4929 %rowAbove_load_342 = load i7 %rowAbove_addr_115

]]></Node>
<StgValue><ssdm name="rowAbove_load_342"/></StgValue>
</operation>

<operation id="6299" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="9" op_0_bw="8">
<![CDATA[
:4930 %zext_ln27_799 = zext i8 %rowAbove_load_342

]]></Node>
<StgValue><ssdm name="zext_ln27_799"/></StgValue>
</operation>

<operation id="6300" st_id="344" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="8" op_0_bw="7">
<![CDATA[
:4931 %rowBelow_load_342 = load i7 %rowBelow_addr_115

]]></Node>
<StgValue><ssdm name="rowBelow_load_342"/></StgValue>
</operation>

<operation id="6301" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4937" bw="9" op_0_bw="8">
<![CDATA[
:4932 %zext_ln27_800 = zext i8 %rowBelow_load_342

]]></Node>
<StgValue><ssdm name="zext_ln27_800"/></StgValue>
</operation>

<operation id="6302" st_id="344" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4938" bw="8" op_0_bw="7">
<![CDATA[
:4933 %rowCenter_load_343 = load i7 %rowCenter_addr_114

]]></Node>
<StgValue><ssdm name="rowCenter_load_343"/></StgValue>
</operation>

<operation id="6303" st_id="344" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4943" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4938 %add_ln27_342 = add i9 %zext_ln27_800, i9 %zext_ln27_799

]]></Node>
<StgValue><ssdm name="add_ln27_342"/></StgValue>
</operation>

<operation id="6304" st_id="344" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="8" op_0_bw="7">
<![CDATA[
:4945 %rowAbove_load_343 = load i7 %rowAbove_addr_114

]]></Node>
<StgValue><ssdm name="rowAbove_load_343"/></StgValue>
</operation>

<operation id="6305" st_id="344" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="8" op_0_bw="7">
<![CDATA[
:4950 %rowBelow_load_343 = load i7 %rowBelow_addr_114

]]></Node>
<StgValue><ssdm name="rowBelow_load_343"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="6306" st_id="345" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4938" bw="8" op_0_bw="7">
<![CDATA[
:4933 %rowCenter_load_343 = load i7 %rowCenter_addr_114

]]></Node>
<StgValue><ssdm name="rowCenter_load_343"/></StgValue>
</operation>

<operation id="6307" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4940" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4935 %rowCenter_addr_116 = getelementptr i8 %rowCenter, i64 0, i64 116

]]></Node>
<StgValue><ssdm name="rowCenter_addr_116"/></StgValue>
</operation>

<operation id="6308" st_id="345" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4941" bw="8" op_0_bw="7">
<![CDATA[
:4936 %rowCenter_load_344 = load i7 %rowCenter_addr_116

]]></Node>
<StgValue><ssdm name="rowCenter_load_344"/></StgValue>
</operation>

<operation id="6309" st_id="345" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="8" op_0_bw="7">
<![CDATA[
:4945 %rowAbove_load_343 = load i7 %rowAbove_addr_114

]]></Node>
<StgValue><ssdm name="rowAbove_load_343"/></StgValue>
</operation>

<operation id="6310" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4952" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4947 %rowAbove_addr_116 = getelementptr i8 %rowAbove, i64 0, i64 116

]]></Node>
<StgValue><ssdm name="rowAbove_addr_116"/></StgValue>
</operation>

<operation id="6311" st_id="345" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="8" op_0_bw="7">
<![CDATA[
:4948 %rowAbove_load_344 = load i7 %rowAbove_addr_116

]]></Node>
<StgValue><ssdm name="rowAbove_load_344"/></StgValue>
</operation>

<operation id="6312" st_id="345" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="8" op_0_bw="7">
<![CDATA[
:4950 %rowBelow_load_343 = load i7 %rowBelow_addr_114

]]></Node>
<StgValue><ssdm name="rowBelow_load_343"/></StgValue>
</operation>

<operation id="6313" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4952 %rowBelow_addr_116 = getelementptr i8 %rowBelow, i64 0, i64 116

]]></Node>
<StgValue><ssdm name="rowBelow_addr_116"/></StgValue>
</operation>

<operation id="6314" st_id="345" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="8" op_0_bw="7">
<![CDATA[
:4953 %rowBelow_load_344 = load i7 %rowBelow_addr_116

]]></Node>
<StgValue><ssdm name="rowBelow_load_344"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="6315" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4932" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4927 %shl_ln25_113 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_342, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_113"/></StgValue>
</operation>

<operation id="6316" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4933" bw="14" op_0_bw="12">
<![CDATA[
:4928 %zext_ln27_798 = zext i12 %shl_ln25_113

]]></Node>
<StgValue><ssdm name="zext_ln27_798"/></StgValue>
</operation>

<operation id="6317" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4939" bw="9" op_0_bw="8">
<![CDATA[
:4934 %zext_ln27_801 = zext i8 %rowCenter_load_343

]]></Node>
<StgValue><ssdm name="zext_ln27_801"/></StgValue>
</operation>

<operation id="6318" st_id="346" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4941" bw="8" op_0_bw="7">
<![CDATA[
:4936 %rowCenter_load_344 = load i7 %rowCenter_addr_116

]]></Node>
<StgValue><ssdm name="rowCenter_load_344"/></StgValue>
</operation>

<operation id="6319" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4942" bw="9" op_0_bw="8">
<![CDATA[
:4937 %zext_ln27_802 = zext i8 %rowCenter_load_344

]]></Node>
<StgValue><ssdm name="zext_ln27_802"/></StgValue>
</operation>

<operation id="6320" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="10" op_0_bw="9">
<![CDATA[
:4939 %zext_ln27_803 = zext i9 %add_ln27_342

]]></Node>
<StgValue><ssdm name="zext_ln27_803"/></StgValue>
</operation>

<operation id="6321" st_id="346" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4940 %add_ln27_343 = add i9 %zext_ln27_801, i9 %zext_ln27_802

]]></Node>
<StgValue><ssdm name="add_ln27_343"/></StgValue>
</operation>

<operation id="6322" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="10" op_0_bw="9">
<![CDATA[
:4941 %zext_ln27_804 = zext i9 %add_ln27_343

]]></Node>
<StgValue><ssdm name="zext_ln27_804"/></StgValue>
</operation>

<operation id="6323" st_id="346" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4942 %sum_adjacent_114 = add i10 %zext_ln27_804, i10 %zext_ln27_803

]]></Node>
<StgValue><ssdm name="sum_adjacent_114"/></StgValue>
</operation>

<operation id="6324" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4943 %shl_ln28_113 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_114, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_113"/></StgValue>
</operation>

<operation id="6325" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="14" op_0_bw="13">
<![CDATA[
:4944 %zext_ln30_798 = zext i13 %shl_ln28_113

]]></Node>
<StgValue><ssdm name="zext_ln30_798"/></StgValue>
</operation>

<operation id="6326" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4951" bw="9" op_0_bw="8">
<![CDATA[
:4946 %zext_ln30_799 = zext i8 %rowAbove_load_343

]]></Node>
<StgValue><ssdm name="zext_ln30_799"/></StgValue>
</operation>

<operation id="6327" st_id="346" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="8" op_0_bw="7">
<![CDATA[
:4948 %rowAbove_load_344 = load i7 %rowAbove_addr_116

]]></Node>
<StgValue><ssdm name="rowAbove_load_344"/></StgValue>
</operation>

<operation id="6328" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4954" bw="9" op_0_bw="8">
<![CDATA[
:4949 %zext_ln30_800 = zext i8 %rowAbove_load_344

]]></Node>
<StgValue><ssdm name="zext_ln30_800"/></StgValue>
</operation>

<operation id="6329" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="9" op_0_bw="8">
<![CDATA[
:4951 %zext_ln30_801 = zext i8 %rowBelow_load_343

]]></Node>
<StgValue><ssdm name="zext_ln30_801"/></StgValue>
</operation>

<operation id="6330" st_id="346" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="8" op_0_bw="7">
<![CDATA[
:4953 %rowBelow_load_344 = load i7 %rowBelow_addr_116

]]></Node>
<StgValue><ssdm name="rowBelow_load_344"/></StgValue>
</operation>

<operation id="6331" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="9" op_0_bw="8">
<![CDATA[
:4954 %zext_ln30_802 = zext i8 %rowBelow_load_344

]]></Node>
<StgValue><ssdm name="zext_ln30_802"/></StgValue>
</operation>

<operation id="6332" st_id="346" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4955 %add_ln30_342 = add i9 %zext_ln30_800, i9 %zext_ln30_799

]]></Node>
<StgValue><ssdm name="add_ln30_342"/></StgValue>
</operation>

<operation id="6333" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="10" op_0_bw="9">
<![CDATA[
:4956 %zext_ln30_803 = zext i9 %add_ln30_342

]]></Node>
<StgValue><ssdm name="zext_ln30_803"/></StgValue>
</operation>

<operation id="6334" st_id="346" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4957 %add_ln30_343 = add i9 %zext_ln30_801, i9 %zext_ln30_802

]]></Node>
<StgValue><ssdm name="add_ln30_343"/></StgValue>
</operation>

<operation id="6335" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="10" op_0_bw="9">
<![CDATA[
:4958 %zext_ln30_804 = zext i9 %add_ln30_343

]]></Node>
<StgValue><ssdm name="zext_ln30_804"/></StgValue>
</operation>

<operation id="6336" st_id="346" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4964" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4959 %sum_diagonal_114 = add i10 %zext_ln30_804, i10 %zext_ln30_803

]]></Node>
<StgValue><ssdm name="sum_diagonal_114"/></StgValue>
</operation>

<operation id="6337" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4965" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:4960 %shl_ln31_113 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_114, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_113"/></StgValue>
</operation>

<operation id="6338" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4966" bw="13" op_0_bw="12">
<![CDATA[
:4961 %zext_ln34_228 = zext i12 %shl_ln31_113

]]></Node>
<StgValue><ssdm name="zext_ln34_228"/></StgValue>
</operation>

<operation id="6339" st_id="346" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4967" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4962 %add_ln34_346 = add i14 %zext_ln27_798, i14 %zext_ln30_798

]]></Node>
<StgValue><ssdm name="add_ln34_346"/></StgValue>
</operation>

<operation id="6340" st_id="346" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4968" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4963 %add_ln34_347 = add i13 %zext_ln34_228, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_347"/></StgValue>
</operation>

<operation id="6341" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4969" bw="14" op_0_bw="13">
<![CDATA[
:4964 %zext_ln34_229 = zext i13 %add_ln34_347

]]></Node>
<StgValue><ssdm name="zext_ln34_229"/></StgValue>
</operation>

<operation id="6342" st_id="346" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4970" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4965 %add_ln34_114 = add i14 %zext_ln34_229, i14 %add_ln34_346

]]></Node>
<StgValue><ssdm name="add_ln34_114"/></StgValue>
</operation>

<operation id="6343" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4966 %trunc_ln35_113 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_114, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_113"/></StgValue>
</operation>

<operation id="6344" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4967 %outputRow_addr_114 = getelementptr i8 %outputRow, i64 0, i64 115

]]></Node>
<StgValue><ssdm name="outputRow_addr_114"/></StgValue>
</operation>

<operation id="6345" st_id="346" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4968 %store_ln35 = store i8 %trunc_ln35_113, i7 %outputRow_addr_114

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="6346" st_id="346" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="8" op_0_bw="7">
<![CDATA[
:4969 %rowCenter_load_345 = load i7 %rowCenter_addr_116

]]></Node>
<StgValue><ssdm name="rowCenter_load_345"/></StgValue>
</operation>

<operation id="6347" st_id="346" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="8" op_0_bw="7">
<![CDATA[
:4972 %rowAbove_load_345 = load i7 %rowAbove_addr_116

]]></Node>
<StgValue><ssdm name="rowAbove_load_345"/></StgValue>
</operation>

<operation id="6348" st_id="346" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="8" op_0_bw="7">
<![CDATA[
:4974 %rowBelow_load_345 = load i7 %rowBelow_addr_116

]]></Node>
<StgValue><ssdm name="rowBelow_load_345"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="6349" st_id="347" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="8" op_0_bw="7">
<![CDATA[
:4969 %rowCenter_load_345 = load i7 %rowCenter_addr_116

]]></Node>
<StgValue><ssdm name="rowCenter_load_345"/></StgValue>
</operation>

<operation id="6350" st_id="347" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="8" op_0_bw="7">
<![CDATA[
:4972 %rowAbove_load_345 = load i7 %rowAbove_addr_116

]]></Node>
<StgValue><ssdm name="rowAbove_load_345"/></StgValue>
</operation>

<operation id="6351" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4978" bw="9" op_0_bw="8">
<![CDATA[
:4973 %zext_ln27_806 = zext i8 %rowAbove_load_345

]]></Node>
<StgValue><ssdm name="zext_ln27_806"/></StgValue>
</operation>

<operation id="6352" st_id="347" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="8" op_0_bw="7">
<![CDATA[
:4974 %rowBelow_load_345 = load i7 %rowBelow_addr_116

]]></Node>
<StgValue><ssdm name="rowBelow_load_345"/></StgValue>
</operation>

<operation id="6353" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4980" bw="9" op_0_bw="8">
<![CDATA[
:4975 %zext_ln27_807 = zext i8 %rowBelow_load_345

]]></Node>
<StgValue><ssdm name="zext_ln27_807"/></StgValue>
</operation>

<operation id="6354" st_id="347" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="8" op_0_bw="7">
<![CDATA[
:4976 %rowCenter_load_346 = load i7 %rowCenter_addr_115

]]></Node>
<StgValue><ssdm name="rowCenter_load_346"/></StgValue>
</operation>

<operation id="6355" st_id="347" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4986" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4981 %add_ln27_345 = add i9 %zext_ln27_807, i9 %zext_ln27_806

]]></Node>
<StgValue><ssdm name="add_ln27_345"/></StgValue>
</operation>

<operation id="6356" st_id="347" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="8" op_0_bw="7">
<![CDATA[
:4988 %rowAbove_load_346 = load i7 %rowAbove_addr_115

]]></Node>
<StgValue><ssdm name="rowAbove_load_346"/></StgValue>
</operation>

<operation id="6357" st_id="347" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="8" op_0_bw="7">
<![CDATA[
:4993 %rowBelow_load_346 = load i7 %rowBelow_addr_115

]]></Node>
<StgValue><ssdm name="rowBelow_load_346"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="6358" st_id="348" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="8" op_0_bw="7">
<![CDATA[
:4976 %rowCenter_load_346 = load i7 %rowCenter_addr_115

]]></Node>
<StgValue><ssdm name="rowCenter_load_346"/></StgValue>
</operation>

<operation id="6359" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4983" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4978 %rowCenter_addr_117 = getelementptr i8 %rowCenter, i64 0, i64 117

]]></Node>
<StgValue><ssdm name="rowCenter_addr_117"/></StgValue>
</operation>

<operation id="6360" st_id="348" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="8" op_0_bw="7">
<![CDATA[
:4979 %rowCenter_load_347 = load i7 %rowCenter_addr_117

]]></Node>
<StgValue><ssdm name="rowCenter_load_347"/></StgValue>
</operation>

<operation id="6361" st_id="348" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="8" op_0_bw="7">
<![CDATA[
:4988 %rowAbove_load_346 = load i7 %rowAbove_addr_115

]]></Node>
<StgValue><ssdm name="rowAbove_load_346"/></StgValue>
</operation>

<operation id="6362" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4995" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4990 %rowAbove_addr_117 = getelementptr i8 %rowAbove, i64 0, i64 117

]]></Node>
<StgValue><ssdm name="rowAbove_addr_117"/></StgValue>
</operation>

<operation id="6363" st_id="348" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4996" bw="8" op_0_bw="7">
<![CDATA[
:4991 %rowAbove_load_347 = load i7 %rowAbove_addr_117

]]></Node>
<StgValue><ssdm name="rowAbove_load_347"/></StgValue>
</operation>

<operation id="6364" st_id="348" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="8" op_0_bw="7">
<![CDATA[
:4993 %rowBelow_load_346 = load i7 %rowBelow_addr_115

]]></Node>
<StgValue><ssdm name="rowBelow_load_346"/></StgValue>
</operation>

<operation id="6365" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4995 %rowBelow_addr_117 = getelementptr i8 %rowBelow, i64 0, i64 117

]]></Node>
<StgValue><ssdm name="rowBelow_addr_117"/></StgValue>
</operation>

<operation id="6366" st_id="348" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="8" op_0_bw="7">
<![CDATA[
:4996 %rowBelow_load_347 = load i7 %rowBelow_addr_117

]]></Node>
<StgValue><ssdm name="rowBelow_load_347"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="6367" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4975" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4970 %shl_ln25_114 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_345, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_114"/></StgValue>
</operation>

<operation id="6368" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="14" op_0_bw="12">
<![CDATA[
:4971 %zext_ln27_805 = zext i12 %shl_ln25_114

]]></Node>
<StgValue><ssdm name="zext_ln27_805"/></StgValue>
</operation>

<operation id="6369" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4982" bw="9" op_0_bw="8">
<![CDATA[
:4977 %zext_ln27_808 = zext i8 %rowCenter_load_346

]]></Node>
<StgValue><ssdm name="zext_ln27_808"/></StgValue>
</operation>

<operation id="6370" st_id="349" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="8" op_0_bw="7">
<![CDATA[
:4979 %rowCenter_load_347 = load i7 %rowCenter_addr_117

]]></Node>
<StgValue><ssdm name="rowCenter_load_347"/></StgValue>
</operation>

<operation id="6371" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="9" op_0_bw="8">
<![CDATA[
:4980 %zext_ln27_809 = zext i8 %rowCenter_load_347

]]></Node>
<StgValue><ssdm name="zext_ln27_809"/></StgValue>
</operation>

<operation id="6372" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4987" bw="10" op_0_bw="9">
<![CDATA[
:4982 %zext_ln27_810 = zext i9 %add_ln27_345

]]></Node>
<StgValue><ssdm name="zext_ln27_810"/></StgValue>
</operation>

<operation id="6373" st_id="349" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4983 %add_ln27_346 = add i9 %zext_ln27_808, i9 %zext_ln27_809

]]></Node>
<StgValue><ssdm name="add_ln27_346"/></StgValue>
</operation>

<operation id="6374" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="10" op_0_bw="9">
<![CDATA[
:4984 %zext_ln27_811 = zext i9 %add_ln27_346

]]></Node>
<StgValue><ssdm name="zext_ln27_811"/></StgValue>
</operation>

<operation id="6375" st_id="349" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4985 %sum_adjacent_115 = add i10 %zext_ln27_811, i10 %zext_ln27_810

]]></Node>
<StgValue><ssdm name="sum_adjacent_115"/></StgValue>
</operation>

<operation id="6376" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4986 %shl_ln28_114 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_115, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_114"/></StgValue>
</operation>

<operation id="6377" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4992" bw="14" op_0_bw="13">
<![CDATA[
:4987 %zext_ln30_805 = zext i13 %shl_ln28_114

]]></Node>
<StgValue><ssdm name="zext_ln30_805"/></StgValue>
</operation>

<operation id="6378" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4994" bw="9" op_0_bw="8">
<![CDATA[
:4989 %zext_ln30_806 = zext i8 %rowAbove_load_346

]]></Node>
<StgValue><ssdm name="zext_ln30_806"/></StgValue>
</operation>

<operation id="6379" st_id="349" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4996" bw="8" op_0_bw="7">
<![CDATA[
:4991 %rowAbove_load_347 = load i7 %rowAbove_addr_117

]]></Node>
<StgValue><ssdm name="rowAbove_load_347"/></StgValue>
</operation>

<operation id="6380" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4997" bw="9" op_0_bw="8">
<![CDATA[
:4992 %zext_ln30_807 = zext i8 %rowAbove_load_347

]]></Node>
<StgValue><ssdm name="zext_ln30_807"/></StgValue>
</operation>

<operation id="6381" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4999" bw="9" op_0_bw="8">
<![CDATA[
:4994 %zext_ln30_808 = zext i8 %rowBelow_load_346

]]></Node>
<StgValue><ssdm name="zext_ln30_808"/></StgValue>
</operation>

<operation id="6382" st_id="349" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="8" op_0_bw="7">
<![CDATA[
:4996 %rowBelow_load_347 = load i7 %rowBelow_addr_117

]]></Node>
<StgValue><ssdm name="rowBelow_load_347"/></StgValue>
</operation>

<operation id="6383" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="9" op_0_bw="8">
<![CDATA[
:4997 %zext_ln30_809 = zext i8 %rowBelow_load_347

]]></Node>
<StgValue><ssdm name="zext_ln30_809"/></StgValue>
</operation>

<operation id="6384" st_id="349" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4998 %add_ln30_345 = add i9 %zext_ln30_807, i9 %zext_ln30_806

]]></Node>
<StgValue><ssdm name="add_ln30_345"/></StgValue>
</operation>

<operation id="6385" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="10" op_0_bw="9">
<![CDATA[
:4999 %zext_ln30_810 = zext i9 %add_ln30_345

]]></Node>
<StgValue><ssdm name="zext_ln30_810"/></StgValue>
</operation>

<operation id="6386" st_id="349" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5005" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5000 %add_ln30_346 = add i9 %zext_ln30_808, i9 %zext_ln30_809

]]></Node>
<StgValue><ssdm name="add_ln30_346"/></StgValue>
</operation>

<operation id="6387" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5006" bw="10" op_0_bw="9">
<![CDATA[
:5001 %zext_ln30_811 = zext i9 %add_ln30_346

]]></Node>
<StgValue><ssdm name="zext_ln30_811"/></StgValue>
</operation>

<operation id="6388" st_id="349" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5007" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5002 %sum_diagonal_115 = add i10 %zext_ln30_811, i10 %zext_ln30_810

]]></Node>
<StgValue><ssdm name="sum_diagonal_115"/></StgValue>
</operation>

<operation id="6389" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5008" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:5003 %shl_ln31_114 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_115, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_114"/></StgValue>
</operation>

<operation id="6390" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5009" bw="13" op_0_bw="12">
<![CDATA[
:5004 %zext_ln34_230 = zext i12 %shl_ln31_114

]]></Node>
<StgValue><ssdm name="zext_ln34_230"/></StgValue>
</operation>

<operation id="6391" st_id="349" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5010" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5005 %add_ln34_348 = add i14 %zext_ln27_805, i14 %zext_ln30_805

]]></Node>
<StgValue><ssdm name="add_ln34_348"/></StgValue>
</operation>

<operation id="6392" st_id="349" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5011" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5006 %add_ln34_349 = add i13 %zext_ln34_230, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_349"/></StgValue>
</operation>

<operation id="6393" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5012" bw="14" op_0_bw="13">
<![CDATA[
:5007 %zext_ln34_231 = zext i13 %add_ln34_349

]]></Node>
<StgValue><ssdm name="zext_ln34_231"/></StgValue>
</operation>

<operation id="6394" st_id="349" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5013" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5008 %add_ln34_115 = add i14 %zext_ln34_231, i14 %add_ln34_348

]]></Node>
<StgValue><ssdm name="add_ln34_115"/></StgValue>
</operation>

<operation id="6395" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5014" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5009 %trunc_ln35_114 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_115, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_114"/></StgValue>
</operation>

<operation id="6396" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5010 %outputRow_addr_115 = getelementptr i8 %outputRow, i64 0, i64 116

]]></Node>
<StgValue><ssdm name="outputRow_addr_115"/></StgValue>
</operation>

<operation id="6397" st_id="349" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:5011 %store_ln35 = store i8 %trunc_ln35_114, i7 %outputRow_addr_115

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="6398" st_id="349" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="8" op_0_bw="7">
<![CDATA[
:5012 %rowCenter_load_348 = load i7 %rowCenter_addr_117

]]></Node>
<StgValue><ssdm name="rowCenter_load_348"/></StgValue>
</operation>

<operation id="6399" st_id="349" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="8" op_0_bw="7">
<![CDATA[
:5015 %rowAbove_load_348 = load i7 %rowAbove_addr_117

]]></Node>
<StgValue><ssdm name="rowAbove_load_348"/></StgValue>
</operation>

<operation id="6400" st_id="349" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="8" op_0_bw="7">
<![CDATA[
:5017 %rowBelow_load_348 = load i7 %rowBelow_addr_117

]]></Node>
<StgValue><ssdm name="rowBelow_load_348"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="6401" st_id="350" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="8" op_0_bw="7">
<![CDATA[
:5012 %rowCenter_load_348 = load i7 %rowCenter_addr_117

]]></Node>
<StgValue><ssdm name="rowCenter_load_348"/></StgValue>
</operation>

<operation id="6402" st_id="350" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="8" op_0_bw="7">
<![CDATA[
:5015 %rowAbove_load_348 = load i7 %rowAbove_addr_117

]]></Node>
<StgValue><ssdm name="rowAbove_load_348"/></StgValue>
</operation>

<operation id="6403" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="9" op_0_bw="8">
<![CDATA[
:5016 %zext_ln27_813 = zext i8 %rowAbove_load_348

]]></Node>
<StgValue><ssdm name="zext_ln27_813"/></StgValue>
</operation>

<operation id="6404" st_id="350" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="8" op_0_bw="7">
<![CDATA[
:5017 %rowBelow_load_348 = load i7 %rowBelow_addr_117

]]></Node>
<StgValue><ssdm name="rowBelow_load_348"/></StgValue>
</operation>

<operation id="6405" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="9" op_0_bw="8">
<![CDATA[
:5018 %zext_ln27_814 = zext i8 %rowBelow_load_348

]]></Node>
<StgValue><ssdm name="zext_ln27_814"/></StgValue>
</operation>

<operation id="6406" st_id="350" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="8" op_0_bw="7">
<![CDATA[
:5019 %rowCenter_load_349 = load i7 %rowCenter_addr_116

]]></Node>
<StgValue><ssdm name="rowCenter_load_349"/></StgValue>
</operation>

<operation id="6407" st_id="350" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5029" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5024 %add_ln27_348 = add i9 %zext_ln27_814, i9 %zext_ln27_813

]]></Node>
<StgValue><ssdm name="add_ln27_348"/></StgValue>
</operation>

<operation id="6408" st_id="350" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="8" op_0_bw="7">
<![CDATA[
:5031 %rowAbove_load_349 = load i7 %rowAbove_addr_116

]]></Node>
<StgValue><ssdm name="rowAbove_load_349"/></StgValue>
</operation>

<operation id="6409" st_id="350" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="8" op_0_bw="7">
<![CDATA[
:5036 %rowBelow_load_349 = load i7 %rowBelow_addr_116

]]></Node>
<StgValue><ssdm name="rowBelow_load_349"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="6410" st_id="351" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="8" op_0_bw="7">
<![CDATA[
:5019 %rowCenter_load_349 = load i7 %rowCenter_addr_116

]]></Node>
<StgValue><ssdm name="rowCenter_load_349"/></StgValue>
</operation>

<operation id="6411" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5021 %rowCenter_addr_118 = getelementptr i8 %rowCenter, i64 0, i64 118

]]></Node>
<StgValue><ssdm name="rowCenter_addr_118"/></StgValue>
</operation>

<operation id="6412" st_id="351" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5027" bw="8" op_0_bw="7">
<![CDATA[
:5022 %rowCenter_load_350 = load i7 %rowCenter_addr_118

]]></Node>
<StgValue><ssdm name="rowCenter_load_350"/></StgValue>
</operation>

<operation id="6413" st_id="351" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="8" op_0_bw="7">
<![CDATA[
:5031 %rowAbove_load_349 = load i7 %rowAbove_addr_116

]]></Node>
<StgValue><ssdm name="rowAbove_load_349"/></StgValue>
</operation>

<operation id="6414" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5033 %rowAbove_addr_118 = getelementptr i8 %rowAbove, i64 0, i64 118

]]></Node>
<StgValue><ssdm name="rowAbove_addr_118"/></StgValue>
</operation>

<operation id="6415" st_id="351" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="8" op_0_bw="7">
<![CDATA[
:5034 %rowAbove_load_350 = load i7 %rowAbove_addr_118

]]></Node>
<StgValue><ssdm name="rowAbove_load_350"/></StgValue>
</operation>

<operation id="6416" st_id="351" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="8" op_0_bw="7">
<![CDATA[
:5036 %rowBelow_load_349 = load i7 %rowBelow_addr_116

]]></Node>
<StgValue><ssdm name="rowBelow_load_349"/></StgValue>
</operation>

<operation id="6417" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5043" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5038 %rowBelow_addr_118 = getelementptr i8 %rowBelow, i64 0, i64 118

]]></Node>
<StgValue><ssdm name="rowBelow_addr_118"/></StgValue>
</operation>

<operation id="6418" st_id="351" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5044" bw="8" op_0_bw="7">
<![CDATA[
:5039 %rowBelow_load_350 = load i7 %rowBelow_addr_118

]]></Node>
<StgValue><ssdm name="rowBelow_load_350"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="6419" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:5013 %shl_ln25_115 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_348, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_115"/></StgValue>
</operation>

<operation id="6420" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="14" op_0_bw="12">
<![CDATA[
:5014 %zext_ln27_812 = zext i12 %shl_ln25_115

]]></Node>
<StgValue><ssdm name="zext_ln27_812"/></StgValue>
</operation>

<operation id="6421" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="9" op_0_bw="8">
<![CDATA[
:5020 %zext_ln27_815 = zext i8 %rowCenter_load_349

]]></Node>
<StgValue><ssdm name="zext_ln27_815"/></StgValue>
</operation>

<operation id="6422" st_id="352" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5027" bw="8" op_0_bw="7">
<![CDATA[
:5022 %rowCenter_load_350 = load i7 %rowCenter_addr_118

]]></Node>
<StgValue><ssdm name="rowCenter_load_350"/></StgValue>
</operation>

<operation id="6423" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5028" bw="9" op_0_bw="8">
<![CDATA[
:5023 %zext_ln27_816 = zext i8 %rowCenter_load_350

]]></Node>
<StgValue><ssdm name="zext_ln27_816"/></StgValue>
</operation>

<operation id="6424" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5030" bw="10" op_0_bw="9">
<![CDATA[
:5025 %zext_ln27_817 = zext i9 %add_ln27_348

]]></Node>
<StgValue><ssdm name="zext_ln27_817"/></StgValue>
</operation>

<operation id="6425" st_id="352" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5031" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5026 %add_ln27_349 = add i9 %zext_ln27_815, i9 %zext_ln27_816

]]></Node>
<StgValue><ssdm name="add_ln27_349"/></StgValue>
</operation>

<operation id="6426" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5032" bw="10" op_0_bw="9">
<![CDATA[
:5027 %zext_ln27_818 = zext i9 %add_ln27_349

]]></Node>
<StgValue><ssdm name="zext_ln27_818"/></StgValue>
</operation>

<operation id="6427" st_id="352" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5033" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5028 %sum_adjacent_116 = add i10 %zext_ln27_818, i10 %zext_ln27_817

]]></Node>
<StgValue><ssdm name="sum_adjacent_116"/></StgValue>
</operation>

<operation id="6428" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5034" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:5029 %shl_ln28_115 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_116, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_115"/></StgValue>
</operation>

<operation id="6429" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="14" op_0_bw="13">
<![CDATA[
:5030 %zext_ln30_812 = zext i13 %shl_ln28_115

]]></Node>
<StgValue><ssdm name="zext_ln30_812"/></StgValue>
</operation>

<operation id="6430" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5037" bw="9" op_0_bw="8">
<![CDATA[
:5032 %zext_ln30_813 = zext i8 %rowAbove_load_349

]]></Node>
<StgValue><ssdm name="zext_ln30_813"/></StgValue>
</operation>

<operation id="6431" st_id="352" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="8" op_0_bw="7">
<![CDATA[
:5034 %rowAbove_load_350 = load i7 %rowAbove_addr_118

]]></Node>
<StgValue><ssdm name="rowAbove_load_350"/></StgValue>
</operation>

<operation id="6432" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="9" op_0_bw="8">
<![CDATA[
:5035 %zext_ln30_814 = zext i8 %rowAbove_load_350

]]></Node>
<StgValue><ssdm name="zext_ln30_814"/></StgValue>
</operation>

<operation id="6433" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5042" bw="9" op_0_bw="8">
<![CDATA[
:5037 %zext_ln30_815 = zext i8 %rowBelow_load_349

]]></Node>
<StgValue><ssdm name="zext_ln30_815"/></StgValue>
</operation>

<operation id="6434" st_id="352" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5044" bw="8" op_0_bw="7">
<![CDATA[
:5039 %rowBelow_load_350 = load i7 %rowBelow_addr_118

]]></Node>
<StgValue><ssdm name="rowBelow_load_350"/></StgValue>
</operation>

<operation id="6435" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5045" bw="9" op_0_bw="8">
<![CDATA[
:5040 %zext_ln30_816 = zext i8 %rowBelow_load_350

]]></Node>
<StgValue><ssdm name="zext_ln30_816"/></StgValue>
</operation>

<operation id="6436" st_id="352" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5046" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5041 %add_ln30_348 = add i9 %zext_ln30_814, i9 %zext_ln30_813

]]></Node>
<StgValue><ssdm name="add_ln30_348"/></StgValue>
</operation>

<operation id="6437" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5047" bw="10" op_0_bw="9">
<![CDATA[
:5042 %zext_ln30_817 = zext i9 %add_ln30_348

]]></Node>
<StgValue><ssdm name="zext_ln30_817"/></StgValue>
</operation>

<operation id="6438" st_id="352" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5048" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5043 %add_ln30_349 = add i9 %zext_ln30_815, i9 %zext_ln30_816

]]></Node>
<StgValue><ssdm name="add_ln30_349"/></StgValue>
</operation>

<operation id="6439" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5049" bw="10" op_0_bw="9">
<![CDATA[
:5044 %zext_ln30_818 = zext i9 %add_ln30_349

]]></Node>
<StgValue><ssdm name="zext_ln30_818"/></StgValue>
</operation>

<operation id="6440" st_id="352" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5050" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5045 %sum_diagonal_116 = add i10 %zext_ln30_818, i10 %zext_ln30_817

]]></Node>
<StgValue><ssdm name="sum_diagonal_116"/></StgValue>
</operation>

<operation id="6441" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5051" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:5046 %shl_ln31_115 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_116, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_115"/></StgValue>
</operation>

<operation id="6442" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="13" op_0_bw="12">
<![CDATA[
:5047 %zext_ln34_232 = zext i12 %shl_ln31_115

]]></Node>
<StgValue><ssdm name="zext_ln34_232"/></StgValue>
</operation>

<operation id="6443" st_id="352" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5053" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5048 %add_ln34_350 = add i14 %zext_ln27_812, i14 %zext_ln30_812

]]></Node>
<StgValue><ssdm name="add_ln34_350"/></StgValue>
</operation>

<operation id="6444" st_id="352" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5049 %add_ln34_351 = add i13 %zext_ln34_232, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_351"/></StgValue>
</operation>

<operation id="6445" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="14" op_0_bw="13">
<![CDATA[
:5050 %zext_ln34_233 = zext i13 %add_ln34_351

]]></Node>
<StgValue><ssdm name="zext_ln34_233"/></StgValue>
</operation>

<operation id="6446" st_id="352" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5056" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5051 %add_ln34_116 = add i14 %zext_ln34_233, i14 %add_ln34_350

]]></Node>
<StgValue><ssdm name="add_ln34_116"/></StgValue>
</operation>

<operation id="6447" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5057" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5052 %trunc_ln35_115 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_116, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_115"/></StgValue>
</operation>

<operation id="6448" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5058" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5053 %outputRow_addr_116 = getelementptr i8 %outputRow, i64 0, i64 117

]]></Node>
<StgValue><ssdm name="outputRow_addr_116"/></StgValue>
</operation>

<operation id="6449" st_id="352" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5059" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:5054 %store_ln35 = store i8 %trunc_ln35_115, i7 %outputRow_addr_116

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="6450" st_id="352" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5060" bw="8" op_0_bw="7">
<![CDATA[
:5055 %rowCenter_load_351 = load i7 %rowCenter_addr_118

]]></Node>
<StgValue><ssdm name="rowCenter_load_351"/></StgValue>
</operation>

<operation id="6451" st_id="352" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5063" bw="8" op_0_bw="7">
<![CDATA[
:5058 %rowAbove_load_351 = load i7 %rowAbove_addr_118

]]></Node>
<StgValue><ssdm name="rowAbove_load_351"/></StgValue>
</operation>

<operation id="6452" st_id="352" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5065" bw="8" op_0_bw="7">
<![CDATA[
:5060 %rowBelow_load_351 = load i7 %rowBelow_addr_118

]]></Node>
<StgValue><ssdm name="rowBelow_load_351"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="6453" st_id="353" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5060" bw="8" op_0_bw="7">
<![CDATA[
:5055 %rowCenter_load_351 = load i7 %rowCenter_addr_118

]]></Node>
<StgValue><ssdm name="rowCenter_load_351"/></StgValue>
</operation>

<operation id="6454" st_id="353" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5063" bw="8" op_0_bw="7">
<![CDATA[
:5058 %rowAbove_load_351 = load i7 %rowAbove_addr_118

]]></Node>
<StgValue><ssdm name="rowAbove_load_351"/></StgValue>
</operation>

<operation id="6455" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5064" bw="9" op_0_bw="8">
<![CDATA[
:5059 %zext_ln27_820 = zext i8 %rowAbove_load_351

]]></Node>
<StgValue><ssdm name="zext_ln27_820"/></StgValue>
</operation>

<operation id="6456" st_id="353" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5065" bw="8" op_0_bw="7">
<![CDATA[
:5060 %rowBelow_load_351 = load i7 %rowBelow_addr_118

]]></Node>
<StgValue><ssdm name="rowBelow_load_351"/></StgValue>
</operation>

<operation id="6457" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5066" bw="9" op_0_bw="8">
<![CDATA[
:5061 %zext_ln27_821 = zext i8 %rowBelow_load_351

]]></Node>
<StgValue><ssdm name="zext_ln27_821"/></StgValue>
</operation>

<operation id="6458" st_id="353" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="8" op_0_bw="7">
<![CDATA[
:5062 %rowCenter_load_352 = load i7 %rowCenter_addr_117

]]></Node>
<StgValue><ssdm name="rowCenter_load_352"/></StgValue>
</operation>

<operation id="6459" st_id="353" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5072" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5067 %add_ln27_351 = add i9 %zext_ln27_821, i9 %zext_ln27_820

]]></Node>
<StgValue><ssdm name="add_ln27_351"/></StgValue>
</operation>

<operation id="6460" st_id="353" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="8" op_0_bw="7">
<![CDATA[
:5074 %rowAbove_load_352 = load i7 %rowAbove_addr_117

]]></Node>
<StgValue><ssdm name="rowAbove_load_352"/></StgValue>
</operation>

<operation id="6461" st_id="353" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5084" bw="8" op_0_bw="7">
<![CDATA[
:5079 %rowBelow_load_352 = load i7 %rowBelow_addr_117

]]></Node>
<StgValue><ssdm name="rowBelow_load_352"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="6462" st_id="354" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="8" op_0_bw="7">
<![CDATA[
:5062 %rowCenter_load_352 = load i7 %rowCenter_addr_117

]]></Node>
<StgValue><ssdm name="rowCenter_load_352"/></StgValue>
</operation>

<operation id="6463" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5069" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5064 %rowCenter_addr_119 = getelementptr i8 %rowCenter, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="rowCenter_addr_119"/></StgValue>
</operation>

<operation id="6464" st_id="354" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5070" bw="8" op_0_bw="7">
<![CDATA[
:5065 %rowCenter_load_353 = load i7 %rowCenter_addr_119

]]></Node>
<StgValue><ssdm name="rowCenter_load_353"/></StgValue>
</operation>

<operation id="6465" st_id="354" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="8" op_0_bw="7">
<![CDATA[
:5074 %rowAbove_load_352 = load i7 %rowAbove_addr_117

]]></Node>
<StgValue><ssdm name="rowAbove_load_352"/></StgValue>
</operation>

<operation id="6466" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5081" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5076 %rowAbove_addr_119 = getelementptr i8 %rowAbove, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="rowAbove_addr_119"/></StgValue>
</operation>

<operation id="6467" st_id="354" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="8" op_0_bw="7">
<![CDATA[
:5077 %rowAbove_load_353 = load i7 %rowAbove_addr_119

]]></Node>
<StgValue><ssdm name="rowAbove_load_353"/></StgValue>
</operation>

<operation id="6468" st_id="354" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5084" bw="8" op_0_bw="7">
<![CDATA[
:5079 %rowBelow_load_352 = load i7 %rowBelow_addr_117

]]></Node>
<StgValue><ssdm name="rowBelow_load_352"/></StgValue>
</operation>

<operation id="6469" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5086" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5081 %rowBelow_addr_119 = getelementptr i8 %rowBelow, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="rowBelow_addr_119"/></StgValue>
</operation>

<operation id="6470" st_id="354" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="8" op_0_bw="7">
<![CDATA[
:5082 %rowBelow_load_353 = load i7 %rowBelow_addr_119

]]></Node>
<StgValue><ssdm name="rowBelow_load_353"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="6471" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6472" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rowBelow, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6473" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:2 %empty = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %rowBelow, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6474" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rowBelow, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6475" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %rowBelow

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6476" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rowCenter, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6477" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6 %empty_12 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %rowCenter, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="6478" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rowCenter, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6479" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %rowCenter

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6480" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rowAbove, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6481" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:10 %empty_13 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %rowAbove, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="6482" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rowAbove, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6483" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %rowAbove

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6484" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outputRow, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6485" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:14 %empty_14 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %outputRow, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="6486" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outputRow, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6487" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outputRow

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6488" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6489" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5061" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:5056 %shl_ln25_116 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %rowCenter_load_351, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln25_116"/></StgValue>
</operation>

<operation id="6490" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5062" bw="14" op_0_bw="12">
<![CDATA[
:5057 %zext_ln27_819 = zext i12 %shl_ln25_116

]]></Node>
<StgValue><ssdm name="zext_ln27_819"/></StgValue>
</operation>

<operation id="6491" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5068" bw="9" op_0_bw="8">
<![CDATA[
:5063 %zext_ln27_822 = zext i8 %rowCenter_load_352

]]></Node>
<StgValue><ssdm name="zext_ln27_822"/></StgValue>
</operation>

<operation id="6492" st_id="355" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5070" bw="8" op_0_bw="7">
<![CDATA[
:5065 %rowCenter_load_353 = load i7 %rowCenter_addr_119

]]></Node>
<StgValue><ssdm name="rowCenter_load_353"/></StgValue>
</operation>

<operation id="6493" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5071" bw="9" op_0_bw="8">
<![CDATA[
:5066 %zext_ln27_823 = zext i8 %rowCenter_load_353

]]></Node>
<StgValue><ssdm name="zext_ln27_823"/></StgValue>
</operation>

<operation id="6494" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5073" bw="10" op_0_bw="9">
<![CDATA[
:5068 %zext_ln27_824 = zext i9 %add_ln27_351

]]></Node>
<StgValue><ssdm name="zext_ln27_824"/></StgValue>
</operation>

<operation id="6495" st_id="355" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5074" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5069 %add_ln27_352 = add i9 %zext_ln27_822, i9 %zext_ln27_823

]]></Node>
<StgValue><ssdm name="add_ln27_352"/></StgValue>
</operation>

<operation id="6496" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="10" op_0_bw="9">
<![CDATA[
:5070 %zext_ln27_825 = zext i9 %add_ln27_352

]]></Node>
<StgValue><ssdm name="zext_ln27_825"/></StgValue>
</operation>

<operation id="6497" st_id="355" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5071 %sum_adjacent_117 = add i10 %zext_ln27_825, i10 %zext_ln27_824

]]></Node>
<StgValue><ssdm name="sum_adjacent_117"/></StgValue>
</operation>

<operation id="6498" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5077" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:5072 %shl_ln28_116 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %sum_adjacent_117, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_116"/></StgValue>
</operation>

<operation id="6499" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5078" bw="14" op_0_bw="13">
<![CDATA[
:5073 %zext_ln30_819 = zext i13 %shl_ln28_116

]]></Node>
<StgValue><ssdm name="zext_ln30_819"/></StgValue>
</operation>

<operation id="6500" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="9" op_0_bw="8">
<![CDATA[
:5075 %zext_ln30_820 = zext i8 %rowAbove_load_352

]]></Node>
<StgValue><ssdm name="zext_ln30_820"/></StgValue>
</operation>

<operation id="6501" st_id="355" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="8" op_0_bw="7">
<![CDATA[
:5077 %rowAbove_load_353 = load i7 %rowAbove_addr_119

]]></Node>
<StgValue><ssdm name="rowAbove_load_353"/></StgValue>
</operation>

<operation id="6502" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5083" bw="9" op_0_bw="8">
<![CDATA[
:5078 %zext_ln30_821 = zext i8 %rowAbove_load_353

]]></Node>
<StgValue><ssdm name="zext_ln30_821"/></StgValue>
</operation>

<operation id="6503" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5085" bw="9" op_0_bw="8">
<![CDATA[
:5080 %zext_ln30_822 = zext i8 %rowBelow_load_352

]]></Node>
<StgValue><ssdm name="zext_ln30_822"/></StgValue>
</operation>

<operation id="6504" st_id="355" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="8" op_0_bw="7">
<![CDATA[
:5082 %rowBelow_load_353 = load i7 %rowBelow_addr_119

]]></Node>
<StgValue><ssdm name="rowBelow_load_353"/></StgValue>
</operation>

<operation id="6505" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5088" bw="9" op_0_bw="8">
<![CDATA[
:5083 %zext_ln30_823 = zext i8 %rowBelow_load_353

]]></Node>
<StgValue><ssdm name="zext_ln30_823"/></StgValue>
</operation>

<operation id="6506" st_id="355" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5089" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5084 %add_ln30_351 = add i9 %zext_ln30_821, i9 %zext_ln30_820

]]></Node>
<StgValue><ssdm name="add_ln30_351"/></StgValue>
</operation>

<operation id="6507" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5090" bw="10" op_0_bw="9">
<![CDATA[
:5085 %zext_ln30_824 = zext i9 %add_ln30_351

]]></Node>
<StgValue><ssdm name="zext_ln30_824"/></StgValue>
</operation>

<operation id="6508" st_id="355" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5091" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5086 %add_ln30_352 = add i9 %zext_ln30_822, i9 %zext_ln30_823

]]></Node>
<StgValue><ssdm name="add_ln30_352"/></StgValue>
</operation>

<operation id="6509" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5092" bw="10" op_0_bw="9">
<![CDATA[
:5087 %zext_ln30_825 = zext i9 %add_ln30_352

]]></Node>
<StgValue><ssdm name="zext_ln30_825"/></StgValue>
</operation>

<operation id="6510" st_id="355" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5088 %sum_diagonal_117 = add i10 %zext_ln30_825, i10 %zext_ln30_824

]]></Node>
<StgValue><ssdm name="sum_diagonal_117"/></StgValue>
</operation>

<operation id="6511" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5094" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:5089 %shl_ln31_116 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %sum_diagonal_117, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_116"/></StgValue>
</operation>

<operation id="6512" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5095" bw="13" op_0_bw="12">
<![CDATA[
:5090 %zext_ln34_234 = zext i12 %shl_ln31_116

]]></Node>
<StgValue><ssdm name="zext_ln34_234"/></StgValue>
</operation>

<operation id="6513" st_id="355" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5096" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5091 %add_ln34_352 = add i14 %zext_ln27_819, i14 %zext_ln30_819

]]></Node>
<StgValue><ssdm name="add_ln34_352"/></StgValue>
</operation>

<operation id="6514" st_id="355" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5097" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5092 %add_ln34_353 = add i13 %zext_ln34_234, i13 32

]]></Node>
<StgValue><ssdm name="add_ln34_353"/></StgValue>
</operation>

<operation id="6515" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5098" bw="14" op_0_bw="13">
<![CDATA[
:5093 %zext_ln34_235 = zext i13 %add_ln34_353

]]></Node>
<StgValue><ssdm name="zext_ln34_235"/></StgValue>
</operation>

<operation id="6516" st_id="355" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5099" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5094 %add_ln34_117 = add i14 %zext_ln34_235, i14 %add_ln34_352

]]></Node>
<StgValue><ssdm name="add_ln34_117"/></StgValue>
</operation>

<operation id="6517" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5100" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5095 %trunc_ln35_116 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln34_117, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln35_116"/></StgValue>
</operation>

<operation id="6518" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5101" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5096 %outputRow_addr_117 = getelementptr i8 %outputRow, i64 0, i64 118

]]></Node>
<StgValue><ssdm name="outputRow_addr_117"/></StgValue>
</operation>

<operation id="6519" st_id="355" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5102" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:5097 %store_ln35 = store i8 %trunc_ln35_116, i7 %outputRow_addr_117

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="6520" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5107" bw="0">
<![CDATA[
:5102 %ret_ln41 = ret

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
