$date
	Mon Jun 13 17:33:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shifter_tb $end
$var wire 32 ! out_Op2 [31:0] $end
$var wire 1 " out_Carry $end
$var reg 1 # in_C_flag $end
$var reg 5 $ in_Shift_imm [4:0] $end
$var reg 2 % in_Shift_type [1:0] $end
$var reg 32 & in_Val [31:0] $end
$scope module shifter $end
$var wire 1 # in_C_flag $end
$var wire 5 ' in_Shift_imm [4:0] $end
$var wire 2 ( in_Shift_type [1:0] $end
$var wire 32 ) in_Val [31:0] $end
$var wire 1 " out_Carry $end
$var wire 32 * out_Op2 [31:0] $end
$var reg 1 + r_Carry $end
$var reg 32 , r_Op2 [31:0] $end
$var reg 1 - r_Sign $end
$var reg 32 . r_junk [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
x-
bx ,
x+
bx *
bx )
bx (
bx '
bx &
bx %
bx $
x#
x"
bx !
$end
#100
0"
0+
b100 !
b100 *
b100 ,
0#
b1 $
b1 '
b0 %
b0 (
b10 &
b10 )
