I 000056 55 825           1652188426195 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1652188426196 2022.05.10 16:13:46)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 83d7828dd6d5d295d78297d9d7848186d5808286d5)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 13(_array -1((_dto i 25 i 0)))))
		(_sig(_int counter_array 0 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(1))(_sens(0))(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 895           1652188612116 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1652188612117 2022.05.10 16:16:52)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code b5bbbee1e6e3e4a3e1baa1efe1b2b7b0e3b6b3b6b5)
	(_ent
		(_time 1652188612114)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 0 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4)(1)(2)(3))(_sens(0))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000056 55 895           1652188615592 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1652188615593 2022.05.10 16:16:55)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code 515e545206070047055e450b055653540752575251)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 0 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4)(1)(2)(3))(_sens(0))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000048 55 1002          1652189595161 mux61_a
(_unit VHDL(mux61 0 6(mux61_a 0 12))
	(_version vef)
	(_time 1652189595162 2022.05.10 16:33:15)
	(_source(\../src/mux61.vhd\))
	(_parameters tan)
	(_code cbc5979f9c9d97d8cfc1da91ceccceccc3c8cdc8ca)
	(_ent
		(_time 1652189595159)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)(4)(5)(6)(7)(8))(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux61_a 1 -1)
)
I 000055 55 1355          1652190220155 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1652190220156 2022.05.10 16:43:40)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 24232f20757270332320307d232271232122702226)
	(_ent
		(_time 1652190220153)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int HD_LOCAL 1 0 13(_arch(_uni))))
		(_sig(_int DD_LOCAL 1 0 13(_arch(_uni))))
		(_sig(_int UD_LOCAL 1 0 13(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(7)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(8)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(9)))))
			(line__19(_arch 3 0 19(_prcs(_simple)(_trgt(7)(8)(9)(4)(5)(6))(_sens(0))(_read(7)(8)(9)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . input_number_a 4 -1)
)
I 000053 55 3930          1652190295993 calculator_a
(_unit VHDL(calculator 0 6(calculator_a 0 12))
	(_version vef)
	(_time 1652190295994 2022.05.10 16:44:55)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 585d0a5b510f5f4e585f4d025a5e595f5c5e0e5f5a)
	(_ent
		(_time 1652190171559)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 25(_ent (_in))))
				(_port(_int O1 -1 0 26(_ent (_out))))
				(_port(_int O2 -1 0 26(_ent (_out))))
				(_port(_int O3 -1 0 26(_ent (_out))))
			)
		)
		(mux61
			(_object
				(_port(_int S1 -1 0 30(_ent (_in))))
				(_port(_int S2 -1 0 30(_ent (_in))))
				(_port(_int S3 -1 0 30(_ent (_in))))
				(_port(_int I1 3 0 31(_ent (_in))))
				(_port(_int I2 3 0 31(_ent (_in))))
				(_port(_int I3 3 0 31(_ent (_in))))
				(_port(_int I4 3 0 31(_ent (_in))))
				(_port(_int I5 3 0 31(_ent (_in))))
				(_port(_int I6 3 0 31(_ent (_in))))
				(_port(_int O1 3 0 32(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 20(_ent (_in))))
				(_port(_int FLAG -1 0 21(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 15(_ent (_in))))
				(_port(_int HS -1 0 15(_ent (_in))))
				(_port(_int DS -1 0 15(_ent (_in))))
				(_port(_int US -1 0 15(_ent (_in))))
				(_port(_int HD 2 0 16(_ent (_out))))
				(_port(_int DD 2 0 16(_ent (_out))))
				(_port(_int UD 2 0 16(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 41(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX61_C 0 42(_comp mux61)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((O1)(DArray))
		)
		(_use(_ent . mux61)
		)
	)
	(_inst Counter_1_sec_C 0 43(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 44(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
		)
		(_use(_ent . input_number)
			(_port
				((CLK_1_sec_signal)(CLK_1_sec_signal))
				((HS)(HS))
				((DS)(DS))
				((US)(US))
				((HD)(HD))
				((DD)(DD))
				((UD)(UD))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int DArray 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 9(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 35(_array -1((_dto i 5 i 0)))))
		(_type(_int DisplaySelectorType 0 35(_array 4((_to i 0 i 5)))))
		(_sig(_int DSelector 5 0 36(_arch(_uni(((_string \"111110"\))((_string \"111101"\))((_string \"111011"\))((_string \"110111"\))((_string \"101111"\))((_string \"011111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 6 0 37(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 38(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 38(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 38(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 38(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 1 -1)
)
V 000048 55 1084          1652190527875 mux61_a
(_unit VHDL(mux61 0 6(mux61_a 0 12))
	(_version vef)
	(_time 1652190527876 2022.05.10 16:48:47)
	(_source(\../src/mux61.vhd\))
	(_parameters tan)
	(_code 2b7e7b2e7c7d77382f7e3a712e2c2e2c23282d282a)
	(_ent
		(_time 1652190527873)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux61_a 1 -1)
)
I 000048 55 1084          1652190539511 mux81_a
(_unit VHDL(mux61 0 6(mux81_a 0 12))
	(_version vef)
	(_time 1652190539512 2022.05.10 16:48:59)
	(_source(\../src/mux61.vhd\))
	(_parameters tan)
	(_code a3f3f6f5a5f5ffb0a7f6b2f9a6a4a6a4aba0a5a0a2)
	(_ent
		(_time 1652190527872)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_a 1 -1)
)
I 000053 55 4122          1652190672001 calculator_a
(_unit VHDL(calculator 0 6(calculator_a 0 12))
	(_version vef)
	(_time 1652190672002 2022.05.10 16:51:11)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 37673332316030213730226d353136303331613035)
	(_ent
		(_time 1652190627232)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 25(_ent (_in))))
				(_port(_int O1 -1 0 26(_ent (_out))))
				(_port(_int O2 -1 0 26(_ent (_out))))
				(_port(_int O3 -1 0 26(_ent (_out))))
			)
		)
		(mux81
			(_object
				(_port(_int S1 -1 0 30(_ent (_in))))
				(_port(_int S2 -1 0 30(_ent (_in))))
				(_port(_int S3 -1 0 30(_ent (_in))))
				(_port(_int I1 3 0 31(_ent (_in))))
				(_port(_int I2 3 0 31(_ent (_in))))
				(_port(_int I3 3 0 31(_ent (_in))))
				(_port(_int I4 3 0 31(_ent (_in))))
				(_port(_int I5 3 0 31(_ent (_in))))
				(_port(_int I6 3 0 31(_ent (_in))))
				(_port(_int I7 3 0 31(_ent (_in))))
				(_port(_int I8 3 0 31(_ent (_in))))
				(_port(_int O1 3 0 32(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 20(_ent (_in))))
				(_port(_int FLAG -1 0 21(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 15(_ent (_in))))
				(_port(_int HS -1 0 15(_ent (_in))))
				(_port(_int DS -1 0 15(_ent (_in))))
				(_port(_int US -1 0 15(_ent (_in))))
				(_port(_int HD 2 0 16(_ent (_out))))
				(_port(_int DD 2 0 16(_ent (_out))))
				(_port(_int UD 2 0 16(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 41(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_C 0 42(_comp mux81)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81)
		)
	)
	(_inst Counter_1_sec_C 0 43(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 44(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
		)
		(_use(_ent . input_number)
			(_port
				((CLK_1_sec_signal)(CLK_1_sec_signal))
				((HS)(HS))
				((DS)(DS))
				((US)(US))
				((HD)(HD))
				((DD)(DD))
				((UD)(UD))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 9(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 35(_array 4((_to i 0 i 7)))))
		(_sig(_int DSelector 5 0 36(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 6 0 37(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 38(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 38(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 38(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 38(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 1 -1)
)
I 000053 55 4247          1652192894071 calculator_a
(_unit VHDL(calculator 0 6(calculator_a 0 12))
	(_version vef)
	(_time 1652192894072 2022.05.10 17:28:14)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 26747322217121302620337c242027212220702124)
	(_ent
		(_time 1652192870402)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 25(_ent (_in))))
				(_port(_int O1 -1 0 26(_ent (_out))))
				(_port(_int O2 -1 0 26(_ent (_out))))
				(_port(_int O3 -1 0 26(_ent (_out))))
			)
		)
		(mux81
			(_object
				(_port(_int S1 -1 0 30(_ent (_in))))
				(_port(_int S2 -1 0 30(_ent (_in))))
				(_port(_int S3 -1 0 30(_ent (_in))))
				(_port(_int I1 3 0 31(_ent (_in))))
				(_port(_int I2 3 0 31(_ent (_in))))
				(_port(_int I3 3 0 31(_ent (_in))))
				(_port(_int I4 3 0 31(_ent (_in))))
				(_port(_int I5 3 0 31(_ent (_in))))
				(_port(_int I6 3 0 31(_ent (_in))))
				(_port(_int I7 3 0 31(_ent (_in))))
				(_port(_int I8 3 0 31(_ent (_in))))
				(_port(_int O1 3 0 32(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 20(_ent (_in))))
				(_port(_int FLAG -1 0 21(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 15(_ent (_in))))
				(_port(_int HS -1 0 15(_ent (_in))))
				(_port(_int DS -1 0 15(_ent (_in))))
				(_port(_int US -1 0 15(_ent (_in))))
				(_port(_int SIGN_S -1 0 15(_ent (_in))))
				(_port(_int HD 2 0 16(_ent (_out))))
				(_port(_int DD 2 0 16(_ent (_out))))
				(_port(_int UD 2 0 16(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 41(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_C 0 42(_comp mux81)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81)
		)
	)
	(_inst Counter_1_sec_C 0 43(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 44(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
		)
		(_use(_implicit)
			(_port
				((CLK_1_sec_signal)(CLK_1_sec_signal))
				((HS)(HS))
				((DS)(DS))
				((US)(US))
				((SIGN_S)(SIGN_S))
				((HD)(HD))
				((DD)(DD))
				((UD)(UD))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 9(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 35(_array 4((_to i 0 i 7)))))
		(_sig(_int DSelector 5 0 36(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 6 0 37(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 38(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 38(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 38(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 38(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 1 -1)
)
I 000056 55 825           1652192912618 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1652192912619 2022.05.10 17:28:32)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 999d9d96c6cfc88fcd988dc3cd9e9b9ccf9a989ccf)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 13(_array -1((_dto i 25 i 0)))))
		(_sig(_int counter_array 0 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(1))(_sens(0))(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 895           1652192912636 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1652192912637 2022.05.10 17:28:32)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code a8acacfff6fef9befca7bcf2fcafaaadfeabaeaba8)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 0 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3)(4))(_sens(0))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1400          1652192912651 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1652192912652 2022.05.10 17:28:32)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code b8bcb6ece5eeecafbfbcace1bfbeedbfbdbeecbeba)
	(_ent
		(_time 1652192912649)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int HD_LOCAL 1 0 13(_arch(_uni))))
		(_sig(_int DD_LOCAL 1 0 13(_arch(_uni))))
		(_sig(_int UD_LOCAL 1 0 13(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(8)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(9)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(10)))))
			(line__19(_arch 3 0 19(_prcs(_simple)(_trgt(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)(3)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . input_number_a 4 -1)
)
I 000053 55 4257          1652192912667 calculator_a
(_unit VHDL(calculator 0 6(calculator_a 0 12))
	(_version vef)
	(_time 1652192912668 2022.05.10 17:28:32)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code c7c3c392c190c0d1c7c1d29dc5c1c6c0c3c191c0c5)
	(_ent
		(_time 1652192870402)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 25(_ent (_in))))
				(_port(_int O1 -1 0 26(_ent (_out))))
				(_port(_int O2 -1 0 26(_ent (_out))))
				(_port(_int O3 -1 0 26(_ent (_out))))
			)
		)
		(mux81
			(_object
				(_port(_int S1 -1 0 30(_ent (_in))))
				(_port(_int S2 -1 0 30(_ent (_in))))
				(_port(_int S3 -1 0 30(_ent (_in))))
				(_port(_int I1 3 0 31(_ent (_in))))
				(_port(_int I2 3 0 31(_ent (_in))))
				(_port(_int I3 3 0 31(_ent (_in))))
				(_port(_int I4 3 0 31(_ent (_in))))
				(_port(_int I5 3 0 31(_ent (_in))))
				(_port(_int I6 3 0 31(_ent (_in))))
				(_port(_int I7 3 0 31(_ent (_in))))
				(_port(_int I8 3 0 31(_ent (_in))))
				(_port(_int O1 3 0 32(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 20(_ent (_in))))
				(_port(_int FLAG -1 0 21(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 15(_ent (_in))))
				(_port(_int HS -1 0 15(_ent (_in))))
				(_port(_int DS -1 0 15(_ent (_in))))
				(_port(_int US -1 0 15(_ent (_in))))
				(_port(_int SIGN_S -1 0 15(_ent (_in))))
				(_port(_int HD 2 0 16(_ent (_out))))
				(_port(_int DD 2 0 16(_ent (_out))))
				(_port(_int UD 2 0 16(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 41(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_C 0 42(_comp mux81)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81)
		)
	)
	(_inst Counter_1_sec_C 0 43(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 44(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
		)
		(_use(_ent . input_number)
			(_port
				((CLK_1_sec_signal)(CLK_1_sec_signal))
				((HS)(HS))
				((DS)(DS))
				((US)(US))
				((SIGN_S)(SIGN_S))
				((HD)(HD))
				((DD)(DD))
				((UD)(UD))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 9(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 35(_array 4((_to i 0 i 7)))))
		(_sig(_int DSelector 5 0 36(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 6 0 37(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 38(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 38(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 38(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 38(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 1 -1)
)
I 000048 55 1104          1652192940541 mux81_a
(_unit VHDL(mux61 0 6(mux81_a 1 12))
	(_version vef)
	(_time 1652192940542 2022.05.10 17:29:00)
	(_source(\../src/mux61.vhd\(\../src/mux81.vhd\)))
	(_parameters tan)
	(_code aaa5fafcfefcf6b9aeffbbf0afadafada2a9aca9ab)
	(_ent
		(_time 1652190527872)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 1 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_a 1 -1)
)
I 000054 55 1222          1652195185373 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 12))
	(_version vef)
	(_time 1652195185374 2022.05.10 18:06:25)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 87d5808989d0869184d295dcdf808381d181838182)
	(_ent
		(_time 1652195185370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_port(_int SIGN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 9(_ent(_out))))
		(_port(_int D 1 0 9(_ent(_out))))
		(_port(_int U 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 17(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 18(_prcs 0((_others(i 2))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1652195187432 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 12))
	(_version vef)
	(_time 1652195187433 2022.05.10 18:06:27)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 85d7d38b89d2849386d097dedd828183d383818380)
	(_ent
		(_time 1652195185369)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_port(_int SIGN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 9(_ent(_out))))
		(_port(_int D 1 0 9(_ent(_out))))
		(_port(_int U 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 17(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 18(_prcs 0((_others(i 2))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1254          1652195687858 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 12))
	(_version vef)
	(_time 1652195687859 2022.05.10 18:14:47)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 5b555958000c5a4d58084900035c5f5d0d5d5f5d5e)
	(_ent
		(_time 1652195185369)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_port(_int SIGN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 9(_ent(_out))))
		(_port(_int D 1 0 9(_ent(_out))))
		(_port(_int U 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 17(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 18(_prcs 0((_others(i 2))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1214          1652198369556 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1652198369557 2022.05.10 18:59:29)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code c2c29297c995c3d4c196d0999ac5c6c494c4c6c4c7)
	(_ent
		(_time 1652198369554)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1199          1652199147680 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1652199147681 2022.05.10 19:12:27)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 4f4d194d1c181858491a09151c4946491a494e484d)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463235)
		(50528770)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000054 55 1199          1652199438497 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1652199438498 2022.05.10 19:17:18)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 4c181a4e1a1b1b5b4a190a161f4a454a194a4d4b4e)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000054 55 1199          1652199653659 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1652199653660 2022.05.10 19:20:53)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code c0c6c795c59797d7c695869a93c6c9c695c6c1c7c2)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000070 55 944           1652202504331 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1652202504332 2022.05.10 20:08:24)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 3f313f3a61683d296b3c2c656b3969383f393a383d)
	(_ent
		(_time 1652202487531)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int N1 0 0 7(_ent(_in))))
		(_port(_int N2 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int FLAG_TO_DO -1 0 9(_ent(_in)(_event))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_sens(4)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ChooseOperationAndReturnRes_a 1 -1)
)
I 000053 55 4603          1652202902048 calculator_a
(_unit VHDL(calculator 0 8(calculator_a 0 28))
	(_version vef)
	(_time 1652202902049 2022.05.10 20:15:02)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code d6d9d184d181d1c0d6d7c38cd4d0d7d1d2d080d1d4)
	(_ent
		(_time 1652202781086)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 41(_ent (_in))))
				(_port(_int O1 -1 0 42(_ent (_out))))
				(_port(_int O2 -1 0 42(_ent (_out))))
				(_port(_int O3 -1 0 42(_ent (_out))))
			)
		)
		(mux81
			(_object
				(_port(_int S1 -1 0 46(_ent (_in))))
				(_port(_int S2 -1 0 46(_ent (_in))))
				(_port(_int S3 -1 0 46(_ent (_in))))
				(_port(_int I1 3 0 47(_ent (_in))))
				(_port(_int I2 3 0 47(_ent (_in))))
				(_port(_int I3 3 0 47(_ent (_in))))
				(_port(_int I4 3 0 47(_ent (_in))))
				(_port(_int I5 3 0 47(_ent (_in))))
				(_port(_int I6 3 0 47(_ent (_in))))
				(_port(_int I7 3 0 47(_ent (_in))))
				(_port(_int I8 3 0 47(_ent (_in))))
				(_port(_int O1 3 0 48(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 36(_ent (_in))))
				(_port(_int FLAG -1 0 37(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 31(_ent (_in))))
				(_port(_int HS -1 0 31(_ent (_in))))
				(_port(_int DS -1 0 31(_ent (_in))))
				(_port(_int US -1 0 31(_ent (_in))))
				(_port(_int SIGN_S -1 0 31(_ent (_in))))
				(_port(_int HD 2 0 32(_ent (_out))))
				(_port(_int DD 2 0 32(_ent (_out))))
				(_port(_int UD 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 58(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_C 0 59(_comp mux81)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81)
		)
	)
	(_inst Counter_1_sec_C 0 60(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 61(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
		)
		(_use(_ent . input_number)
			(_port
				((CLK_1_sec_signal)(CLK_1_sec_signal))
				((HS)(HS))
				((DS)(DS))
				((US)(US))
				((SIGN_S)(SIGN_S))
				((HD)(HD))
				((DD)(DD))
				((UD)(UD))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 9(_ent(_in))))
		(_port(_int HS -1 0 9(_ent(_in))))
		(_port(_int DS -1 0 9(_ent(_in))))
		(_port(_int US -1 0 9(_ent(_in))))
		(_port(_int SIGN_S -1 0 9(_ent(_in))))
		(_port(_int OPS1 -1 0 9(_ent(_in))))
		(_port(_int OPS2 -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 11(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 51(_array 4((_to i 0 i 7)))))
		(_sig(_int DSelector 5 0 52(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 6 0 53(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 54(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 54(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 54(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 55(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 7 0 55(_arch(_uni))))
		(_sig(_int Number2 7 0 55(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(15)))))
			(line__64(_arch 1 0 64(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . calculator_a 2 -1)
)
I 000053 55 4679          1652202913406 calculator_a
(_unit VHDL(calculator 0 8(calculator_a 0 28))
	(_version vef)
	(_time 1652202913407 2022.05.10 20:15:13)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 35603730316232233535206f373334323133633237)
	(_ent
		(_time 1652202781086)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 41(_ent (_in))))
				(_port(_int O1 -1 0 42(_ent (_out))))
				(_port(_int O2 -1 0 42(_ent (_out))))
				(_port(_int O3 -1 0 42(_ent (_out))))
			)
		)
		(mux81
			(_object
				(_port(_int S1 -1 0 46(_ent (_in))))
				(_port(_int S2 -1 0 46(_ent (_in))))
				(_port(_int S3 -1 0 46(_ent (_in))))
				(_port(_int I1 3 0 47(_ent (_in))))
				(_port(_int I2 3 0 47(_ent (_in))))
				(_port(_int I3 3 0 47(_ent (_in))))
				(_port(_int I4 3 0 47(_ent (_in))))
				(_port(_int I5 3 0 47(_ent (_in))))
				(_port(_int I6 3 0 47(_ent (_in))))
				(_port(_int I7 3 0 47(_ent (_in))))
				(_port(_int I8 3 0 47(_ent (_in))))
				(_port(_int O1 3 0 48(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 36(_ent (_in))))
				(_port(_int FLAG -1 0 37(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 31(_ent (_in))))
				(_port(_int HS -1 0 31(_ent (_in))))
				(_port(_int DS -1 0 31(_ent (_in))))
				(_port(_int US -1 0 31(_ent (_in))))
				(_port(_int SIGN_S -1 0 31(_ent (_in))))
				(_port(_int HD 2 0 32(_ent (_out))))
				(_port(_int DD 2 0 32(_ent (_out))))
				(_port(_int UD 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 58(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_C 0 59(_comp mux81)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81)
		)
	)
	(_inst Counter_1_sec_C 0 60(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 61(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
		)
		(_use(_ent . input_number)
			(_port
				((CLK_1_sec_signal)(CLK_1_sec_signal))
				((HS)(HS))
				((DS)(DS))
				((US)(US))
				((SIGN_S)(SIGN_S))
				((HD)(HD))
				((DD)(DD))
				((UD)(UD))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 9(_ent(_in))))
		(_port(_int HS -1 0 9(_ent(_in))))
		(_port(_int DS -1 0 9(_ent(_in))))
		(_port(_int US -1 0 9(_ent(_in))))
		(_port(_int SIGN_S -1 0 9(_ent(_in))))
		(_port(_int OPS1 -1 0 9(_ent(_in))))
		(_port(_int OPS2 -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 11(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 51(_array 4((_to i 0 i 7)))))
		(_sig(_int DSelector 5 0 52(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 6 0 53(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 54(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 54(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 54(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 55(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 7 0 55(_arch(_uni))))
		(_sig(_int Number2 7 0 55(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(15)))))
			(line__63(_arch 1 0 63(_assignment(_trgt(16)))))
			(line__65(_arch 2 0 65(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calculator_a 3 -1)
)
V 000048 55 1104          1652211040916 mux81_a
(_unit VHDL(mux61 0 6(mux81_a 1 12))
	(_version vef)
	(_time 1652211040917 2022.05.10 22:30:40)
	(_source(\../src/mux61.vhd\(\../src/mux81.vhd\)))
	(_parameters tan)
	(_code 4114104245171d524514501b444644464942474240)
	(_ent
		(_time 1652190527872)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 1 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_a 1 -1)
)
I 000068 55 6177          1652211047685 bit_adder_1_or_subtractor_a
(_unit VHDL(bit_adder_1_or_subtractor 0 5(bit_adder_1_or_subtractor_a 0 12))
	(_version vef)
	(_time 1652211047686 2022.05.10 22:30:47)
	(_source(\../src/adder_or_subtractor.vhd\))
	(_parameters tan)
	(_code affdfbf8f0f9ffbafafabef5faa9aba9aaa8adaaf9)
	(_ent
		(_time 1652211047683)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 19(_ent (_in))))
				(_port(_int B -1 0 20(_ent (_in))))
				(_port(_int C -1 0 21(_ent (_in))))
				(_port(_int rez -1 0 22(_ent (_out))))
				(_port(_int carry -1 0 22(_ent (_out))))
			)
		)
		(bit_subtractor_1
			(_object
				(_port(_int A -1 0 26(_ent (_in))))
				(_port(_int B -1 0 27(_ent (_in))))
				(_port(_int C -1 0 28(_ent (_in))))
				(_port(_int dif -1 0 29(_ent (_out))))
				(_port(_int borrow -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst a0 0 34(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez_a(0)))
			((carry)(carry(0)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 35(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez_a(1)))
			((carry)(carry(1)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a2 0 36(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez_a(2)))
			((carry)(carry(2)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a3 0 37(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez_a(3)))
			((carry)(carry(3)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a4 0 38(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez_a(4)))
			((carry)(carry(4)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a5 0 39(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez_a(5)))
			((carry)(carry(5)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a6 0 40(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez_a(6)))
			((carry)(carry(6)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a7 0 41(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez_a(7)))
			((carry)(dummy))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst s0 0 43(_comp bit_subtractor_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((dif)(rez_s(0)))
			((borrow)(borrow(0)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst s1 0 44(_comp bit_subtractor_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((dif)(rez_s(1)))
			((borrow)(borrow(1)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst s2 0 45(_comp bit_subtractor_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((dif)(rez_s(2)))
			((borrow)(borrow(2)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst s3 0 46(_comp bit_subtractor_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((dif)(rez_s(3)))
			((borrow)(borrow(3)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst s4 0 47(_comp bit_subtractor_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((dif)(rez_s(4)))
			((borrow)(borrow(4)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst s5 0 48(_comp bit_subtractor_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((dif)(rez_s(5)))
			((borrow)(borrow(5)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst s6 0 49(_comp bit_subtractor_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((dif)(rez_s(6)))
			((borrow)(borrow(6)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst s7 0 50(_comp bit_subtractor_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((dif)(rez_s(7)))
			((borrow)(dummy2))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_sig(_int rez_a 1 0 14(_arch(_uni))))
		(_sig(_int rez_s 1 0 14(_arch(_uni))))
		(_sig(_int dummy -1 0 16(_arch(_uni))))
		(_sig(_int dummy2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(3))(_sens(2))(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_adder_1_or_subtractor_a 1 -1)
)
I 000059 55 806           1652211084045 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1652211084046 2022.05.10 22:31:24)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code b6b6e0e2b9e0e6a3e0e7a5ede2b0b4b1b2b1b4b0b7)
	(_ent
		(_time 1652211084043)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000054 55 759           1652211086518 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1652211086519 2022.05.10 22:31:26)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 5b5a5e58000d0b4e0d084a010e5d5f5d5e5c595e0d)
	(_ent
		(_time 1652211086516)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
V 000068 55 4961          1652211089713 bit_adder_1_or_subtractor_a
(_unit VHDL(bit_adder_1_or_subtractor 0 5(bit_adder_1_or_subtractor_a 0 12))
	(_version vef)
	(_time 1652211089714 2022.05.10 22:31:29)
	(_source(\../src/adder_or_subtractor.vhd\))
	(_parameters tan)
	(_code ded0df8c82888ecb8b8bcf848bd8dad8dbd9dcdb88)
	(_ent
		(_time 1652211047682)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 19(_ent (_in))))
				(_port(_int B -1 0 20(_ent (_in))))
				(_port(_int C -1 0 21(_ent (_in))))
				(_port(_int rez -1 0 22(_ent (_out))))
				(_port(_int carry -1 0 22(_ent (_out))))
			)
		)
		(bit_subtractor_1
			(_object
				(_port(_int A -1 0 26(_ent (_in))))
				(_port(_int B -1 0 27(_ent (_in))))
				(_port(_int C -1 0 28(_ent (_in))))
				(_port(_int dif -1 0 29(_ent (_out))))
				(_port(_int borrow -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst a0 0 34(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez_a(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 35(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez_a(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 36(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez_a(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 37(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez_a(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 38(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez_a(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 39(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez_a(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 40(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez_a(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 41(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez_a(7)))
			((carry)(dummy))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst s0 0 43(_comp bit_subtractor_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((dif)(rez_s(0)))
			((borrow)(borrow(0)))
		)
		(_use(_ent . bit_subtractor_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst s1 0 44(_comp bit_subtractor_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((dif)(rez_s(1)))
			((borrow)(borrow(1)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s2 0 45(_comp bit_subtractor_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((dif)(rez_s(2)))
			((borrow)(borrow(2)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s3 0 46(_comp bit_subtractor_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((dif)(rez_s(3)))
			((borrow)(borrow(3)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s4 0 47(_comp bit_subtractor_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((dif)(rez_s(4)))
			((borrow)(borrow(4)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s5 0 48(_comp bit_subtractor_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((dif)(rez_s(5)))
			((borrow)(borrow(5)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s6 0 49(_comp bit_subtractor_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((dif)(rez_s(6)))
			((borrow)(borrow(6)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s7 0 50(_comp bit_subtractor_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((dif)(rez_s(7)))
			((borrow)(dummy2))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_sig(_int rez_a 1 0 14(_arch(_uni))))
		(_sig(_int rez_s 1 0 14(_arch(_uni))))
		(_sig(_int dummy -1 0 16(_arch(_uni))))
		(_sig(_int dummy2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(3))(_sens(2))(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_adder_1_or_subtractor_a 1 -1)
)
I 000053 55 5193          1652248544260 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1652248544261 2022.05.11 08:55:44)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code b1b7b4e5b1e6b6a7b7bea4ebb3b7b0b6b5b7e7b6b3)
	(_ent
		(_time 1652211043404)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(mux81
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 59(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_C 0 60(_comp mux81)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81)
		)
	)
	(_inst Counter_1_sec_C 0 61(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 62(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
		)
		(_use(_ent . input_number)
			(_port
				((CLK_1_sec_signal)(CLK_1_sec_signal))
				((HS)(HS))
				((DS)(DS))
				((US)(US))
				((SIGN_S)(SIGN_S))
				((HD)(HD))
				((DD)(DD))
				((UD)(UD))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 52(_array 4((_to i 0 i 7)))))
		(_sig(_int DSelector 5 0 53(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 54(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 6 0 54(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 55(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 55(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 55(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 55(_arch(_uni))))
		(_sig(_int STATE0 -1 0 55(_arch(_uni))))
		(_sig(_int STATE1 -1 0 55(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 7 0 56(_arch(_uni))))
		(_sig(_int Number2 7 0 56(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(19)))))
			(line__64(_arch 1 0 64(_assignment(_trgt(20)))))
			(line__65(_arch 2 0 65(_assignment(_alias((STATE0)(_string \"0"\)))(_trgt(16)))))
			(line__66(_arch 3 0 66(_assignment(_alias((STATE1)(_string \"0"\)))(_trgt(17)))))
			(line__67(_arch 4 0 67(_assignment(_alias((Last_NEXT_B_STATE)(_string \"0"\)))(_trgt(18)))))
			(line__69(_arch 5 0 69(_prcs(_simple)(_trgt(16)(17)(18))(_sens(0))(_read(16)(17)(18)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calculator_a 6 -1)
)
I 000053 55 1104          1652249548450 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1652249548451 2022.05.11 09:12:28)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 4d4e104e1c1b115e47185c144a4e454b4f4b444a49)
	(_ent
		(_time 1652249548448)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000053 55 6399          1652249678013 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1652249678014 2022.05.11 09:14:37)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 67646767613060716136723d656166606361316065)
	(_ent
		(_time 1652211043404)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int S3 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int I5 4 0 54(_ent (_in))))
				(_port(_int I6 4 0 54(_ent (_in))))
				(_port(_int I7 4 0 54(_ent (_in))))
				(_port(_int I8 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 65(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_8BIT_C 0 66(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux41_8BIT_C 0 67(_comp mux41_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(HD))
			((I2)(DD))
			((I3)(UD))
			((I4)(_string \"0000"\))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_implicit)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Counter_1_sec_C 0 68(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 69(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 58(_array 5((_to i 0 i 7)))))
		(_sig(_int DSelector 6 0 59(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 7 0 60(_arch(_uni))))
		(_sig(_int HD 7 0 60(_arch(_uni))))
		(_sig(_int DD 7 0 60(_arch(_uni))))
		(_sig(_int UD 7 0 60(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 61(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 61(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 61(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 61(_arch(_uni))))
		(_sig(_int STATE0 -1 0 61(_arch(_uni))))
		(_sig(_int STATE1 -1 0 61(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 8 0 62(_arch(_uni))))
		(_sig(_int Number2 8 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(22)))))
			(line__71(_arch 1 0 71(_assignment(_trgt(23)))))
			(line__72(_arch 2 0 72(_assignment(_alias((STATE0)(_string \"0"\)))(_trgt(19)))))
			(line__73(_arch 3 0 73(_assignment(_alias((STATE1)(_string \"0"\)))(_trgt(20)))))
			(line__74(_arch 4 0 74(_assignment(_alias((Last_NEXT_B_STATE)(_string \"0"\)))(_trgt(21)))))
			(line__76(_arch 5 0 76(_prcs(_simple)(_trgt(19)(20)(21))(_sens(0))(_read(19)(20)(21)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calculator_a 6 -1)
)
I 000053 55 1104          1652249714724 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1652249714725 2022.05.11 09:15:14)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code d6858085d5808ac5dc83c78fd1d5d2d0d4d0dfd1d2)
	(_ent
		(_time 1652249714722)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 6407          1652249717570 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1652249717571 2022.05.11 09:15:17)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code f2a1a5a2f1a5f5e4f4a3e7a8f0f4f3f5f6f4a4f5f0)
	(_ent
		(_time 1652211043404)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int S3 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int I5 4 0 54(_ent (_in))))
				(_port(_int I6 4 0 54(_ent (_in))))
				(_port(_int I7 4 0 54(_ent (_in))))
				(_port(_int I8 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 65(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_8BIT_C 0 66(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux41_8BIT_C 0 67(_comp mux41_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(HD))
			((I2)(DD))
			((I3)(UD))
			((I4)(_string \"0000"\))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Counter_1_sec_C 0 68(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 69(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 58(_array 5((_to i 0 i 7)))))
		(_sig(_int DSelector 6 0 59(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 7 0 60(_arch(_uni))))
		(_sig(_int HD 7 0 60(_arch(_uni))))
		(_sig(_int DD 7 0 60(_arch(_uni))))
		(_sig(_int UD 7 0 60(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 61(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 61(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 61(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 61(_arch(_uni))))
		(_sig(_int STATE0 -1 0 61(_arch(_uni))))
		(_sig(_int STATE1 -1 0 61(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 8 0 62(_arch(_uni))))
		(_sig(_int Number2 8 0 62(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(22)))))
			(line__71(_arch 1 0 71(_assignment(_trgt(23)))))
			(line__72(_arch 2 0 72(_assignment(_alias((STATE0)(_string \"0"\)))(_trgt(19)))))
			(line__73(_arch 3 0 73(_assignment(_alias((STATE1)(_string \"0"\)))(_trgt(20)))))
			(line__74(_arch 4 0 74(_assignment(_alias((Last_NEXT_B_STATE)(_string \"0"\)))(_trgt(21)))))
			(line__76(_arch 5 0 76(_prcs(_simple)(_trgt(19)(20)(21))(_sens(0))(_read(19)(20)(21)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calculator_a 6 -1)
)
I 000058 55 1045          1652249992453 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1652249992454 2022.05.11 09:19:52)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code bcbbeee8e6eaebabbdeeffe6ecbbb5b9eabab8bab9)
	(_ent
		(_time 1652249992451)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000053 55 6872          1652250083709 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1652250083710 2022.05.11 09:21:23)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 1f111818484818091a1d0a451d191e181b1949181d)
	(_ent
		(_time 1652211043404)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int S3 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int I5 4 0 54(_ent (_in))))
				(_port(_int I6 4 0 54(_ent (_in))))
				(_port(_int I7 4 0 54(_ent (_in))))
				(_port(_int I8 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 5 0 59(_ent (_in))))
				(_port(_int seven_segment 6 0 60(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 70(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_8BIT_C 0 71(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux41_8BIT_C 0 72(_comp mux41_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(HD))
			((I2)(DD))
			((I3)(UD))
			((I4)(_string \"0000"\))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Counter_1_sec_C 0 73(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 74(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst Display_decoder_C 0 75(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 60(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 63(_array 7((_to i 0 i 7)))))
		(_sig(_int DSelector 8 0 64(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 65(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 9 0 65(_arch(_uni))))
		(_sig(_int HD 9 0 65(_arch(_uni))))
		(_sig(_int DD 9 0 65(_arch(_uni))))
		(_sig(_int UD 9 0 65(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 66(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 66(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 66(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 66(_arch(_uni))))
		(_sig(_int STATE0 -1 0 66(_arch(_uni))))
		(_sig(_int STATE1 -1 0 66(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 67(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 10 0 67(_arch(_uni))))
		(_sig(_int Number2 10 0 67(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(22)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(23)))))
			(line__78(_arch 2 0 78(_assignment(_alias((STATE0)(_string \"0"\)))(_trgt(19)))))
			(line__79(_arch 3 0 79(_assignment(_alias((STATE1)(_string \"0"\)))(_trgt(20)))))
			(line__80(_arch 4 0 80(_assignment(_alias((Last_NEXT_B_STATE)(_string \"0"\)))(_trgt(21)))))
			(line__82(_arch 5 0 82(_prcs(_simple)(_trgt(19)(20)(21))(_sens(0))(_read(19)(20)(21)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calculator_a 6 -1)
)
I 000055 55 1230          1652252600595 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1652252600596 2022.05.11 10:03:20)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code b9eae2ede5efedaebde8ade0bebfecbebcbfedbfbb)
	(_ent
		(_time 1652192912648)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . input_number_a 1 -1)
)
I 000055 55 1230          1652252605263 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1652252605264 2022.05.11 10:03:25)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code f9a9a4a9a5afadeefda8eda0feffacfefcffadfffb)
	(_ent
		(_time 1652192912648)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . input_number_a 1 -1)
)
I 000053 55 1097          1652252671565 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1652252671566 2022.05.11 10:04:31)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 0204570505545e110857135b05010a0400040b0506)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 878           1652252885421 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1652252885422 2022.05.11 10:08:05)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code 55575256060304430155410f015257500356535655)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000056 55 808           1652252947708 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1652252947709 2022.05.11 10:09:07)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code aeabaaf9adf8ffb8faacbaf4faa9acabf8adafabf8)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000053 55 6880          1652253549262 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1652253549263 2022.05.11 10:19:09)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 79797f78712e7e6f7c796c237b7f787e7d7f2f7e7b)
	(_ent
		(_time 1652211043404)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int S3 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int I5 4 0 54(_ent (_in))))
				(_port(_int I6 4 0 54(_ent (_in))))
				(_port(_int I7 4 0 54(_ent (_in))))
				(_port(_int I8 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 5 0 59(_ent (_in))))
				(_port(_int seven_segment 6 0 60(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 70(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_8BIT_C 0 71(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux41_8BIT_C 0 72(_comp mux41_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(HD))
			((I2)(DD))
			((I3)(UD))
			((I4)(_string \"0000"\))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Counter_1_sec_C 0 73(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 74(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst Display_decoder_C 0 75(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in)(_event))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 60(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 63(_array 7((_to i 0 i 7)))))
		(_sig(_int DSelector 8 0 64(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 65(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 9 0 65(_arch(_uni))))
		(_sig(_int HD 9 0 65(_arch(_uni))))
		(_sig(_int DD 9 0 65(_arch(_uni))))
		(_sig(_int UD 9 0 65(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 66(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 66(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 66(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 66(_arch(_uni))))
		(_sig(_int STATE0 -1 0 66(_arch(_uni))))
		(_sig(_int STATE1 -1 0 66(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 67(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 10 0 67(_arch(_uni))))
		(_sig(_int Number2 10 0 67(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(22)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(23)))))
			(line__78(_arch 2 0 78(_assignment(_alias((STATE0)(_string \"0"\)))(_trgt(19)))))
			(line__79(_arch 3 0 79(_assignment(_alias((STATE1)(_string \"0"\)))(_trgt(20)))))
			(line__80(_arch 4 0 80(_assignment(_alias((Last_NEXT_B_STATE)(_string \"0"\)))(_trgt(21)))))
			(line__82(_arch 5 0 82(_prcs(_simple)(_trgt(19)(20)(21))(_sens(0))(_read(19)(20)(21)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calculator_a 6 -1)
)
I 000070 55 816           1652255642573 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1652255642574 2022.05.11 10:54:02)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 7a79787b2e2c2a6c7e7868207f7c737c2f7c7f7f2c)
	(_ent
		(_time 1652255642570)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000053 55 7379          1652255916063 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1652255916064 2022.05.11 10:58:36)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code c6c8c793c191c1d0c397d39cc4c0c7c1c2c090c1c4)
	(_ent
		(_time 1652211043404)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int S3 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int I5 4 0 54(_ent (_in))))
				(_port(_int I6 4 0 54(_ent (_in))))
				(_port(_int I7 4 0 54(_ent (_in))))
				(_port(_int I8 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 5 0 59(_ent (_in))))
				(_port(_int seven_segment 6 0 60(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 64(_ent (_in))))
				(_port(_int OUTPUT 7 0 65(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 76(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_8BIT_C 0 77(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux41_8BIT_C 0 78(_comp mux41_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(signValue))
			((I2)(HD))
			((I3)(DD))
			((I4)(UD))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Counter_1_sec_C 0 79(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 80(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst Display_decoder_C 0 81(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 82(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in)(_event))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 60(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 68(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 68(_array 8((_to i 0 i 7)))))
		(_sig(_int DSelector 9 0 69(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 10 0 70(_arch(_uni))))
		(_sig(_int HD 10 0 70(_arch(_uni))))
		(_sig(_int DD 10 0 70(_arch(_uni))))
		(_sig(_int UD 10 0 70(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 71(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 71(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 71(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 71(_arch(_uni))))
		(_sig(_int STATE0 -1 0 71(_arch(_uni))))
		(_sig(_int STATE1 -1 0 71(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 72(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 11 0 72(_arch(_uni))))
		(_sig(_int Number2 11 0 72(_arch(_uni))))
		(_sig(_int signValue 10 0 73(_arch(_uni(_string \"1010"\)))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_trgt(22)))))
			(line__85(_arch 1 0 85(_assignment(_trgt(23)))))
			(line__86(_arch 2 0 86(_assignment(_alias((STATE0)(_string \"0"\)))(_trgt(19)))))
			(line__87(_arch 3 0 87(_assignment(_alias((STATE1)(_string \"0"\)))(_trgt(20)))))
			(line__88(_arch 4 0 88(_assignment(_alias((Last_NEXT_B_STATE)(_string \"0"\)))(_trgt(21)))))
			(line__90(_arch 5 0 90(_prcs(_simple)(_trgt(19)(20)(21))(_sens(0))(_read(19)(20)(21)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calculator_a 6 -1)
)
I 000058 55 1087          1652256448846 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1652256448847 2022.05.11 11:07:28)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code f3a4f4a3f9a5a4e4f2a3b0a9a3f4faf6a5f5f7f5f6)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000053 55 7379          1652256761460 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1652256761461 2022.05.11 11:12:41)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code d5d5d587d182d2c3d084c08fd7d3d4d2d1d383d2d7)
	(_ent
		(_time 1652211043404)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int S3 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int I5 4 0 54(_ent (_in))))
				(_port(_int I6 4 0 54(_ent (_in))))
				(_port(_int I7 4 0 54(_ent (_in))))
				(_port(_int I8 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 5 0 59(_ent (_in))))
				(_port(_int seven_segment 6 0 60(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 64(_ent (_in))))
				(_port(_int OUTPUT 7 0 65(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 76(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_8BIT_C 0 77(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux41_8BIT_C 0 78(_comp mux41_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(UD))
			((I2)(HD))
			((I3)(HD))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Counter_1_sec_C 0 79(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 80(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst Display_decoder_C 0 81(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 82(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in)(_event))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 60(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 68(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 68(_array 8((_to i 0 i 7)))))
		(_sig(_int DSelector 9 0 69(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 10 0 70(_arch(_uni))))
		(_sig(_int HD 10 0 70(_arch(_uni))))
		(_sig(_int DD 10 0 70(_arch(_uni))))
		(_sig(_int UD 10 0 70(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 71(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 71(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 71(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 71(_arch(_uni))))
		(_sig(_int STATE0 -1 0 71(_arch(_uni))))
		(_sig(_int STATE1 -1 0 71(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 72(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 11 0 72(_arch(_uni))))
		(_sig(_int Number2 11 0 72(_arch(_uni))))
		(_sig(_int signValue 10 0 73(_arch(_uni(_string \"1010"\)))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_trgt(22)))))
			(line__85(_arch 1 0 85(_assignment(_trgt(23)))))
			(line__86(_arch 2 0 86(_assignment(_alias((STATE0)(_string \"0"\)))(_trgt(19)))))
			(line__87(_arch 3 0 87(_assignment(_alias((STATE1)(_string \"0"\)))(_trgt(20)))))
			(line__88(_arch 4 0 88(_assignment(_alias((Last_NEXT_B_STATE)(_string \"0"\)))(_trgt(21)))))
			(line__90(_arch 5 0 90(_prcs(_simple)(_trgt(19)(20)(21))(_sens(0))(_read(19)(20)(21)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calculator_a 6 -1)
)
I 000054 55 1222          1653066707220 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653066707221 2022.05.20 20:11:47)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code fbfef8abacacacecfdabbda1a8fdf2fdaefdfafcf9)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000070 55 816           1653066771783 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653066771784 2022.05.20 20:12:51)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 1e1b1e194e484e081a1c0c441b1817184b181b1b48)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000053 55 7935          1653066771818 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653066771819 2022.05.20 20:12:51)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 4d484a4f181a4a5b494f58174f4b4c4a494b1b4a4f)
	(_ent
		(_time 1652211043404)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int S3 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int I5 4 0 54(_ent (_in))))
				(_port(_int I6 4 0 54(_ent (_in))))
				(_port(_int I7 4 0 54(_ent (_in))))
				(_port(_int I8 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 5 0 59(_ent (_in))))
				(_port(_int seven_segment 6 0 60(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 64(_ent (_in))))
				(_port(_int OUTPUT 7 0 65(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 8 0 69(_ent (_in))))
				(_port(_int D 8 0 69(_ent (_in))))
				(_port(_int U 8 0 69(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 9 0 70(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 81(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_8BIT_C 0 82(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux41_8BIT_C 0 83(_comp mux41_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(UD))
			((I2)(HD))
			((I3)(HD))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Counter_1_sec_C 0 84(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 85(_comp input_number)
		(_port
			((CLK_1_sec_signal)(FLAG_1_SEC))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst Display_decoder_C 0 86(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 87(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst DecToBinary_C 0 88(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(Number1))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in)(_event))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 60(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 70(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 73(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 73(_array 10((_to i 0 i 7)))))
		(_sig(_int DSelector 11 0 74(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 75(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 12 0 75(_arch(_uni))))
		(_sig(_int HD 12 0 75(_arch(_uni))))
		(_sig(_int DD 12 0 75(_arch(_uni))))
		(_sig(_int UD 12 0 75(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 76(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 76(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 76(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 76(_arch(_uni))))
		(_sig(_int STATE0 -1 0 76(_arch(_uni))))
		(_sig(_int STATE1 -1 0 76(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 13 0 77(_arch(_uni))))
		(_sig(_int Number2 13 0 77(_arch(_uni))))
		(_sig(_int signValue 12 0 78(_arch(_uni(_string \"1010"\)))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(22)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(23)))))
			(line__92(_arch 2 0 92(_assignment(_alias((STATE0)(_string \"0"\)))(_trgt(19)))))
			(line__93(_arch 3 0 93(_assignment(_alias((STATE1)(_string \"0"\)))(_trgt(20)))))
			(line__94(_arch 4 0 94(_assignment(_alias((Last_NEXT_B_STATE)(_string \"0"\)))(_trgt(21)))))
			(line__96(_arch 5 0 96(_prcs(_simple)(_trgt(19)(20)(21))(_sens(0))(_read(19)(20)(21)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calculator_a 6 -1)
)
I 000055 55 1273          1653066823979 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653066823980 2022.05.20 20:13:43)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 090f000f555f5d1e0e061d500e0f5c0e0c0f5d0f0b)
	(_ent
		(_time 1652192912648)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 7932          1653067156775 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653067156776 2022.05.20 20:19:16)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code f7f0f7a7f1a0f0e1f3f6e2adf5f1f6f0f3f1a1f0f5)
	(_ent
		(_time 1652211043404)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int S3 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int I5 4 0 54(_ent (_in))))
				(_port(_int I6 4 0 54(_ent (_in))))
				(_port(_int I7 4 0 54(_ent (_in))))
				(_port(_int I8 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 5 0 59(_ent (_in))))
				(_port(_int seven_segment 6 0 60(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 64(_ent (_in))))
				(_port(_int OUTPUT 7 0 65(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 8 0 69(_ent (_in))))
				(_port(_int D 8 0 69(_ent (_in))))
				(_port(_int U 8 0 69(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 9 0 70(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 81(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_8BIT_C 0 82(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux41_8BIT_C 0 83(_comp mux41_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(UD))
			((I2)(HD))
			((I3)(HD))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Counter_1_sec_C 0 84(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 86(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst Display_decoder_C 0 87(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 88(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst DecToBinary_C 0 89(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(Number1))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in)(_event))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 60(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 70(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 73(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 73(_array 10((_to i 0 i 7)))))
		(_sig(_int DSelector 11 0 74(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 75(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 12 0 75(_arch(_uni))))
		(_sig(_int HD 12 0 75(_arch(_uni))))
		(_sig(_int DD 12 0 75(_arch(_uni))))
		(_sig(_int UD 12 0 75(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 76(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 76(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 76(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 76(_arch(_uni))))
		(_sig(_int STATE0 -1 0 76(_arch(_uni))))
		(_sig(_int STATE1 -1 0 76(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 13 0 77(_arch(_uni))))
		(_sig(_int Number2 13 0 77(_arch(_uni))))
		(_sig(_int signValue 12 0 78(_arch(_uni(_string \"1010"\)))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(22)))))
			(line__92(_arch 1 0 92(_assignment(_trgt(23)))))
			(line__93(_arch 2 0 93(_assignment(_alias((STATE0)(_string \"0"\)))(_trgt(19)))))
			(line__94(_arch 3 0 94(_assignment(_alias((STATE1)(_string \"0"\)))(_trgt(20)))))
			(line__95(_arch 4 0 95(_assignment(_alias((Last_NEXT_B_STATE)(_string \"0"\)))(_trgt(21)))))
			(line__97(_arch 5 0 97(_prcs(_simple)(_trgt(19)(20)(21))(_sens(0))(_read(19)(20)(21)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calculator_a 6 -1)
)
I 000053 55 7765          1653067385732 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653067385733 2022.05.20 20:23:05)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 5f505e5c080858495b5e4a055d595e585b5909585d)
	(_ent
		(_time 1652211043404)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int S3 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int I5 4 0 54(_ent (_in))))
				(_port(_int I6 4 0 54(_ent (_in))))
				(_port(_int I7 4 0 54(_ent (_in))))
				(_port(_int I8 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 5 0 59(_ent (_in))))
				(_port(_int seven_segment 6 0 60(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 64(_ent (_in))))
				(_port(_int OUTPUT 7 0 65(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 8 0 69(_ent (_in))))
				(_port(_int D 8 0 69(_ent (_in))))
				(_port(_int U 8 0 69(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 9 0 70(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 81(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_8BIT_C 0 82(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux41_8BIT_C 0 83(_comp mux41_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(UD))
			((I2)(HD))
			((I3)(HD))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Counter_1_sec_C 0 84(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 86(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst Display_decoder_C 0 87(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 88(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst DecToBinary_C 0 89(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(Number1))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in)(_event))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 60(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 70(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 73(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 73(_array 10((_to i 0 i 7)))))
		(_sig(_int DSelector 11 0 74(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 75(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 12 0 75(_arch(_uni))))
		(_sig(_int HD 12 0 75(_arch(_uni))))
		(_sig(_int DD 12 0 75(_arch(_uni))))
		(_sig(_int UD 12 0 75(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 76(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 76(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 76(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 76(_arch(_uni))))
		(_sig(_int STATE0 -1 0 76(_arch(_uni))))
		(_sig(_int STATE1 -1 0 76(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 13 0 77(_arch(_uni))))
		(_sig(_int Number2 13 0 77(_arch(_uni))))
		(_sig(_int signValue 12 0 78(_arch(_uni(_string \"1010"\)))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_alias((STATE0)(_string \"0"\)))(_trgt(19)))))
			(line__94(_arch 1 0 94(_assignment(_alias((STATE1)(_string \"0"\)))(_trgt(20)))))
			(line__95(_arch 2 0 95(_assignment(_alias((Last_NEXT_B_STATE)(_string \"0"\)))(_trgt(21)))))
			(line__97(_arch 3 0 97(_prcs(_simple)(_trgt(19)(20)(21))(_sens(0))(_read(19)(20)(21)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000053 55 7773          1653068632325 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653068632326 2022.05.20 20:43:52)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code e1eee5b2e1b6e6f7e5e1f4bbe3e7e0e6e5e7b7e6e3)
	(_ent
		(_time 1652211043404)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int S3 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int I5 4 0 54(_ent (_in))))
				(_port(_int I6 4 0 54(_ent (_in))))
				(_port(_int I7 4 0 54(_ent (_in))))
				(_port(_int I8 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 5 0 59(_ent (_in))))
				(_port(_int seven_segment 6 0 60(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 64(_ent (_in))))
				(_port(_int OUTPUT 7 0 65(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 8 0 69(_ent (_in))))
				(_port(_int D 8 0 69(_ent (_in))))
				(_port(_int U 8 0 69(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 9 0 70(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 81(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_8BIT_C 0 82(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux41_8BIT_C 0 83(_comp mux41_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(UD))
			((I2)(HD))
			((I3)(HD))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Counter_1_sec_C 0 84(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 86(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst Display_decoder_C 0 87(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 88(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst DecToBinary_C 0 89(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(Number1))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in)(_event))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 60(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 70(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 73(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 73(_array 10((_to i 0 i 7)))))
		(_sig(_int DSelector 11 0 74(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 75(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 12 0 75(_arch(_uni))))
		(_sig(_int HD 12 0 75(_arch(_uni))))
		(_sig(_int DD 12 0 75(_arch(_uni))))
		(_sig(_int UD 12 0 75(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 76(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 76(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 76(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 76(_arch(_uni))))
		(_sig(_int STATE0 -1 0 76(_arch(_uni))))
		(_sig(_int STATE1 -1 0 76(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 13 0 77(_arch(_uni))))
		(_sig(_int Number2 13 0 77(_arch(_uni))))
		(_sig(_int signValue 12 0 78(_arch(_uni(_string \"1010"\)))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_alias((STATE0)(_string \"0"\)))(_trgt(19)))))
			(line__94(_arch 1 0 94(_assignment(_alias((STATE1)(_string \"0"\)))(_trgt(20)))))
			(line__95(_arch 2 0 95(_assignment(_alias((Last_NEXT_B_STATE)(_string \"0"\)))(_trgt(21)))))
			(line__97(_arch 3 0 97(_prcs(_simple)(_trgt(19)(20)(21)(23))(_sens(0))(_read(19)(20)(21)(22)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000053 55 7626          1653068782020 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653068782021 2022.05.20 20:46:22)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 99ca9a9691ce9e8f9d988cc39b9f989e9d9fcf9e9b)
	(_ent
		(_time 1652211043404)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int S3 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int I5 4 0 54(_ent (_in))))
				(_port(_int I6 4 0 54(_ent (_in))))
				(_port(_int I7 4 0 54(_ent (_in))))
				(_port(_int I8 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 5 0 59(_ent (_in))))
				(_port(_int seven_segment 6 0 60(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 64(_ent (_in))))
				(_port(_int OUTPUT 7 0 65(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 8 0 69(_ent (_in))))
				(_port(_int D 8 0 69(_ent (_in))))
				(_port(_int U 8 0 69(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 9 0 70(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 81(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst MUX81_8BIT_C 0 82(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux41_8BIT_C 0 83(_comp mux41_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(UD))
			((I2)(HD))
			((I3)(HD))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Counter_1_sec_C 0 84(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst Input_number_C 0 86(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst Display_decoder_C 0 87(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 88(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst DecToBinary_C 0 89(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(Number1))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in)(_event))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 60(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 70(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 73(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 73(_array 10((_to i 0 i 7)))))
		(_sig(_int DSelector 11 0 74(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 75(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 12 0 75(_arch(_uni))))
		(_sig(_int HD 12 0 75(_arch(_uni))))
		(_sig(_int DD 12 0 75(_arch(_uni))))
		(_sig(_int UD 12 0 75(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 76(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 76(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 76(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 76(_arch(_uni))))
		(_sig(_int STATE0 -1 0 76(_arch(_uni))))
		(_sig(_int STATE1 -1 0 76(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int Number1 13 0 77(_arch(_uni))))
		(_sig(_int Number2 13 0 77(_arch(_uni))))
		(_sig(_int signValue 12 0 78(_arch(_uni(_string \"1010"\)))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_trgt(19)(20)(23))(_sens(0)(19)(20)(21)(22)(7))(_dssslsensitivity 1))))
			(line__118(_arch 1 0 118(_assignment(_alias((Last_NEXT_B_STATE)(NEXT_B)))(_simpleassign BUF)(_trgt(21))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000062 55 5005          1653231891955 adder_or_subtractor_a
(_unit VHDL(adder_or_subtractor 0 5(adder_or_subtractor_a 0 12))
	(_version vef)
	(_time 1653231891956 2022.05.22 18:04:51)
	(_source(\../src/adder_or_subtractor.vhd\))
	(_parameters tan)
	(_code 91c5c59e94c6c18797c383c89697c7969394c79692)
	(_ent
		(_time 1653231891953)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 19(_ent (_in))))
				(_port(_int B -1 0 20(_ent (_in))))
				(_port(_int C -1 0 21(_ent (_in))))
				(_port(_int rez -1 0 22(_ent (_out))))
				(_port(_int carry -1 0 22(_ent (_out))))
			)
		)
		(bit_subtractor_1
			(_object
				(_port(_int A -1 0 26(_ent (_in))))
				(_port(_int B -1 0 27(_ent (_in))))
				(_port(_int C -1 0 28(_ent (_in))))
				(_port(_int dif -1 0 29(_ent (_out))))
				(_port(_int borrow -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst a0 0 34(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez_a(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 35(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez_a(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 36(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez_a(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 37(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez_a(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 38(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez_a(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 39(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez_a(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 40(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez_a(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 41(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez_a(7)))
			((carry)(dummy))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst s0 0 43(_comp bit_subtractor_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((dif)(rez_s(0)))
			((borrow)(borrow(0)))
		)
		(_use(_ent . bit_subtractor_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst s1 0 44(_comp bit_subtractor_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((dif)(rez_s(1)))
			((borrow)(borrow(1)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s2 0 45(_comp bit_subtractor_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((dif)(rez_s(2)))
			((borrow)(borrow(2)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s3 0 46(_comp bit_subtractor_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((dif)(rez_s(3)))
			((borrow)(borrow(3)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s4 0 47(_comp bit_subtractor_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((dif)(rez_s(4)))
			((borrow)(borrow(4)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s5 0 48(_comp bit_subtractor_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((dif)(rez_s(5)))
			((borrow)(borrow(5)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s6 0 49(_comp bit_subtractor_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((dif)(rez_s(6)))
			((borrow)(borrow(6)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s7 0 50(_comp bit_subtractor_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((dif)(rez_s(7)))
			((borrow)(dummy2))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int FLAG_TO_DO -1 0 8(_ent(_in)(_event))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_sig(_int rez_a 1 0 14(_arch(_uni))))
		(_sig(_int rez_s 1 0 14(_arch(_uni))))
		(_sig(_int dummy -1 0 16(_arch(_uni))))
		(_sig(_int dummy2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(4))(_sens(3)(7)(8)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder_or_subtractor_a 1 -1)
)
I 000061 55 1147          1653232315407 multiply_or_divide_a
(_unit VHDL(multiply_or_divide 0 5(multiply_or_divide_a 0 13))
	(_version vef)
	(_time 1653232315408 2022.05.22 18:11:55)
	(_source(\../src/multiply_or_divide.vhd\))
	(_parameters tan)
	(_code 9e9bce90cec999899bcc87c5cf98cd99979bc898c8)
	(_ent
		(_time 1653232315405)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int FLAG_TO_DO -1 0 8(_ent(_in)(_event))))
		(_port(_int SIGN1 -1 0 8(_ent(_in))))
		(_port(_int SIGN2 -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int SIGN_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int rez_m 1 0 15(_arch(_uni))))
		(_sig(_int rez_d 1 0 15(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(6))(_sens(3)(8)(9)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . multiply_or_divide_a 1 -1)
)
I 000062 55 5133          1653232323079 adder_or_subtractor_a
(_unit VHDL(adder_or_subtractor 0 5(adder_or_subtractor_a 0 13))
	(_version vef)
	(_time 1653232323080 2022.05.22 18:12:03)
	(_source(\../src/adder_or_subtractor.vhd\))
	(_parameters tan)
	(_code 9695959994c1c68090c784cf9190c0919493c09195)
	(_ent
		(_time 1653232323077)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 20(_ent (_in))))
				(_port(_int B -1 0 21(_ent (_in))))
				(_port(_int C -1 0 22(_ent (_in))))
				(_port(_int rez -1 0 23(_ent (_out))))
				(_port(_int carry -1 0 23(_ent (_out))))
			)
		)
		(bit_subtractor_1
			(_object
				(_port(_int A -1 0 27(_ent (_in))))
				(_port(_int B -1 0 28(_ent (_in))))
				(_port(_int C -1 0 29(_ent (_in))))
				(_port(_int dif -1 0 30(_ent (_out))))
				(_port(_int borrow -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst a0 0 35(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez_a(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 36(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez_a(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 37(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez_a(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 38(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez_a(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 39(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez_a(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 40(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez_a(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 41(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez_a(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 42(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez_a(7)))
			((carry)(dummy))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst s0 0 44(_comp bit_subtractor_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((dif)(rez_s(0)))
			((borrow)(borrow(0)))
		)
		(_use(_ent . bit_subtractor_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst s1 0 45(_comp bit_subtractor_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((dif)(rez_s(1)))
			((borrow)(borrow(1)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s2 0 46(_comp bit_subtractor_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((dif)(rez_s(2)))
			((borrow)(borrow(2)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s3 0 47(_comp bit_subtractor_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((dif)(rez_s(3)))
			((borrow)(borrow(3)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s4 0 48(_comp bit_subtractor_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((dif)(rez_s(4)))
			((borrow)(borrow(4)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s5 0 49(_comp bit_subtractor_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((dif)(rez_s(5)))
			((borrow)(borrow(5)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s6 0 50(_comp bit_subtractor_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((dif)(rez_s(6)))
			((borrow)(borrow(6)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst s7 0 51(_comp bit_subtractor_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((dif)(rez_s(7)))
			((borrow)(dummy2))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int FLAG_TO_DO -1 0 8(_ent(_in)(_event))))
		(_port(_int SIGN1 -1 0 8(_ent(_in))))
		(_port(_int SIGN2 -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int SIGN_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 15(_arch(_uni))))
		(_sig(_int borrow 1 0 15(_arch(_uni))))
		(_sig(_int rez_a 1 0 15(_arch(_uni))))
		(_sig(_int rez_s 1 0 15(_arch(_uni))))
		(_sig(_int dummy -1 0 17(_arch(_uni))))
		(_sig(_int dummy2 -1 0 18(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_trgt(6))(_sens(3)(10)(11)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder_or_subtractor_a 1 -1)
)
I 000061 55 1156          1653232420902 multiply_or_divide_a
(_unit VHDL(multiply_or_divide 0 5(multiply_or_divide_a 0 13))
	(_version vef)
	(_time 1653232420903 2022.05.22 18:13:40)
	(_source(\../src/multiply_or_divide.vhd\))
	(_parameters tan)
	(_code bae8eeefeeedbdadbfe9a3e1ebbce9bdb3bfecbcec)
	(_ent
		(_time 1653232315404)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int FLAG_TO_DO -1 0 8(_ent(_in)(_event))))
		(_port(_int SIGN1 -1 0 8(_ent(_in))))
		(_port(_int SIGN2 -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int SIGN_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int rez_m 1 0 15(_arch(_uni))))
		(_sig(_int rez_d 1 0 15(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(6)(7))(_sens(3)(8)(9)(2)(4)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . multiply_or_divide_a 1 -1)
)
I 000057 55 1028          1653232727894 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 11))
	(_version vef)
	(_time 1653232727895 2022.05.22 18:18:47)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code f2f3f0a3f5a5f5e5f7f7eba9a3f4a1f4fbf4f1f4f3)
	(_ent
		(_time 1653232651810)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int B 2 0 14(_arch(_uni))))
		(_sig(_int Q 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 15(_arch(_uni(_string \"1000"\)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000061 55 1263          1653233510103 multiply_or_divide_a
(_unit VHDL(multiply_or_divide 0 5(multiply_or_divide_a 0 13))
	(_version vef)
	(_time 1653233510104 2022.05.22 18:31:50)
	(_source(\../src/multiply_or_divide.vhd\))
	(_parameters tan)
	(_code 6d6d6f6c3c3a6a7a6b6a74363c6b3e6a64683b6b3b)
	(_ent
		(_time 1653233510101)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int FLAG_TO_DO -1 0 8(_ent(_in)(_event))))
		(_port(_int SIGN1 -1 0 8(_ent(_in))))
		(_port(_int SIGN2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int SIGN_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int rez_m 1 0 15(_arch(_uni))))
		(_sig(_int rez_d 1 0 15(_arch(_uni))))
		(_sig(_int done -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(7)(8))(_sens(3)(9)(10)(2)(4)(5))(_dssslsensitivity 1)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . multiply_or_divide_a 1 -1)
)
I 000057 55 1290          1653234815700 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653234815701 2022.05.22 18:53:35)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 676461666530607061657e3c366134616e61646166)
	(_ent
		(_time 1653234669047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int A 1 0 19(_prcs 0(_string \"0000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int B 2 0 20(_prcs 0)))
		(_var(_int Q 2 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_var(_int N 3 0 21(_prcs 0(_string \"1000"\))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . multiplication_a 1 -1)
)
I 000057 55 1293          1653234951087 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653234951088 2022.05.22 18:55:51)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 464641454511415140495f1d174015404f40454047)
	(_ent
		(_time 1653234669047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int A 1 0 19(_prcs 0(_string \"0000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int B 2 0 20(_prcs 0)))
		(_var(_int Q 2 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_var(_int N 3 0 21(_prcs 0(_string \"1000"\))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_sens(2))(_read(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . multiplication_a 1 -1)
)
I 000057 55 1323          1653235194616 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653235194617 2022.05.22 18:59:54)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 9195c69f95c69686979e88cac097c2979897929790)
	(_ent
		(_time 1653234669047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int A 1 0 19(_prcs 0(_string \"0000000000000000"\))))
		(_var(_int B 1 0 19(_prcs 0(_string \"0000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Q 2 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_var(_int N 3 0 21(_prcs 0(_string \"1000"\))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_sens(2))(_read(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . multiplication_a 1 -1)
)
I 000057 55 1388          1653235681611 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653235681612 2022.05.22 19:08:01)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code d9d68c8ad58edecededbc08288df8adfd0dfdadfd8)
	(_ent
		(_time 1653234669047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int A 1 0 19(_prcs 0(_string \"0000000000000000"\))))
		(_var(_int B 1 0 19(_prcs 0(_string \"0000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Q 2 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_var(_int N 3 0 21(_prcs 0(_string \"1000"\))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2))(_read(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1388          1653236346964 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653236346965 2022.05.22 19:19:06)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code d98d858ad58edecededbc08288df8adfd0dfdadfd8)
	(_ent
		(_time 1653234669047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int A 1 0 19(_prcs 0(_string \"0000000000000000"\))))
		(_var(_int B 1 0 19(_prcs 0(_string \"0000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Q 2 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_var(_int N 3 0 21(_prcs 0(_string \"1000"\))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2))(_read(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1404          1653236557287 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653236557288 2022.05.22 19:22:37)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 71227071752676667672682a207722777877727770)
	(_ent
		(_time 1653234669047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Q 2 0 21(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_var(_int N 3 0 22(_prcs 0(_string \"1000"\))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6)(7(0))(7(d_15_1))(7(d_7_0))(4)(5))(_sens(2))(_read(6)(7)(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1550          1653237419002 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653237419003 2022.05.22 19:36:59)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 888fd88785df8f9f8fdd91d3d98edb8e818e8b8e89)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(5)(6))(_sens(2))(_read(7)(8)(9(d_7_1))(9(0))(10)(11)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1600          1653237998974 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653237998975 2022.05.22 19:46:38)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 184b191e154f1f0f181f0143491e4b1e111e1b1e19)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_sig(_int INIT -1 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(12)(5)(6))(_sens(2))(_read(7)(8)(9(d_7_1))(9(0))(10)(11)(12)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1595          1653238192401 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653238192402 2022.05.22 19:49:52)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 97c4c29995c0908097908eccc691c4919e91949196)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_var(_int INIT -1 0 22(_prcs 0((i 2)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(5)(6))(_sens(2))(_read(7)(8)(9(d_7_1))(9(0))(10)(11)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1595          1653238205755 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653238205756 2022.05.22 19:50:05)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code c6c19792c591c1d1c6c1df9d97c095c0cfc0c5c0c7)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_var(_int INIT -1 0 22(_prcs 0((i 2)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(5)(6))(_sens(2))(_read(7)(8)(9(d_7_1))(9(0))(10)(11)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1595          1653238212434 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653238212435 2022.05.22 19:50:12)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code d6d2d485d581d1c1d6d0cf8d87d085d0dfd0d5d0d7)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_var(_int INIT -1 0 22(_prcs 0((i 2)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11))(_sens(2))(_read(0)(1)(3)(4)(7)(8)(9(d_7_1))(9(0))(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1595          1653238433959 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653238433960 2022.05.22 19:53:53)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 313e6435356636263136286a603762373837323730)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_var(_int INIT -1 0 22(_prcs 0((i 2)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(5)(6))(_sens(2))(_read(7)(8)(9(d_7_1))(9(0))(10)(11)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1678          1653238864903 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653238864904 2022.05.22 20:01:04)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 9a9eca94cecd9d8d9a9f83c1cb9cc99c939c999c9b)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_var(_int INIT -1 0 22(_prcs 0((i 2)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(5)(6))(_sens(2))(_mon)(_read(7)(8)(9(d_7_1))(9(0))(10)(11)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1835627088 1718165621)
		(543911011 117)
		(1815243873 1763729765 102)
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1851          1653239796199 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653239796200 2022.05.22 20:16:36)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 6b686e6a3c3c6c7c6b6472303a6d386d626d686d6a)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_sig(_int TO_DO_FLAG_L -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_var(_int INIT -1 0 25(_prcs 1((i 2)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((TO_DO_FLAG_L)(TO_DO_FLAG)))(_simpleassign BUF)(_trgt(11))(_sens(4)))))
			(line__24(_arch 1 0 24(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(12)(5)(6))(_sens(2))(_mon)(_read(7)(8)(9(d_7_1))(9(0))(10)(11)(12)(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1835627088 1718165621)
		(543911011 117)
		(1815243873 1763729765 102)
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000057 55 1856          1653239937927 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653239937928 2022.05.22 20:18:57)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 121c421415451505121d0b49431441141b14111413)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_sig(_int TO_DO_FLAG_L -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_sig(_int INIT -1 0 19(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((TO_DO_FLAG_L)(TO_DO_FLAG)))(_simpleassign BUF)(_trgt(11))(_sens(4)))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(12)(13)(5)(6))(_sens(2))(_mon)(_read(7)(8)(9(d_7_1))(9(0))(10)(11)(12)(13)(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1835627088 1718165621)
		(543911011 117)
		(1815243873 1763729765 102)
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000057 55 1825          1653240348586 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653240348587 2022.05.22 20:25:48)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 32676e363565352532302b69633461343b34313433)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_sig(_int TO_DO_FLAG_L -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_sig(_int INIT -1 0 19(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((TO_DO_FLAG_L)(TO_DO_FLAG)))(_simpleassign BUF)(_trgt(11))(_sens(4)))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(12)(13)(5)(6))(_sens(2))(_mon)(_read(7)(8)(9(d_7_1))(9(0))(10)(11)(12)(13)(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1835627088 1718165621)
		(33686019)
		(543911011 117)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000057 55 1821          1653240384866 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653240384867 2022.05.22 20:26:24)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code ebe8bab9bcbcecfcebeef2b0baedb8ede2ede8edea)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_sig(_int TO_DO_FLAG_L -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_sig(_int INIT -1 0 19(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((TO_DO_FLAG_L)(TO_DO_FLAG)))(_simpleassign BUF)(_trgt(11))(_sens(4)))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(12))(_sens(2))(_mon)(_read(0)(1)(3)(7)(8)(9(d_7_1))(9(0))(10)(11)(12)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1835627088 1718165621)
		(33686019)
		(543911011 117)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000057 55 1821          1653240411349 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653240411350 2022.05.22 20:26:51)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 60346061653767776065793b316633666966636661)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_sig(_int TO_DO_FLAG_L -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_sig(_int INIT -1 0 19(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((TO_DO_FLAG_L)(TO_DO_FLAG)))(_simpleassign BUF)(_trgt(11))(_sens(4)))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(12)(5)(6))(_sens(2))(_mon)(_read(7)(8)(9(d_7_1))(9(0))(10)(11)(12)(13)(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1835627088 1718165621)
		(33686019)
		(543911011 117)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000057 55 1821          1653240640537 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653240640538 2022.05.22 20:30:40)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code a3a6a4f5a5f4a4b4a3a6baf8f2a5f0a5aaa5a0a5a2)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_sig(_int TO_DO_FLAG_L -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_sig(_int INIT -1 0 19(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((TO_DO_FLAG_L)(TO_DO_FLAG)))(_simpleassign BUF)(_trgt(11))(_sens(4)))))
			(line__25(_arch 1 0 25(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(12)(5)(6))(_sens(11)(2))(_mon)(_read(7)(8)(9(d_7_1))(9(0))(10)(12)(13)(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1835627088 1718165621)
		(33686019)
		(543911011 117)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000057 55 1809          1653241046376 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653241046377 2022.05.22 20:37:26)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code f7f7f7a6f5a0f0e0f7f6eeaca6f1a4f1fef1f4f1f6)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_sig(_int TO_DO_FLAG_L -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_var(_int INIT -1 0 25(_prcs 1)))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((TO_DO_FLAG_L)(TO_DO_FLAG)))(_simpleassign BUF)(_trgt(11))(_sens(4)))))
			(line__24(_arch 1 0 24(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(12)(5)(6))(_sens(11)(2))(_mon)(_read(7)(8)(9(d_7_1))(9(0))(10)(12)(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1835627088 1718165621)
		(33686019)
		(543911011 117)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000057 55 1816          1653241279555 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653241279556 2022.05.22 20:41:19)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code da8add898e8dddcddadbc3818bdc89dcd3dcd9dcdb)
	(_ent
		(_time 1653237094543)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int TO_DO_FLAG -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_sig(_int TO_DO_FLAG_L -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_var(_int INIT -1 0 25(_prcs 1((i 2)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((TO_DO_FLAG_L)(TO_DO_FLAG)))(_simpleassign BUF)(_trgt(11))(_sens(4)))))
			(line__24(_arch 1 0 24(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(12)(5)(6))(_sens(11)(2))(_mon)(_read(7)(8)(9(d_7_1))(9(0))(10)(12)(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1835627088 1718165621)
		(33686019)
		(543911011 117)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000057 55 1548          1653241704286 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653241704287 2022.05.22 20:48:24)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code f9f8aaa8f5aefeeefeade0a2a8ffaafff0fffafff8)
	(_ent
		(_time 1653241696442)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(5)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(10)(11)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1541          1653242226576 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653242226577 2022.05.22 20:57:06)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 222376272575253525753b79732471242b24212423)
	(_ent
		(_time 1653241696442)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(5))(_sens(2)(7)(8)(9(d_7_1))(9(0))(11)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1541          1653242479232 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653242479233 2022.05.22 21:01:19)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 121014141545150515450b49431441141b14111413)
	(_ent
		(_time 1653241696442)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(5))(_sens(2)(7)(8)(9(d_7_1))(9(0))(11)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1541          1653242491024 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653242491025 2022.05.22 21:01:31)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 27267a222570203020703e7c762174212e21242126)
	(_ent
		(_time 1653241696442)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(5))(_sens(2)(7)(8)(9(d_7_1))(9(0))(11)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1541          1653242695621 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653242695622 2022.05.22 21:04:55)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 4946154a451e4e5e4e1e5012184f1a4f404f4a4f48)
	(_ent
		(_time 1653241696442)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(5))(_sens(2)(7)(8)(9(d_7_1))(9(0))(11)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1541          1653242877443 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653242877444 2022.05.22 21:07:57)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 8d8e8c82dcda8a9a8ada94d6dc8bde8b848b8e8b8c)
	(_ent
		(_time 1653241696442)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(5))(_sens(2)(7)(8)(9(d_7_1))(9(0))(11)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1541          1653243020785 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653243020786 2022.05.22 21:10:20)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 7d737c7d2c2a7a6a7a2a64262c7b2e7b747b7e7b7c)
	(_ent
		(_time 1653241696442)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(5)(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11))(_sens(2)(0)(1)(3)(4)(7)(8)(9(d_7_1))(9(0))(11))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1588          1653243071781 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653243071782 2022.05.22 21:11:11)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code b5b6e4e0b5e2b2a2b2e0aceee4b3e6b3bcb3b6b3b4)
	(_ent
		(_time 1653241696442)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_sig(_int DONE2 -1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(12)(5))(_sens(2)(7)(8)(9(d_7_1))(9(0))(12)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1588          1653243166966 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653243166967 2022.05.22 21:12:46)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 792c2479752e7e6e7e2c6022287f2a7f707f7a7f78)
	(_ent
		(_time 1653241696442)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_sig(_int DONE2 -1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(11)(12)(5))(_sens(2)(7)(8)(9(d_7_1))(9(0))(12)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1591          1653243376896 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653243376897 2022.05.22 21:16:16)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 8bdb8b84dcdc8c9c8cde92d0da8dd88d828d888d8a)
	(_ent
		(_time 1653241696442)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_sig(_int DONE2 -1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(11)(12)(5)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(11)(12)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1583          1653243492790 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653243492791 2022.05.22 21:18:12)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 3d686b396c6a3a2a3a6924666c3b6e3b343b3e3b3c)
	(_ent
		(_time 1653241696442)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_sig(_int DONE -1 0 17(_arch(_uni))))
		(_sig(_int DONE2 -1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(12)(5)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(12)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1471          1653245104250 division_a
(_unit VHDL(division 0 5(division_a 0 13))
	(_version vef)
	(_time 1653245104251 2022.05.22 21:45:04)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 0a09070c525c581c00081950520c5c0c5f0c0e0c03)
	(_ent
		(_time 1653245083686)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 14(_arch(_uni))))
		(_sig(_int M 1 0 14(_arch(_uni))))
		(_sig(_int Q 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int AUX 3 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(7(0))(7)(8)(9(0))(9(d_7_1))(9)(10)(5)(6))(_sens(2))(_read(7)(8)(9(d_6_0))(10)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . division_a 1 -1)
)
I 000051 55 1651          1653248508563 division_a
(_unit VHDL(division 0 5(division_a 0 13))
	(_version vef)
	(_time 1653248508564 2022.05.22 22:41:48)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 22207426297470342f2431787a247424772426242b)
	(_ent
		(_time 1653245083686)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 19(_prcs 0)))
		(_var(_int impartitor 3 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 21(_prcs 0)))
		(_var(_int AUX -1 0 22(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6)(8))(_sens(2))(_read(0)(1)(3)(4)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000051 55 1654          1653248597762 division_a
(_unit VHDL(division 0 5(division_a 0 13))
	(_version vef)
	(_time 1653248597763 2022.05.22 22:43:17)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 96c1959999c0c4809b9385ccce90c090c39092909f)
	(_ent
		(_time 1653245083686)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 19(_prcs 0)))
		(_var(_int impartitor 3 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 21(_prcs 0)))
		(_var(_int AUX -1 0 22(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(8)(5)(6))(_sens(2))(_read(8)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000051 55 1654          1653249890032 division_a
(_unit VHDL(division 0 5(division_a 0 13))
	(_version vef)
	(_time 1653249890033 2022.05.22 23:04:50)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 7f7c2d7e20292d69727a6c25277929792a797b7976)
	(_ent
		(_time 1653245083686)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 19(_prcs 0)))
		(_var(_int impartitor 3 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 21(_prcs 0)))
		(_var(_int AUX -1 0 22(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(8))(_sens(2))(_read(0)(1)(3)(4)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000051 55 1654          1653250567847 division_a
(_unit VHDL(division 0 5(division_a 0 13))
	(_version vef)
	(_time 1653250567848 2022.05.22 23:16:07)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 34603731396266223931276e6c326232613230323d)
	(_ent
		(_time 1653245083686)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 19(_prcs 0)))
		(_var(_int impartitor 3 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 21(_prcs 0)))
		(_var(_int AUX -1 0 22(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(8)(5)(6))(_sens(2))(_read(8)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000051 55 1654          1653250693817 division_a
(_unit VHDL(division 0 5(division_a 0 13))
	(_version vef)
	(_time 1653250693818 2022.05.22 23:18:13)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 44134346491216524e10571e1c421242114240424d)
	(_ent
		(_time 1653245083686)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 19(_prcs 0)))
		(_var(_int impartitor 3 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 21(_prcs 0)))
		(_var(_int AUX -1 0 22(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(8)(5)(6))(_sens(2))(_read(8)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000053 55 894           1653318515051 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653318515052 2022.05.23 18:08:35)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code 7a742f7a2e2c26697f2f6b237d79727c787c737d7e)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000044 55 1257          1653322579734 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653322579735 2022.05.23 19:16:19)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 1a14191d4e4d4c0c4f1b0f401e1c191c1f1d181c1e)
	(_ent
		(_time 1653322579728)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000055 55 803           1653323087121 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653323087122 2022.05.23 19:24:47)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 090b0f0f085e5c1f5d0f1e535d0c5f0e0a0e0d0f08)
	(_ent
		(_time 1653323087119)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . change_state_a 1 -1)
)
I 000055 55 882           1653323210821 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653323210822 2022.05.23 19:26:50)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 40444b4248171556144e571a144516474347444641)
	(_ent
		(_time 1653323087118)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(4)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
	)
	(_model . change_state_a 1 -1)
)
I 000055 55 1128          1653323258322 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653323258323 2022.05.23 19:27:38)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code db88d989818c8ecd8f8ccc818fde8ddcd8dcdfddda)
	(_ent
		(_time 1653323087118)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(line__25(_arch 1 0 25(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(2))(_sens(4(0))))))
			(line__26(_arch 2 0 26(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(4(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
	)
	(_model . change_state_a 3 -1)
)
I 000053 55 894           1653324654593 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653324654594 2022.05.23 19:50:54)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code f5f1f7a4f5a3a9e6f0a0e4acf2f6fdf3f7f3fcf2f1)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000059 55 856           1653325079927 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653325079928 2022.05.23 19:57:59)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 663136653631347034697f3d376330606060356030)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000070 55 997           1653326330354 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653326330355 2022.05.23 20:18:50)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code ebbee9b8b1bce9fdbcb9f8b1bfedbdecebedeeece9)
	(_ent
		(_time 1653326330352)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int N1 0 0 7(_ent(_in))))
		(_port(_int N2 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 23(_array -1((_dto i 7 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000059 55 806           1653326337254 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653326337255 2022.05.23 20:18:57)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code e5b7b4b6e9b3b5f0b3b4f6beb1e3e7e2e1e2e7e3e4)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000054 55 759           1653326337281 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653326337282 2022.05.23 20:18:57)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code f5a7a4a5f9a3a5e0a3a6e4afa0f3f1f3f0f2f7f0a3)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000056 55 808           1653326337298 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653326337299 2022.05.23 20:18:57)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 05575203565354135107115f510207005306040053)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653326337315 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653326337316 2022.05.23 20:18:57)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code 24767320767275327024307e702326217227222724)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1273          1653326337332 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653326337333 2022.05.23 20:18:57)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 33616e3665656724343c276a343566343635673531)
	(_ent
		(_time 1652192912648)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 1097          1653326337359 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653326337360 2022.05.23 20:18:57)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 4311434045151f504916521a44404b4541454a4447)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000054 55 1214          1653326337377 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653326337378 2022.05.23 20:18:57)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 5301055059045245500741080b5457550555575556)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653326337395 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653326337396 2022.05.23 20:18:57)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 72202273752525657422342821747b742774737570)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000070 55 997           1653326337413 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653326337414 2022.05.23 20:18:57)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 82d0d58c88d58094d5d091d8d684d4858284878580)
	(_ent
		(_time 1653326330351)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int N1 0 0 7(_ent(_in))))
		(_port(_int N2 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 23(_array -1((_dto i 7 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 1104          1653326337420 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653326337421 2022.05.23 20:18:57)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code 82d0828d85d4de9188d793db8581868480848b8586)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000058 55 1087          1653326337436 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653326337437 2022.05.23 20:18:57)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code 91c3c19e99c7c68690c1d2cbc1969894c797959794)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653326337453 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653326337454 2022.05.23 20:18:57)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code a1f3f1f6a5f7f1b7a5a3b3fba4a7a8a7f4a7a4a4f7)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000057 55 1498          1653326337482 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653326337483 2022.05.23 20:18:57)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code c092c094c597c7d7c7c1d99b91c693c6c9c6c3c6c1)
	(_ent
		(_time 1653241696442)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5)(6)(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10))(_sens(2)(0)(1)(3)(4)(7)(8)(9(d_7_1))(9(0))(10))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1654          1653326337501 division_a
(_unit VHDL(division 0 5(division_a 0 13))
	(_version vef)
	(_time 1653326337502 2022.05.23 20:18:57)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code d0828082d98682c6da84c38a88d686d685d6d4d6d9)
	(_ent
		(_time 1653245083686)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int DONE_O -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 19(_prcs 0)))
		(_var(_int impartitor 3 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 21(_prcs 0)))
		(_var(_int AUX -1 0 22(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(8))(_sens(2))(_read(0)(1)(3)(4)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000055 55 1128          1653326337517 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653326337518 2022.05.23 20:18:57)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code df8d888d81888ac98b88c8858bda89d8dcd8dbd9de)
	(_ent
		(_time 1653323087118)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(4))(_dssslsensitivity 1))))
			(line__25(_arch 1 0 25(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(2))(_sens(4(0))))))
			(line__26(_arch 2 0 26(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(4(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
	)
	(_model . change_state_a 3 -1)
)
I 000053 55 894           1653326337534 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653326337535 2022.05.23 20:18:57)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code efbdefbdbcb9b3fceabafeb6e8ece7e9ede9e6e8eb)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000044 55 1257          1653326337547 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653326337548 2022.05.23 20:18:57)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code ffadafafaca8a9e9aafeeaa5fbf9fcf9faf8fdf9fb)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(0)(4))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653326337565 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653326337566 2022.05.23 20:18:57)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 0e5c5f0b0d595c185c0117555f0b580808085d0858)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000062 55 2626          1653326950742 adder_or_subtractor_a
(_unit VHDL(adder_or_subtractor 0 5(adder_or_subtractor_a 0 12))
	(_version vef)
	(_time 1653326950743 2022.05.23 20:29:10)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 52575a51540502445555400b555404555057045551)
	(_ent
		(_time 1653326950740)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000062 55 2626          1653326969746 adder_or_subtractor_a
(_unit VHDL(adder_or_subtractor 0 5(adder_or_subtractor_a 0 12))
	(_version vef)
	(_time 1653326969747 2022.05.23 20:29:29)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 8a848884dfddda9c8d8d98d38d8cdc8d888fdc8d89)
	(_ent
		(_time 1653326950739)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1607          1653327173281 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653327173282 2022.05.23 20:32:53)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 959ac49a99c3c7839f9a86cfcd93c393c09391939c)
	(_ent
		(_time 1653327167255)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int OPS -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(7)(5))(_sens(2))(_read(7)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000057 55 1407          1653327670274 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 12))
	(_version vef)
	(_time 1653327670275 2022.05.23 20:41:10)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code fdf8aaacacaafaeafafbe4a6acfbaefbf4fbfefbfc)
	(_ent
		(_time 1653327670272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 14(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 14(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5)(6(0))(6(d_15_1))(6(d_7_0))(7(7))(7(d_6_0))(7)(8)(4))(_sens(2)(5)(6)(7(d_7_1))(7(0))(8)(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1565          1653327695335 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653327695336 2022.05.23 20:41:35)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code e3ece2b0e9b5b1f5e9e2f0b9bbe5b5e5b6e5e7e5ea)
	(_ent
		(_time 1653327695333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(6)(4))(_sens(2))(_read(6)(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000057 55 1451          1653327959062 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653327959063 2022.05.23 20:45:59)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 0a050d0d5e5d0d1d0d0c13515b0c590c030c090c0b)
	(_ent
		(_time 1653327959060)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6)(7(0))(7(d_15_1))(7(d_7_0))(8(7))(8(d_6_0))(8)(9)(5))(_sens(2)(6)(7)(8(d_7_1))(8(0))(9)(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000054 55 2610          1653328354514 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653328354515 2022.05.23 20:52:34)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code c790c192c99197d293c1d69d92c1c3c1c2c0c5c291)
	(_ent
		(_time 1653328354512)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 759           1653328358450 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653328358451 2022.05.23 20:52:38)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 297d2f2d297f793c7f7a38737c2f2d2f2c2e2b2c7f)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653328358465 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653328358466 2022.05.23 20:52:38)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 386c3e3d396e682d6c3e29626d3e3c3e3d3f3a3d6e)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653328358471 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653328358472 2022.05.23 20:52:38)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code 386c3e3d396e682d6e692b636c3e3a3f3c3f3a3e39)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2642          1653328358485 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653328358486 2022.05.23 20:52:38)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code 481c4e4a491e185d1c4f5b131c4e4a4f4c4f4a4e49)
	(_ent
		(_time 1653328358483)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(borrow(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((rez)(rez(1)))
			((carry)(borrow(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((rez)(rez(2)))
			((carry)(borrow(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((rez)(rez(3)))
			((carry)(borrow(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((rez)(rez(4)))
			((carry)(borrow(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((rez)(rez(5)))
			((carry)(borrow(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((rez)(rez(6)))
			((carry)(borrow(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((rez)(rez(7)))
			((carry)(borrow_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1451          1653328358492 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653328358493 2022.05.23 20:52:38)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 580c085a550f5f4f5f5e4103095e0b5e515e5b5e59)
	(_ent
		(_time 1653327959059)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5)(6)(7(0))(7(d_15_1))(7(d_7_0))(8(7))(8(d_6_0))(8)(9))(_sens(2)(0)(1)(3)(6)(7)(8(d_7_1))(8(0))(9))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1565          1653328358511 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653328358512 2022.05.23 20:52:38)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 67336767693135716d66743d3f613161326163616e)
	(_ent
		(_time 1653327695332)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(6)(4))(_sens(2))(_read(6)(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 3932          1653328367105 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653328367106 2022.05.23 20:52:47)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code f9abffa9f8aefbefacaceaa3adffaffef9fffcfefb)
	(_ent
		(_time 1653328281754)
	)
	(_comp
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_8BIT_C 0 54(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 55(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 56(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 57(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 58(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 50(_arch(_uni))))
		(_sig(_int rezs 6 0 50(_arch(_uni))))
		(_sig(_int rezm 6 0 50(_arch(_uni))))
		(_sig(_int rezd 6 0 50(_arch(_uni))))
		(_sig(_int carry -1 0 51(_arch(_uni))))
		(_sig(_int borrow -1 0 51(_arch(_uni))))
		(_sig(_int carryM -1 0 51(_arch(_uni))))
		(_sig(_int overflow -1 0 51(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 11345         1653328835699 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653328835700 2022.05.23 21:00:35)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 6b3b3b6b383c6c7d616b7e31696d6a6c6f6d3d6c69)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(DEBOUNCER
			(_object
				(_port(_int BTN -1 0 80(_ent (_in))))
				(_port(_int CLK -1 0 81(_ent (_in))))
				(_port(_int DET -1 0 82(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 133(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 136(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 137(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 142(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 146(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst DEBOUNCER_C 0 149(_comp DEBOUNCER)
		(_port
			((BTN)(NEXT_B))
			((CLK)(CLK_100))
			((DET)(change_state_signal))
		)
		(_use(_ent . DEBOUNCER)
		)
	)
	(_inst change_state_C 0 150(_comp change_state)
		(_port
			((CNT)(change_state_signal))
			((CLK)(CLK_100))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__143(_arch 1 0 143(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000053 55 11982         1653329102778 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653329102779 2022.05.23 21:05:02)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code b1b7e4e5b1e6b6a7bbe4a4ebb3b7b0b6b5b7e7b6b3)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(DEBOUNCER
			(_object
				(_port(_int BTN -1 0 80(_ent (_in))))
				(_port(_int CLK -1 0 81(_ent (_in))))
				(_port(_int DET -1 0 82(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 138(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 147(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst DEBOUNCER_C 0 150(_comp DEBOUNCER)
		(_port
			((BTN)(NEXT_B))
			((CLK)(CLK_100))
			((DET)(change_state_signal))
		)
		(_use(_ent . DEBOUNCER)
		)
	)
	(_inst change_state_C 0 151(_comp change_state)
		(_port
			((CNT)(change_state_signal))
			((CLK)(CLK_100))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 154(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__144(_arch 1 0 144(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000054 55 759           1653329199489 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653329199490 2022.05.23 21:06:39)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 808e8b8e89d6d095d6d391dad586848685878285d6)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653329199502 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653329199503 2022.05.23 21:06:39)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 8f818481d0d9df9adb899ed5da898b898a888d8ad9)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653329199508 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653329199509 2022.05.23 21:06:39)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code 8f818481d0d9df9ad9de9cd4db898d888b888d898e)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2642          1653329199514 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653329199515 2022.05.23 21:06:39)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code 8f818481d0d9df9adb889cd4db898d888b888d898e)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(borrow(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((rez)(rez(1)))
			((carry)(borrow(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((rez)(rez(2)))
			((carry)(borrow(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((rez)(rez(3)))
			((carry)(borrow(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((rez)(rez(4)))
			((carry)(borrow(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((rez)(rez(5)))
			((carry)(borrow(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((rez)(rez(6)))
			((carry)(borrow(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((rez)(rez(7)))
			((carry)(borrow_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1451          1653329199520 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653329199521 2022.05.23 21:06:39)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 9f91c291ccc89888989986c4ce99cc9996999c999e)
	(_ent
		(_time 1653327959059)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6)(7(0))(7(d_15_1))(7(d_7_0))(8(7))(8(d_6_0))(8)(9)(5))(_sens(2)(6)(7)(8(d_7_1))(8(0))(9)(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1565          1653329199527 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653329199528 2022.05.23 21:06:39)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 9f919290c0c9cd89959e8cc5c799c999ca999b9996)
	(_ent
		(_time 1653327695332)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(6))(_sens(2))(_read(0)(1)(3)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 3932          1653329199536 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653329199537 2022.05.23 21:06:39)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code afa1a5f8f1f8adb9fafabcf5fba9f9a8afa9aaa8ad)
	(_ent
		(_time 1653328281754)
	)
	(_comp
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_8BIT_C 0 54(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 55(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 56(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 57(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 58(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 50(_arch(_uni))))
		(_sig(_int rezs 6 0 50(_arch(_uni))))
		(_sig(_int rezm 6 0 50(_arch(_uni))))
		(_sig(_int rezd 6 0 50(_arch(_uni))))
		(_sig(_int carry -1 0 51(_arch(_uni))))
		(_sig(_int borrow -1 0 51(_arch(_uni))))
		(_sig(_int carryM -1 0 51(_arch(_uni))))
		(_sig(_int overflow -1 0 51(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 894           1653329199542 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653329199543 2022.05.23 21:06:39)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code afa1f2f9fcf9f3bcaafabef6a8aca7a9ada9a6a8ab)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653329199557 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653329199558 2022.05.23 21:06:39)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code beb0e3ebeee8e2adb4ebafe7b9bdbab8bcb8b7b9ba)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653329199570 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653329199571 2022.05.23 21:06:39)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code cec0939a9e9892ddc49bdf97c9cdc6c8ccc8c7c9ca)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653329199584 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653329199585 2022.05.23 21:06:39)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code ddd3d78fdf8b8ccb89dfc98789dadfd88bdedcd88b)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653329199597 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653329199598 2022.05.23 21:06:39)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code ede3e7beefbbbcfbb9edf9b7b9eaefe8bbeeebeeed)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1273          1653329199613 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653329199614 2022.05.23 21:06:39)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code fdf3fdadfcaba9eafaf2e9a4fafba8faf8fba9fbff)
	(_ent
		(_time 1652192912648)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 11982         1653329199627 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653329199628 2022.05.23 21:06:39)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 0c025e0a5e5b0b1a065919560e0a0d0b080a5a0b0e)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(DEBOUNCER
			(_object
				(_port(_int BTN -1 0 80(_ent (_in))))
				(_port(_int CLK -1 0 81(_ent (_in))))
				(_port(_int DET -1 0 82(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 138(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 147(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst DEBOUNCER_C 0 150(_comp DEBOUNCER)
		(_port
			((BTN)(NEXT_B))
			((CLK)(CLK_100))
			((DET)(change_state_signal))
		)
		(_use(_ent . DEBOUNCER)
		)
	)
	(_inst change_state_C 0 151(_comp change_state)
		(_port
			((CNT)(change_state_signal))
			((CLK)(CLK_100))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 154(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__144(_arch 1 0 144(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000054 55 1214          1653329199638 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653329199639 2022.05.23 21:06:39)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 0c025f0a565b0d1a0f581e57540b080a5a0a080a09)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653329199652 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653329199653 2022.05.23 21:06:39)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 1c12491b4a4b4b0b1a4c5a464f1a151a491a1d1b1e)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653329199666 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653329199667 2022.05.23 21:06:39)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code 2c227928767a7b3b2d7c6f767c2b25297a2a282a29)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653329199677 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653329199678 2022.05.23 21:06:39)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 3b356e3e6c6d6b2d3f3929613e3d323d6e3d3e3e6d)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1128          1653329199692 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653329199693 2022.05.23 21:06:39)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 4b451949111c1e5d1f1c5c111f4e1d4c484c4f4d4a)
	(_ent
		(_time 1653323087118)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(line__25(_arch 1 0 25(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(2))(_sens(4(0))))))
			(line__26(_arch 2 0 26(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(4(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653329199709 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653329199710 2022.05.23 21:06:39)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 5a540f590e0d0c4c0f5b4f005e5c595c5f5d585c5e)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653329199723 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653329199724 2022.05.23 21:06:39)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 6a643f696d3d387c386573313b6f3c6c6c6c396c3c)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000070 55 4065          1653330259581 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653330259582 2022.05.23 21:24:19)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 7d29787c212a7f6b28286e27297b2b7a7d7b787a7f)
	(_ent
		(_time 1653330259579)
	)
	(_comp
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_8BIT_C 0 54(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 55(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 56(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 57(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 58(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 50(_arch(_uni))))
		(_sig(_int rezs 6 0 50(_arch(_uni))))
		(_sig(_int rezm 6 0 50(_arch(_uni))))
		(_sig(_int rezd 6 0 50(_arch(_uni))))
		(_sig(_int carry -1 0 51(_arch(_uni))))
		(_sig(_int borrow -1 0 51(_arch(_uni))))
		(_sig(_int carryM -1 0 51(_arch(_uni))))
		(_sig(_int overflow -1 0 51(_arch(_uni))))
		(_sig(_int reset_local -1 0 51(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653330325522 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653330325523 2022.05.23 21:25:25)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code ffabacaeaca9a3ecfaaaeea6f8fcfef9fdf9f6f8fb)
	(_ent
		(_time 1653330325520)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000070 55 4731          1653330399796 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653330399797 2022.05.23 21:26:39)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 297b7b2d287e2b3f7b2c3a737d2f7f2e292f2c2e2b)
	(_ent
		(_time 1653330259578)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000070 55 4755          1653330409502 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653330409503 2022.05.23 21:26:49)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 10161317184712064215034a441646171016151712)
	(_ent
		(_time 1653330259578)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000051 55 1612          1653330446600 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653330446601 2022.05.23 21:27:26)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 050a0003095357130f04165f5d035303500301030c)
	(_ent
		(_time 1653330446598)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(7)(5))(_sens(2))(_read(7)(0)(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 5068          1653330458581 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653330458582 2022.05.23 21:27:38)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code c6929393c891c4d094c3d59c92c090c1c6c0c3c1c4)
	(_ent
		(_time 1653330259578)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((CLK)(CLK))
				((RST)(RST))
				((reset_local)(reset_local))
				((rez)(rez))
				((carryM)(carryM))
			)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000057 55 1500          1653330471102 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653330471103 2022.05.23 21:27:51)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code b9e9edecb5eebeaebebfa0e2e8bfeabfb0bfbabfb8)
	(_ent
		(_time 1653330471100)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(10)(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1612          1653330471119 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653330471120 2022.05.23 21:27:51)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code c999cd9cc99f9bdfc3c8da9391cf9fcf9ccfcdcfc0)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(7))(_sens(2))(_read(0)(1)(3)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4923          1653330472709 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653330472710 2022.05.23 21:27:52)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code f3a3f6a3f8a4f1e5a1f6e0a9a7f5a5f4f3f5f6f4f1)
	(_ent
		(_time 1653330259578)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000070 55 4923          1653330531548 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653330531549 2022.05.23 21:28:51)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code de8c8e8c8389dcc88cdbcd848ad888d9ded8dbd9dc)
	(_ent
		(_time 1653330259578)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 12122         1653330542075 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653330542076 2022.05.23 21:29:02)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 01070407015606170b53145b030700060507570603)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(DEBOUNCER
			(_object
				(_port(_int BTN -1 0 80(_ent (_in))))
				(_port(_int CLK -1 0 81(_ent (_in))))
				(_port(_int DET -1 0 82(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 138(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 147(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst DEBOUNCER_C 0 150(_comp DEBOUNCER)
		(_port
			((BTN)(NEXT_B))
			((CLK)(CLK_100))
			((DET)(change_state_signal))
		)
		(_use(_ent . DEBOUNCER)
		)
	)
	(_inst change_state_C 0 151(_comp change_state)
		(_port
			((CNT)(change_state_signal))
			((CLK)(CLK_100))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 154(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE1))
			((STATE2)(STATE2))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__144(_arch 1 0 144(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000054 55 759           1653330546016 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653330546017 2022.05.23 21:29:06)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 636464636935337635307239366567656664616635)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653330546034 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653330546035 2022.05.23 21:29:06)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 737474727925236627756229267577757674717625)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653330546040 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653330546041 2022.05.23 21:29:06)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code 737474727925236625226028277571747774717572)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2642          1653330546055 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653330546056 2022.05.23 21:29:06)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code 8285858c89d4d297d68591d9d68480858685808483)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(borrow(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((rez)(rez(1)))
			((carry)(borrow(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((rez)(rez(2)))
			((carry)(borrow(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((rez)(rez(3)))
			((carry)(borrow(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((rez)(rez(4)))
			((carry)(borrow(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((rez)(rez(5)))
			((carry)(borrow(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((rez)(rez(6)))
			((carry)(borrow(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((rez)(rez(7)))
			((carry)(borrow_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1503          1653330546061 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653330546062 2022.05.23 21:29:06)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 9295c39c95c5958595948bc9c394c1949b94919493)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6)(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10))(_sens(2)(0)(1)(3)(4)(7)(8)(9(d_7_1))(9(0))(10))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1615          1653330546080 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653330546081 2022.05.23 21:29:06)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code a1a6a0f6a9f7f3b7aba0b2fbf9a7f7a7f4a7a5a7a8)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(7))(_sens(2))(_read(0)(1)(3)(4)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4923          1653330546098 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653330546099 2022.05.23 21:29:06)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code b1b6b7e5b8e6b3a7e3b4a2ebe5b7e7b6b1b7b4b6b3)
	(_ent
		(_time 1653330259578)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653330546104 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653330546105 2022.05.23 21:29:06)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code b1b6e0e4b5e7eda2b4e4a0e8b6b2b0b7b3b7b8b6b5)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653330546118 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653330546119 2022.05.23 21:29:06)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code c1c69095c5979dd2c494d098c6c2c9c7c3c7c8c6c5)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653330546132 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653330546133 2022.05.23 21:29:06)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code d0d78183d5868cc3da85c189d7d3d4d6d2d6d9d7d4)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653330546148 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653330546149 2022.05.23 21:29:06)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code e0e7b1b2e5b6bcf3eab5f1b9e7e3e8e6e2e6e9e7e4)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653330546162 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653330546163 2022.05.23 21:29:06)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code f0f7f6a0a6a6a1e6a4f2e4aaa4f7f2f5a6f3f1f5a6)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653330546178 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653330546179 2022.05.23 21:29:06)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code fff8f9afffa9aee9abffeba5abf8fdfaa9fcf9fcff)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1273          1653330546195 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653330546196 2022.05.23 21:29:06)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 0f0800090c595b1808001b5608095a080a095b090d)
	(_ent
		(_time 1652192912648)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12122         1653330546211 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653330546212 2022.05.23 21:29:06)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 1e191b194a491908144c0b441c181f191a1848191c)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(DEBOUNCER
			(_object
				(_port(_int BTN -1 0 80(_ent (_in))))
				(_port(_int CLK -1 0 81(_ent (_in))))
				(_port(_int DET -1 0 82(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 138(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 147(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst DEBOUNCER_C 0 150(_comp DEBOUNCER)
		(_port
			((BTN)(NEXT_B))
			((CLK)(CLK_100))
			((DET)(change_state_signal))
		)
		(_use(_ent . DEBOUNCER)
		)
	)
	(_inst change_state_C 0 151(_comp change_state)
		(_port
			((CNT)(change_state_signal))
			((CLK)(CLK_100))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 154(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE1))
			((STATE2)(STATE2))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__144(_arch 1 0 144(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000054 55 1214          1653330546224 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653330546225 2022.05.23 21:29:06)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 2e292a2a72792f382d7a3c7576292a2878282a282b)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653330546239 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653330546240 2022.05.23 21:29:06)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 3e393c3b6e696929386e78646d3837386b383f393c)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653330546256 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653330546257 2022.05.23 21:29:06)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code 4d4a4f4f101b1a5a4c1d0e171d4a44481b4b494b48)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653330546272 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653330546273 2022.05.23 21:29:06)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 5d5a5f5e0c0b0d4b595f4f07585b545b085b58580b)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1128          1653330546286 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653330546287 2022.05.23 21:29:06)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 6d6a686d313a387b393a7a3739683b6a6e6a696b6c)
	(_ent
		(_time 1653323087118)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(line__25(_arch 1 0 25(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(2))(_sens(4(0))))))
			(line__26(_arch 2 0 26(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(4(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653330546301 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653330546302 2022.05.23 21:29:06)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 7c7b7e7d2a2b2a6a297d6926787a7f7a797b7e7a78)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653330546317 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653330546318 2022.05.23 21:29:06)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 8c8b8e8189dbde9ade8395d7dd89da8a8a8adf8ada)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000053 55 12624         1653330688630 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653330688631 2022.05.23 21:31:28)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 74767575712373622671612e767275737072227376)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(DEBOUNCER
			(_object
				(_port(_int BTN -1 0 80(_ent (_in))))
				(_port(_int CLK -1 0 81(_ent (_in))))
				(_port(_int DET -1 0 82(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
		(reset_module
			(_object
				(_port(_int CLK -1 0 109(_ent (_in))))
				(_port(_int STATE1 -1 0 109(_ent (_in))))
				(_port(_int STATE2 -1 0 109(_ent (_in))))
				(_port(_int RST -1 0 109(_ent (_in))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 142(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 146(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 147(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 151(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst DEBOUNCER_C 0 154(_comp DEBOUNCER)
		(_port
			((BTN)(NEXT_B))
			((CLK)(CLK_100))
			((DET)(change_state_signal))
		)
		(_use(_ent . DEBOUNCER)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(change_state_signal))
			((CLK)(CLK_100))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE1))
			((STATE2)(STATE2))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_inst reset_module_C 0 161(_comp reset_module)
		(_port
			((CLK)(CLK_100))
			((STATE1)(STATE1))
			((STATE2)(STATE2))
			((RST)(RST))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((STATE1)(STATE1))
				((STATE2)(STATE2))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 112(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 113(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 114(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 114(_arch(_uni))))
		(_sig(_int HD 17 0 114(_arch(_uni))))
		(_sig(_int DD 17 0 114(_arch(_uni))))
		(_sig(_int UD 17 0 114(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 115(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 115(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 115(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 115(_arch(_uni))))
		(_sig(_int STATE1 -1 0 115(_arch(_uni))))
		(_sig(_int STATE2 -1 0 115(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 116(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 116(_arch(_uni))))
		(_sig(_int A_AUX 18 0 116(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 116(_arch(_uni))))
		(_sig(_int B 18 0 116(_arch(_uni))))
		(_sig(_int B_AUX 18 0 116(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 116(_arch(_uni))))
		(_sig(_int REZ 18 0 116(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 117(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 117(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 117(_arch(_uni))))
		(_sig(_int signValue 17 0 118(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 119(_arch(_uni))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__148(_arch 1 0 148(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000053 55 12122         1653330886107 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653330886108 2022.05.23 21:34:46)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code e1e3e7b2e1b6e6f7ebb5f4bbe3e7e0e6e5e7b7e6e3)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(DEBOUNCER
			(_object
				(_port(_int BTN -1 0 80(_ent (_in))))
				(_port(_int CLK -1 0 81(_ent (_in))))
				(_port(_int DET -1 0 82(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 138(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 147(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst DEBOUNCER_C 0 150(_comp DEBOUNCER)
		(_port
			((BTN)(NEXT_B))
			((CLK)(CLK_100))
			((DET)(change_state_signal))
		)
		(_use(_ent . DEBOUNCER)
		)
	)
	(_inst change_state_C 0 151(_comp change_state)
		(_port
			((CNT)(change_state_signal))
			((CLK)(CLK_100))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 154(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE1))
			((STATE2)(STATE2))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__144(_arch 1 0 144(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000054 55 759           1653330889873 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653330889874 2022.05.23 21:34:49)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 8784818989d1d792d1d496ddd281838182808582d1)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653330889885 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653330889886 2022.05.23 21:34:49)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 9695909999c0c683c29087ccc390929093919493c0)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653330889891 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653330889892 2022.05.23 21:34:49)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code 9695909999c0c683c0c785cdc29094919291949097)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2642          1653330889897 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653330889898 2022.05.23 21:34:49)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code a6a5a0f1a9f0f6b3f2a1b5fdf2a0a4a1a2a1a4a0a7)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(borrow(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((rez)(rez(1)))
			((carry)(borrow(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((rez)(rez(2)))
			((carry)(borrow(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((rez)(rez(3)))
			((carry)(borrow(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((rez)(rez(4)))
			((carry)(borrow(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((rez)(rez(5)))
			((carry)(borrow(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((rez)(rez(6)))
			((carry)(borrow(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((rez)(rez(7)))
			((carry)(borrow_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1503          1653330889903 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653330889904 2022.05.23 21:34:49)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code a6a5f6f0a5f1a1b1a1a0bffdf7a0f5a0afa0a5a0a7)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(10)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1615          1653330889913 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653330889914 2022.05.23 21:34:49)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code b6b5b6e2b9e0e4a0bcb7a5eceeb0e0b0e3b0b2b0bf)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(7)(5))(_sens(2))(_read(7)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4923          1653330889924 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653330889925 2022.05.23 21:34:49)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code c5c6c290c892c7d397c0d69f91c393c2c5c3c0c2c7)
	(_ent
		(_time 1653330259578)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653330889930 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653330889931 2022.05.23 21:34:49)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code c5c69591c59399d6c090d49cc2c6c4c3c7c3ccc2c1)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653330889938 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653330889939 2022.05.23 21:34:49)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code d5d68586d58389c6d080c48cd2d6ddd3d7d3dcd2d1)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653330889947 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653330889948 2022.05.23 21:34:49)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code d5d68586d58389c6df80c48cd2d6d1d3d7d3dcd2d1)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653330889955 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653330889956 2022.05.23 21:34:49)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code e4e7b4b6e5b2b8f7eeb1f5bde3e7ece2e6e2ede3e0)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653330889963 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653330889964 2022.05.23 21:34:49)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code e4e7e3b7b6b2b5f2b0e6f0beb0e3e6e1b2e7e5e1b2)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653330889973 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653330889974 2022.05.23 21:34:49)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code f4f7f3a4a6a2a5e2a0f4e0aea0f3f6f1a2f7f2f7f4)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1273          1653330889984 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653330889985 2022.05.23 21:34:49)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 0407080255525013030b105d030251030102500206)
	(_ent
		(_time 1652192912648)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12122         1653330889994 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653330889995 2022.05.23 21:34:49)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 04070202015303120e50115e060205030002520306)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(DEBOUNCER
			(_object
				(_port(_int BTN -1 0 80(_ent (_in))))
				(_port(_int CLK -1 0 81(_ent (_in))))
				(_port(_int DET -1 0 82(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 138(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 147(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst DEBOUNCER_C 0 150(_comp DEBOUNCER)
		(_port
			((BTN)(NEXT_B))
			((CLK)(CLK_100))
			((DET)(change_state_signal))
		)
		(_use(_ent . DEBOUNCER)
		)
	)
	(_inst change_state_C 0 151(_comp change_state)
		(_port
			((CNT)(change_state_signal))
			((CLK)(CLK_100))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 154(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE1))
			((STATE2)(STATE2))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__144(_arch 1 0 144(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000054 55 1214          1653330890003 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653330890004 2022.05.23 21:34:49)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 1310141419441205104701484b1417154515171516)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653330890012 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653330890013 2022.05.23 21:34:49)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 13101214154444041543554940151a154615121411)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653330890022 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653330890023 2022.05.23 21:34:50)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code 23202227297574342273607973242a267525272526)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653330890035 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653330890036 2022.05.23 21:34:50)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 33303236356563253731216936353a356635363665)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1176          1653330890043 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653330890044 2022.05.23 21:34:50)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 333035363864662567602469673665343034373532)
	(_ent
		(_time 1653330890041)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5)(3)(4))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(3))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(4))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653330890055 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653330890056 2022.05.23 21:34:50)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 424143404515145417435718464441444745404446)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653330890068 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653330890069 2022.05.23 21:34:50)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 5251535206050044005d4b09035704545454015404)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000053 55 12269         1653330915430 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653330915431 2022.05.23 21:35:15)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 61356a61613666776b35743b636760666567376663)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(DEBOUNCER
			(_object
				(_port(_int BTN -1 0 80(_ent (_in))))
				(_port(_int CLK -1 0 81(_ent (_in))))
				(_port(_int DET -1 0 82(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 138(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 147(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst DEBOUNCER_C 0 150(_comp DEBOUNCER)
		(_port
			((BTN)(NEXT_B))
			((CLK)(CLK_100))
			((DET)(change_state_signal))
		)
		(_use(_ent . DEBOUNCER)
		)
	)
	(_inst change_state_C 0 151(_comp change_state)
		(_port
			((CNT)(change_state_signal))
			((CLK)(CLK_100))
			((RST)(STATE1))
			((S1)(STATE2))
		)
		(_use(_ent . change_state)
			(_port
				((CNT)(CNT))
				((CLK)(CLK))
				((RST)(RST))
				((S1)(S1))
				((S2)(S2))
			)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 154(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE1))
			((STATE2)(STATE2))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__144(_arch 1 0 144(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000053 55 12182         1653330925850 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653330925851 2022.05.23 21:35:25)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 07540501015000110d53125d050106000301510005)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(DEBOUNCER
			(_object
				(_port(_int BTN -1 0 80(_ent (_in))))
				(_port(_int CLK -1 0 81(_ent (_in))))
				(_port(_int DET -1 0 82(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 138(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 147(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst DEBOUNCER_C 0 150(_comp DEBOUNCER)
		(_port
			((BTN)(NEXT_B))
			((CLK)(CLK_100))
			((DET)(change_state_signal))
		)
		(_use(_ent . DEBOUNCER)
		)
	)
	(_inst change_state_C 0 151(_comp change_state)
		(_port
			((CNT)(change_state_signal))
			((CLK)(CLK_100))
			((RST)(RST))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 154(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE1))
			((STATE2)(STATE2))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__144(_arch 1 0 144(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000053 55 12182         1653330926886 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653330926887 2022.05.23 21:35:26)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 1e4d18194a491908144a0b441c181f191a1848191c)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(DEBOUNCER
			(_object
				(_port(_int BTN -1 0 80(_ent (_in))))
				(_port(_int CLK -1 0 81(_ent (_in))))
				(_port(_int DET -1 0 82(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 138(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 147(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst DEBOUNCER_C 0 150(_comp DEBOUNCER)
		(_port
			((BTN)(NEXT_B))
			((CLK)(CLK_100))
			((DET)(change_state_signal))
		)
		(_use(_ent . DEBOUNCER)
		)
	)
	(_inst change_state_C 0 151(_comp change_state)
		(_port
			((CNT)(change_state_signal))
			((CLK)(CLK_100))
			((RST)(RST))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 154(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE1))
			((STATE2)(STATE2))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__144(_arch 1 0 144(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000054 55 759           1653330929775 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653330929776 2022.05.23 21:35:29)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 69396b69693f397c3f3a78333c6f6d6f6c6e6b6c3f)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653330929787 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653330929788 2022.05.23 21:35:29)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 69396b69693f397c3d6f78333c6f6d6f6c6e6b6c3f)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653330929793 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653330929794 2022.05.23 21:35:29)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code 79297b78792f296c2f286a222d7f7b7e7d7e7b7f78)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2642          1653330929800 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653330929801 2022.05.23 21:35:29)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code 79297b78792f296c2d7e6a222d7f7b7e7d7e7b7f78)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(borrow(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((rez)(rez(1)))
			((carry)(borrow(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((rez)(rez(2)))
			((carry)(borrow(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((rez)(rez(3)))
			((carry)(borrow(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((rez)(rez(4)))
			((carry)(borrow(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((rez)(rez(5)))
			((carry)(borrow(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((rez)(rez(6)))
			((carry)(borrow(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((rez)(rez(7)))
			((carry)(borrow_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1503          1653330929806 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653330929807 2022.05.23 21:35:29)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 79292d79752e7e6e7e7f6022287f2a7f707f7a7f78)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(10)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1615          1653330929815 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653330929816 2022.05.23 21:35:29)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 88d88c8689deda9e82899bd2d08ede8edd8e8c8e81)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(7))(_sens(2))(_read(0)(1)(3)(4)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4923          1653330929824 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653330929825 2022.05.23 21:35:29)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 98c89b9798cf9a8eca9d8bc2cc9ece9f989e9d9f9a)
	(_ent
		(_time 1653330259578)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653330929830 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653330929831 2022.05.23 21:35:29)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code 98c8cc9695cec48b9dcd89c19f9b999e9a9e919f9c)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653330929838 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653330929839 2022.05.23 21:35:29)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code a7f7f3f1a5f1fbb4a2f2b6fea0a4afa1a5a1aea0a3)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653330929846 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653330929847 2022.05.23 21:35:29)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code a7f7f3f1a5f1fbb4adf2b6fea0a4a3a1a5a1aea0a3)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653330929856 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653330929857 2022.05.23 21:35:29)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code b7e7e3e2b5e1eba4bde2a6eeb0b4bfb1b5b1beb0b3)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653330929863 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653330929864 2022.05.23 21:35:29)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code b7e7b4e3e6e1e6a1e3b5a3ede3b0b5b2e1b4b6b2e1)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653330929872 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653330929873 2022.05.23 21:35:29)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code c797c492969196d193c7d39d93c0c5c291c4c1c4c7)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1273          1653330929884 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653330929885 2022.05.23 21:35:29)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code d686df84858082c1d1d9c28fd1d083d1d3d082d0d4)
	(_ent
		(_time 1652192912648)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12182         1653330929892 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653330929893 2022.05.23 21:35:29)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code d686d584d181d1c0dc82c38cd4d0d7d1d2d080d1d4)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(DEBOUNCER
			(_object
				(_port(_int BTN -1 0 80(_ent (_in))))
				(_port(_int CLK -1 0 81(_ent (_in))))
				(_port(_int DET -1 0 82(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 138(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 147(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst DEBOUNCER_C 0 150(_comp DEBOUNCER)
		(_port
			((BTN)(NEXT_B))
			((CLK)(CLK_100))
			((DET)(change_state_signal))
		)
		(_use(_ent . DEBOUNCER)
		)
	)
	(_inst change_state_C 0 151(_comp change_state)
		(_port
			((CNT)(change_state_signal))
			((CLK)(CLK_100))
			((RST)(RST))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 154(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE1))
			((STATE2)(STATE2))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__144(_arch 1 0 144(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000054 55 1214          1653330929901 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653330929902 2022.05.23 21:35:29)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code e6b6e4b5e9b1e7f0e5b2f4bdbee1e2e0b0e0e2e0e3)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653330929911 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653330929912 2022.05.23 21:35:29)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code e6b6e2b5e5b1b1f1e0b6a0bcb5e0efe0b3e0e7e1e4)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653330929921 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653330929922 2022.05.23 21:35:29)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code f6a6f2a6f9a0a1e1f7a6b5aca6f1fff3a0f0f2f0f3)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653330929932 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653330929933 2022.05.23 21:35:29)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 05550003055355130107175f00030c035003000053)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1176          1653330929940 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653330929941 2022.05.23 21:35:29)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 05550703085250135156125f510053020602010304)
	(_ent
		(_time 1653330890040)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5)(3)(4))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(3))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(4))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653330929951 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653330929952 2022.05.23 21:35:29)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 15451012154243034014004f111316131012171311)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653330929966 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653330929967 2022.05.23 21:35:29)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 2474212376737632762b3d7f752172222222772272)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000054 55 759           1653330987731 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653330987732 2022.05.23 21:36:27)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code ca98ca9f929c9adf9c99db909fcccecccfcdc8cf9c)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653330987743 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653330987744 2022.05.23 21:36:27)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code da88da88828c8acf8edccb808fdcdedcdfddd8df8c)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653330987749 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653330987750 2022.05.23 21:36:27)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code da88da88828c8acf8c8bc9818edcd8dddeddd8dcdb)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2642          1653330987755 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653330987756 2022.05.23 21:36:27)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code da88da88828c8acf8eddc9818edcd8dddeddd8dcdb)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(borrow(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((rez)(rez(1)))
			((carry)(borrow(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((rez)(rez(2)))
			((carry)(borrow(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((rez)(rez(3)))
			((carry)(borrow(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((rez)(rez(4)))
			((carry)(borrow(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((rez)(rez(5)))
			((carry)(borrow(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((rez)(rez(6)))
			((carry)(borrow(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((rez)(rez(7)))
			((carry)(borrow_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1503          1653330987761 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653330987762 2022.05.23 21:36:27)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code e9bbbfbbe5beeefeeeeff0b2b8efbaefe0efeaefe8)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(10)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1615          1653330987769 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653330987770 2022.05.23 21:36:27)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code e9bbefbae9bfbbffe3e8fab3b1efbfefbcefedefe0)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(7))(_sens(2))(_read(0)(1)(3)(4)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4923          1653330987778 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653330987779 2022.05.23 21:36:27)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code f9abf8a9f8aefbefabfceaa3adffaffef9fffcfefb)
	(_ent
		(_time 1653330259578)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653330987784 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653330987785 2022.05.23 21:36:27)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code f9abafa8f5afa5eafcace8a0fefaf8fffbfff0fefd)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653330987794 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653330987795 2022.05.23 21:36:27)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code 095b5e0e055f551a0c5c18500e0a010f0b0f000e0d)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653330987803 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653330987804 2022.05.23 21:36:27)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code 095b5e0e055f551a035c18500e0a0d0f0b0f000e0d)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653330987811 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653330987812 2022.05.23 21:36:27)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 184a4f1e154e440b124d09411f1b101e1a1e111f1c)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653330987818 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653330987819 2022.05.23 21:36:27)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 184a181f464e490e4c1a0c424c1f1a1d4e1b191d4e)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653330987828 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653330987829 2022.05.23 21:36:27)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code 287a282c767e793e7c283c727c2f2a2d7e2b2e2b28)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1273          1653330987838 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653330987839 2022.05.23 21:36:27)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 37653d32656163203038236e303162303231633135)
	(_ent
		(_time 1652192912648)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 11832         1653330987851 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653330987852 2022.05.23 21:36:27)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 47154745411040514d13521d454146404341114045)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 138(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 147(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 151(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 154(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE1))
			((STATE2)(STATE2))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__144(_arch 1 0 144(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000054 55 1214          1653330987863 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653330987864 2022.05.23 21:36:27)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 47154645491046514413551c1f4043411141434142)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653330987872 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653330987873 2022.05.23 21:36:27)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 57055054550000405107110d04515e510251565055)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653330987883 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653330987884 2022.05.23 21:36:27)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code 66346166693031716736253c36616f633060626063)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653330987894 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653330987895 2022.05.23 21:36:27)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 66346166653036706264743c63606f603360636330)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1176          1653330987903 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653330987904 2022.05.23 21:36:27)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 76247677782123602225612c227320717571727077)
	(_ent
		(_time 1653330890040)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5)(3)(4))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(3))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(4))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653330987914 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653330987915 2022.05.23 21:36:27)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 86d4818885d1d090d38793dc828085808381848082)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653330987928 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653330987929 2022.05.23 21:36:27)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 95c79299c6c2c783c79a8ccec490c3939393c693c3)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000055 55 1176          1653331383553 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653331383554 2022.05.23 21:43:03)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code efbdbfbcb1b8baf9bbbff8b5bbeab9e8ece8ebe9ee)
	(_ent
		(_time 1653330890040)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5)(3)(4))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__30(_arch 1 0 30(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(3))(_sens(5(0))))))
			(line__31(_arch 2 0 31(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(4))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
	)
	(_model . change_state_a 3 -1)
)
I 000055 55 1179          1653331416510 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653331416511 2022.05.23 21:43:36)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code b7b4e0e3b8e0e2a1e3e4a0ede3b2e1b0b4b0b3b1b6)
	(_ent
		(_time 1653330890040)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(3))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(4))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000055 55 1179          1653331419195 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653331419196 2022.05.23 21:43:39)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 27272c23287072317374307d732271202420232126)
	(_ent
		(_time 1653330890040)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(3))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(4))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000055 55 1179          1653331484437 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653331484438 2022.05.23 21:44:44)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 09090d0f085e5c1f5d5a1e535d0c5f0e0a0e0d0f08)
	(_ent
		(_time 1653330890040)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(3))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(4))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000053 55 11832         1653331484452 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653331484453 2022.05.23 21:44:44)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 19191d1e114e1e0f134a0c431b1f181e1d1f4f1e1b)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 138(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE1))
			((S2)(STATE2))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 147(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 152(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 155(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE1))
			((STATE2)(STATE2))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__144(_arch 1 0 144(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000054 55 759           1653331861824 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653331861825 2022.05.23 21:51:01)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 383c333d396e682d6e6b29626d3e3c3e3d3f3a3d6e)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653331861835 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653331861836 2022.05.23 21:51:01)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 47434c45491117521341561d124143414240454211)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653331861841 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653331861842 2022.05.23 21:51:01)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code 47434c45491117521116541c134145404340454146)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2642          1653331861847 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653331861848 2022.05.23 21:51:01)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code 47434c45491117521340541c134145404340454146)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(borrow(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((rez)(rez(1)))
			((carry)(borrow(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((rez)(rez(2)))
			((carry)(borrow(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((rez)(rez(3)))
			((carry)(borrow(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((rez)(rez(4)))
			((carry)(borrow(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((rez)(rez(5)))
			((carry)(borrow(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((rez)(rez(6)))
			((carry)(borrow(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((rez)(rez(7)))
			((carry)(borrow_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1503          1653331861853 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653331861854 2022.05.23 21:51:01)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 57530a555500504050514e0c065104515e51545156)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6)(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10))(_sens(2)(0)(1)(3)(4)(7)(8)(9(d_7_1))(9(0))(10))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1615          1653331861861 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653331861862 2022.05.23 21:51:01)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 57535a54590105415d56440d0f510151025153515e)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(7))(_sens(2))(_read(0)(1)(3)(4)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4927          1653331861871 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653331861872 2022.05.23 21:51:01)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 67636d67683065713562743d336131606761626065)
	(_ent
		(_time 1653331861869)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653331861877 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653331861878 2022.05.23 21:51:01)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code 67633a6665313b746232763e6064666165616e6063)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653331861889 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653331861890 2022.05.23 21:51:01)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code 76722b7675202a657323672f71757e7074707f7172)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653331861898 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653331861899 2022.05.23 21:51:01)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code 8682db8985d0da958cd397df8185828084808f8182)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653331861909 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653331861910 2022.05.23 21:51:01)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 9692cb9895c0ca859cc387cf91959e9094909f9192)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653331861918 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653331861919 2022.05.23 21:51:01)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 96929c99c6c0c780c29482ccc2919493c0959793c0)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653331861929 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653331861930 2022.05.23 21:51:01)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code a5a1aff2f6f3f4b3f1a5b1fff1a2a7a0f3a6a3a6a5)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1273          1653331861943 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653331861944 2022.05.23 21:51:01)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code b5b1b5e1e5e3e1a2b2baa1ecb2b3e0b2b0b3e1b3b7)
	(_ent
		(_time 1652192912648)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12025         1653331861954 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653331861955 2022.05.23 21:51:01)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code b5b1bfe1b1e2b2a3bfe6a0efb7b3b4b2b1b3e3b2b7)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 138(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 147(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 152(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 155(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__144(_arch 1 0 144(_assignment(_alias((B)(B_AUX)))(_trgt(26))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000054 55 1214          1653331861964 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653331861965 2022.05.23 21:51:01)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code c4c0cf91c993c5d2c790d69f9cc3c0c292c2c0c2c1)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653331861975 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653331861976 2022.05.23 21:51:01)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code d4d0d986d58383c3d284928e87d2ddd281d2d5d3d6)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653331861986 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653331861987 2022.05.23 21:51:01)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code d4d0d986d98283c3d584978e84d3ddd182d2d0d2d1)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653331861997 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653331861998 2022.05.23 21:51:01)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code e4e0e9b7e5b2b4f2e0e6f6bee1e2ede2b1e2e1e1b2)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1179          1653331862007 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653331862008 2022.05.23 21:51:02)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code f3f7f9a3f8a4a6e5a7a0e4a9a7f6a5f4f0f4f7f5f2)
	(_ent
		(_time 1653330890040)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(3))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(4))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653331862021 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653331862022 2022.05.23 21:51:02)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 030756050554551556021659070500050604010507)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653331862035 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653331862036 2022.05.23 21:51:02)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 1317461746444105411c0a48421645151515401545)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000054 55 759           1653333180379 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653333180380 2022.05.23 22:13:00)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code cbc9ce9e909d9bde9d98da919ecdcfcdceccc9ce9d)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653333180393 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653333180394 2022.05.23 22:13:00)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code dad8df88828c8acf8edccb808fdcdedcdfddd8df8c)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653333180399 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653333180400 2022.05.23 22:13:00)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code eae8efb9b2bcbaffbcbbf9b1beece8edeeede8eceb)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2642          1653333180410 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653333180411 2022.05.23 22:13:00)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code eae8efb9b2bcbaffbeedf9b1beece8edeeede8eceb)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(borrow(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((rez)(rez(1)))
			((carry)(borrow(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((rez)(rez(2)))
			((carry)(borrow(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((rez)(rez(3)))
			((carry)(borrow(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((rez)(rez(4)))
			((carry)(borrow(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((rez)(rez(5)))
			((carry)(borrow(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((rez)(rez(6)))
			((carry)(borrow(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((rez)(rez(7)))
			((carry)(borrow_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1503          1653333180416 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653333180417 2022.05.23 22:13:00)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code faf8a9abaeadfdedfdfce3a1abfca9fcf3fcf9fcfb)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(10)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1615          1653333180425 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653333180426 2022.05.23 22:13:00)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code faf8f9aaa2aca8ecf0fbe9a0a2fcacfcaffcfefcf3)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(7))(_sens(2))(_read(0)(1)(3)(4)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4927          1653333180435 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653333180436 2022.05.23 22:13:00)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 090b020f085e0b1f5b0c1a535d0f5f0e090f0c0e0b)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653333180441 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653333180442 2022.05.23 22:13:00)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code 090b550e055f551a0c5c18500e0a080f0b0f000e0d)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653333180452 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653333180453 2022.05.23 22:13:00)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code 191b451f154f450a1c4c08401e1a111f1b1f101e1d)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653333180464 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653333180465 2022.05.23 22:13:00)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code 282a742d257e743b227d39712f2b2c2e2a2e212f2c)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653333180476 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653333180477 2022.05.23 22:13:00)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 383a643c356e642b326d29613f3b303e3a3e313f3c)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653333180488 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653333180489 2022.05.23 22:13:00)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 383a333d666e692e6c3a2c626c3f3a3d6e3b393d6e)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653333180498 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653333180499 2022.05.23 22:13:00)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code 484a434a161e195e1c485c121c4f4a4d1e4b4e4b48)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1273          1653333180510 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653333180511 2022.05.23 22:13:00)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 57555654050103405058430e505102505251035155)
	(_ent
		(_time 1652192912648)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000054 55 1214          1653333180530 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653333180531 2022.05.23 22:13:00)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 67656d67693066716433753c3f6063613161636162)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653333180542 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653333180543 2022.05.23 22:13:00)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 77757b76752020607127312d24717e712271767075)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653333180554 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653333180555 2022.05.23 22:13:00)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code 86848a8889d0d19187d6c5dcd6818f83d080828083)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653333180567 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653333180568 2022.05.23 22:13:00)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 96949a9995c0c680929484cc93909f90c3909393c0)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1179          1653333180581 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653333180582 2022.05.23 22:13:00)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 96949d9998c1c380c2c581ccc293c0919591929097)
	(_ent
		(_time 1653330890040)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(3))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(4))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653333180597 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653333180598 2022.05.23 22:13:00)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code a5a7a9f2a5f2f3b3f0a4b0ffa1a3a6a3a0a2a7a3a1)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653333180609 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653333180610 2022.05.23 22:13:00)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code b5b7b9e2e6e2e7a3e7baaceee4b0e3b3b3b3e6b3e3)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000053 55 12269         1653333193114 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653333193115 2022.05.23 22:13:13)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 9998939691ce9e8f93cb8cc39b9f989e9d9fcf9e9b)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 138(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 139(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 143(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 144(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 148(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 153(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 156(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__140(_arch 0 0 140(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__145(_arch 1 0 145(_assignment(_alias((B)(B_AUX)))(_trgt(27))(_sens(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000055 55 1318          1653333348407 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653333348408 2022.05.23 22:15:48)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 2a782b2e2e7c7e3d2d783e732d2c7f2d2f2c7e2c28)
	(_ent
		(_time 1653333348405)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_port(_int NEXT_B -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0))(_read(1)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000054 55 759           1653333351615 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653333351616 2022.05.23 22:15:51)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code adfeabfaf0fbfdb8fbfebcf7f8aba9aba8aaafa8fb)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653333351629 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653333351630 2022.05.23 22:15:51)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code bdeebbe9e0ebeda8e9bbace7e8bbb9bbb8babfb8eb)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653333351635 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653333351636 2022.05.23 22:15:51)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code bdeebbe9e0ebeda8ebecaee6e9bbbfbab9babfbbbc)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2642          1653333351641 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653333351642 2022.05.23 22:15:51)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code cc9fca99969a9cd998cbdf9798cacecbc8cbcecacd)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(borrow(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((rez)(rez(1)))
			((carry)(borrow(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((rez)(rez(2)))
			((carry)(borrow(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((rez)(rez(3)))
			((carry)(borrow(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((rez)(rez(4)))
			((carry)(borrow(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((rez)(rez(5)))
			((carry)(borrow(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((rez)(rez(6)))
			((carry)(borrow(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((rez)(rez(7)))
			((carry)(borrow_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1503          1653333351647 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653333351648 2022.05.23 22:15:51)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code cc9f9c989a9bcbdbcbcad5979dca9fcac5cacfcacd)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6)(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10))(_sens(2)(0)(1)(3)(4)(7)(8)(9(d_7_1))(9(0))(10))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1615          1653333351657 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653333351658 2022.05.23 22:15:51)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code dc8fdc8e868a8ecad6ddcf8684da8ada89dad8dad5)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(7))(_sens(2))(_read(0)(1)(3)(4)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4927          1653333351671 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653333351672 2022.05.23 22:15:51)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code ecbfebbfb7bbeefabee9ffb6b8eabaebeceae9ebee)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653333351677 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653333351678 2022.05.23 22:15:51)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code ecbfbcbebabab0ffe9b9fdb5ebefedeaeeeae5ebe8)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653333351686 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653333351687 2022.05.23 22:15:51)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code fba8abaaacada7e8feaeeaa2fcf8f3fdf9fdf2fcff)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653333351695 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653333351696 2022.05.23 22:15:51)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code fba8abaaacada7e8f1aeeaa2fcf8fffdf9fdf2fcff)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653333351703 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653333351704 2022.05.23 22:15:51)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 0b585a0c5c5d5718015e1a520c08030d090d020c0f)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653333351711 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653333351712 2022.05.23 22:15:51)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 1a491c1d1d4c4b0c4e180e404e1d181f4c191b1f4c)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653333351723 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653333351724 2022.05.23 22:15:51)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code 1a491c1d1d4c4b0c4e1a0e404e1d181f4c191c191a)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1318          1653333351737 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653333351738 2022.05.23 22:15:51)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 2a79262e2e7c7e3d2d783e732d2c7f2d2f2c7e2c28)
	(_ent
		(_time 1653333348404)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_port(_int NEXT_B -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0))(_read(1)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000054 55 1214          1653333351756 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653333351757 2022.05.23 22:15:51)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 3a693d3f626d3b2c396e2861623d3e3c6c3c3e3c3f)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653333351773 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653333351774 2022.05.23 22:15:51)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 491a484b451e1e5e4f190f131a4f404f1c4f484e4b)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653333351787 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653333351788 2022.05.23 22:15:51)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code 590a585a590f0e4e58091a03095e505c0f5f5d5f5c)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653333351800 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653333351801 2022.05.23 22:15:51)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 693a6869653f397f6d6b7b336c6f606f3c6f6c6c3f)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1179          1653333351813 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653333351814 2022.05.23 22:15:51)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 782b7e79782f2d6e2c2b6f222c7d2e7f7b7f7c7e79)
	(_ent
		(_time 1653330890040)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(3))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(4))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653333351829 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653333351830 2022.05.23 22:15:51)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 88db898685dfde9edd899dd28c8e8b8e8d8f8a8e8c)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653333351843 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653333351844 2022.05.23 22:15:51)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 97c4969bc6c0c581c5988eccc692c1919191c491c1)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000053 55 12338         1653333372140 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653333372141 2022.05.23 22:16:12)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code e0e5e7b3e1b7e7f6eab2f5bae2e6e1e7e4e6b6e7e2)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int NEXT_B -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(NEXT_B))
			((DS)(HS))
			((US)(DS))
			((SIGN_S)(US))
			((NEXT_B)(SIGN_S))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 138(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 139(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 143(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 144(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 148(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 153(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 156(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__140(_arch 0 0 140(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__145(_arch 1 0 145(_assignment(_alias((B)(B_AUX)))(_trgt(27))(_sens(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000053 55 12338         1653333505357 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653333505358 2022.05.23 22:18:25)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 434614414114445549115619414542444745154441)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int NEXT_B -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 138(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 139(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 143(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 144(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 148(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 153(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 156(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__140(_arch 0 0 140(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__145(_arch 1 0 145(_assignment(_alias((B)(B_AUX)))(_trgt(27))(_sens(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000054 55 759           1653333523088 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653333523089 2022.05.23 22:18:43)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 8987898789dfd99cdfda98d3dc8f8d8f8c8e8b8cdf)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653333523100 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653333523101 2022.05.23 22:18:43)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 8987898789dfd99cdd8f98d3dc8f8d8f8c8e8b8cdf)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653333523106 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653333523107 2022.05.23 22:18:43)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code 9997999699cfc98ccfc88ac2cd9f9b9e9d9e9b9f98)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2642          1653333523112 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653333523113 2022.05.23 22:18:43)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code 9997999699cfc98ccd9e8ac2cd9f9b9e9d9e9b9f98)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(borrow(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((rez)(rez(1)))
			((carry)(borrow(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((rez)(rez(2)))
			((carry)(borrow(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((rez)(rez(3)))
			((carry)(borrow(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((rez)(rez(4)))
			((carry)(borrow(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((rez)(rez(5)))
			((carry)(borrow(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((rez)(rez(6)))
			((carry)(borrow(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((rez)(rez(7)))
			((carry)(borrow_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1503          1653333523118 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653333523119 2022.05.23 22:18:43)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 9997cf9795ce9e8e9e9f80c2c89fca9f909f9a9f98)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(10)(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1615          1653333523124 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653333523125 2022.05.23 22:18:43)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code a9a7affea9fffbbfa3a8baf3f1afffaffcafadafa0)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(7)(5))(_sens(2))(_read(7)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4927          1653333523135 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653333523136 2022.05.23 22:18:43)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code b8b6b9ecb8efbaaeeabdabe2ecbeeebfb8bebdbfba)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653333523141 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653333523142 2022.05.23 22:18:43)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code b8b6eeedb5eee4abbdeda9e1bfbbb9bebabeb1bfbc)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653333523150 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653333523151 2022.05.23 22:18:43)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code c8c69e9cc59e94dbcd9dd991cfcbc0cecacec1cfcc)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653333523158 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653333523159 2022.05.23 22:18:43)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code c8c69e9cc59e94dbc29dd991cfcbcccecacec1cfcc)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653333523170 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653333523171 2022.05.23 22:18:43)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code d8d68e8bd58e84cbd28dc981dfdbd0dedaded1dfdc)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653333523182 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653333523183 2022.05.23 22:18:43)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code e7e9e6b4b6b1b6f1b3e5f3bdb3e0e5e2b1e4e6e2b1)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653333523191 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653333523192 2022.05.23 22:18:43)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code e7e9e6b4b6b1b6f1b3e7f3bdb3e0e5e2b1e4e1e4e7)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1318          1653333523205 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653333523206 2022.05.23 22:18:43)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code f7f9fca7a5a1a3e0f0a5e3aef0f1a2f0f2f1a3f1f5)
	(_ent
		(_time 1653333348404)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_port(_int NEXT_B -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0))(_read(1)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12338         1653333523214 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653333523215 2022.05.23 22:18:43)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 06080600015101100c54135c040007010200500104)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int NEXT_B -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 119(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 120(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 124(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 125(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 126(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 127(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 131(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 134(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 137(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 138(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 139(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 143(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 144(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 148(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 153(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 156(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__140(_arch 0 0 140(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__145(_arch 1 0 145(_assignment(_alias((B)(B_AUX)))(_trgt(27))(_sens(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 2 -1)
)
I 000054 55 1214          1653333523225 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653333523226 2022.05.23 22:18:43)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 06080700095107100552145d5e0102005000020003)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653333523234 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653333523235 2022.05.23 22:18:43)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 16181111154141011046504c45101f104310171114)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653333523246 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653333523247 2022.05.23 22:18:43)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code 26282122297071312776657c76212f237020222023)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653333523257 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653333523258 2022.05.23 22:18:43)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 26282122257076302224347c23202f207320232370)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1179          1653333523268 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653333523269 2022.05.23 22:18:43)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 353b3530386260236166226f613063323632313334)
	(_ent
		(_time 1653330890040)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(3))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(4))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653333523279 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653333523280 2022.05.23 22:18:43)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 454b4247451213531044501f414346434042474341)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653333523290 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653333523291 2022.05.23 22:18:43)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 555b525506020743075a4c0e045003535353065303)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000057 55 1597          1653333905254 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653333905255 2022.05.23 22:25:05)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 656636646532627262637c3e346336636c63666364)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(10)(0)(1)(3)(4))(_dssslsensitivity 1))))
			(line__47(_arch 1 0 47(_assignment(_alias((rez)(A(d_7_0))))(_trgt(5))(_sens(7(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000053 55 12502         1653334763356 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653334763357 2022.05.23 22:39:23)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 535306505104544559024609515552545755055451)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int NEXT_B -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 120(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 121(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 125(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 126(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 127(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 128(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 132(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 135(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 138(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 140(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 144(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(CLK_100))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 145(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 149(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 154(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 157(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_sig(_int not_clock -1 0 115(_arch(_uni))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(36))(_sens(0)))))
			(line__141(_arch 1 0 141(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__146(_arch 2 0 146(_assignment(_alias((B)(B_AUX)))(_trgt(27))(_sens(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 3 -1)
)
I 000053 55 12506         1653334769964 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653334769965 2022.05.23 22:39:29)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 242a2e20217323322e75317e262225232022722326)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int NEXT_B -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 87(_ent (_out))))
				(_port(_int S2 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 120(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 121(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 125(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 126(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 127(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 128(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 132(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 135(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 138(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 140(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 144(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 145(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 149(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 154(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S1)(STATE1))
			((S2)(STATE2))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 157(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_sig(_int not_clock -1 0 115(_arch(_uni))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(36))(_sens(0)))))
			(line__141(_arch 1 0 141(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__146(_arch 2 0 146(_assignment(_alias((B)(B_AUX)))(_trgt(27))(_sens(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 3 -1)
)
I 000054 55 759           1653336052010 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653336052011 2022.05.23 23:00:51)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 232428272975733675703279762527252624212675)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653336052022 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653336052023 2022.05.23 23:00:52)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 333438363965632667352269663537353634313665)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653336052028 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653336052029 2022.05.23 23:00:52)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code 333438363965632665622068673531343734313532)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2642          1653336052034 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653336052035 2022.05.23 23:00:52)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code 434448414915135617445018174541444744414542)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(borrow(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((rez)(rez(1)))
			((carry)(borrow(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((rez)(rez(2)))
			((carry)(borrow(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((rez)(rez(3)))
			((carry)(borrow(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((rez)(rez(4)))
			((carry)(borrow(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((rez)(rez(5)))
			((carry)(borrow(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((rez)(rez(6)))
			((carry)(borrow(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((rez)(rez(7)))
			((carry)(borrow_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1597          1653336052040 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653336052041 2022.05.23 23:00:52)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 43441e404514445444455a18124510454a45404542)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(10)(0)(1)(3)(4))(_dssslsensitivity 1))))
			(line__47(_arch 1 0 47(_assignment(_alias((rez)(A(d_7_0))))(_trgt(5))(_sens(7(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000051 55 1615          1653336052049 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653336052050 2022.05.23 23:00:52)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 52555f5159040044585341080a540454075456545b)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(7)(5))(_sens(2))(_read(7)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4927          1653336052064 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653336052065 2022.05.23 23:00:52)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 626568626835607430677138366434656264676560)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653336052070 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653336052071 2022.05.23 23:00:52)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code 62653f6365343e716737733b6561636460646b6566)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653336052083 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653336052084 2022.05.23 23:00:52)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code 71762c7175272d6274246028767279777377787675)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653336052095 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653336052096 2022.05.23 23:00:52)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code 8186dc8e85d7dd928bd490d8868285878387888685)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653336052103 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653336052104 2022.05.23 23:00:52)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 8186dc8e85d7dd928bd490d8868289878387888685)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653336052114 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653336052115 2022.05.23 23:00:52)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 91969b9ec6c7c087c59385cbc5969394c7929094c7)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653336052125 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653336052126 2022.05.23 23:00:52)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code 91969b9ec6c7c087c59185cbc5969394c792979291)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1318          1653336052140 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653336052141 2022.05.23 23:00:52)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code a0a7a0f7f5f6f4b7a7f2b4f9a7a6f5a7a5a6f4a6a2)
	(_ent
		(_time 1653333348404)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_port(_int NEXT_B -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0))(_read(1)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12609         1653336052151 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653336052152 2022.05.23 23:00:52)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code b0b7bae4b1e7b7a6bae1a5eab2b6b1b7b4b6e6b7b2)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int NEXT_B -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S2 -1 0 87(_ent (_out))))
				(_port(_int S1 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 120(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 121(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 125(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 126(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 127(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 128(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 132(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 135(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 138(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 140(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 144(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 145(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 149(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 154(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
			(_port
				((CNT)(CNT))
				((CLK)(CLK))
				((RST)(RST))
				((S1)(S1))
				((S2)(S2))
			)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 157(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_sig(_int not_clock -1 0 115(_arch(_uni))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(36))(_sens(0)))))
			(line__141(_arch 1 0 141(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__146(_arch 2 0 146(_assignment(_alias((B)(B_AUX)))(_trgt(27))(_sens(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 3 -1)
)
I 000054 55 1214          1653336052163 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653336052164 2022.05.23 23:00:52)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code c0c7cb95c997c1d6c394d29b98c7c4c696c6c4c6c5)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653336052178 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653336052179 2022.05.23 23:00:52)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code cfc8c29a9c9898d8c99f89959cc9c6c99ac9cec8cd)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653336052193 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653336052194 2022.05.23 23:00:52)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code dfd8d28d808988c8de8f9c858fd8d6da89d9dbd9da)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653336052204 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653336052205 2022.05.23 23:00:52)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code dfd8d28d8c898fc9dbddcd85dad9d6d98ad9dada89)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1179          1653336052216 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653336052217 2022.05.23 23:00:52)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code eee9e4bdb3b9bbf8babdf9b4baebb8e9ede9eae8ef)
	(_ent
		(_time 1653336052214)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(4))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653336052229 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653336052230 2022.05.23 23:00:52)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code fef9f3aeaea9a8e8abffeba4faf8fdf8fbf9fcf8fa)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653336052239 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653336052240 2022.05.23 23:00:52)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 0e095b0b0d595c185c0117555f0b580808085d0858)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000053 55 12506         1653336067581 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653336067582 2022.05.23 23:01:07)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code fdfefbada8aafaebf7ace8a7fffbfcfaf9fbabfaff)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int NEXT_B -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S2 -1 0 87(_ent (_out))))
				(_port(_int S1 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 120(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 121(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 125(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 126(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 127(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 128(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 132(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 135(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 138(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 140(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 144(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 145(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 149(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 154(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 157(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(A))
			((B)(B))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_sig(_int not_clock -1 0 115(_arch(_uni))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(36))(_sens(0)))))
			(line__141(_arch 1 0 141(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__146(_arch 2 0 146(_assignment(_alias((B)(B_AUX)))(_trgt(27))(_sens(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 3 -1)
)
I 000054 55 759           1653337136423 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653337136424 2022.05.23 23:18:56)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 297e2e2d297f793c7f7a38737c2f2d2f2c2e2b2c7f)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653337136435 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653337136436 2022.05.23 23:18:56)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 297e2e2d297f793c7d2f38737c2f2d2f2c2e2b2c7f)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653337136441 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653337136442 2022.05.23 23:18:56)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code 396e3e3c396f692c6f682a626d3f3b3e3d3e3b3f38)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2642          1653337136455 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653337136456 2022.05.23 23:18:56)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code 481f4f4a491e185d1c4f5b131c4e4a4f4c4f4a4e49)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(borrow(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((rez)(rez(1)))
			((carry)(borrow(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((rez)(rez(2)))
			((carry)(borrow(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((rez)(rez(3)))
			((carry)(borrow(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((rez)(rez(4)))
			((carry)(borrow(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((rez)(rez(5)))
			((carry)(borrow(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((rez)(rez(6)))
			((carry)(borrow(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((rez)(rez(7)))
			((carry)(borrow_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1597          1653337136461 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653337136462 2022.05.23 23:18:56)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 481f194b451f4f5f4f4e5113194e1b4e414e4b4e49)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6)(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10))(_sens(2)(0)(1)(3)(4)(7)(8)(9(d_7_1))(9(0))(10))(_dssslsensitivity 1))))
			(line__47(_arch 1 0 47(_assignment(_alias((rez)(A(d_7_0))))(_trgt(5))(_sens(7(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000051 55 1615          1653337136476 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653337136477 2022.05.23 23:18:56)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 580f595b590e0a4e52594b02005e0e5e0d5e5c5e51)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(7))(_sens(2))(_read(0)(1)(3)(4)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4927          1653337136491 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653337136492 2022.05.23 23:18:56)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 683f6e68683f6a7e3a6d7b323c6e3e6f686e6d6f6a)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 2)))
			((I4)((i 3)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653337136497 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653337136498 2022.05.23 23:18:56)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code 683f3969653e347b6d3d79316f6b696e6a6e616f6c)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653337136509 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653337136510 2022.05.23 23:18:56)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code 7720267775212b647222662e70747f7175717e7073)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653337136520 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653337136521 2022.05.23 23:18:56)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code 87d0d68885d1db948dd296de8084838185818e8083)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653337136536 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653337136537 2022.05.23 23:18:56)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 97c0c69995c1cb849dc286ce90949f9195919e9093)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653337136546 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653337136547 2022.05.23 23:18:56)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 97c09198c6c1c681c39583cdc3909592c1949692c1)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653337136558 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653337136559 2022.05.23 23:18:56)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code a6f1a0f1f6f0f7b0f2a6b2fcf2a1a4a3f0a5a0a5a6)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1318          1653337136574 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653337136575 2022.05.23 23:18:56)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code b6e1bae2e5e0e2a1b1e4a2efb1b0e3b1b3b0e2b0b4)
	(_ent
		(_time 1653333348404)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_port(_int NEXT_B -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0))(_read(1)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12506         1653337136583 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653337136584 2022.05.23 23:18:56)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code c592c390c192c2d3cf94d09fc7c3c4c2c1c393c2c7)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int NEXT_B -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S2 -1 0 87(_ent (_out))))
				(_port(_int S1 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 120(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 121(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 125(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 126(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 127(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 128(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 132(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 135(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 138(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 140(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 144(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 145(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 149(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 154(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 157(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_sig(_int not_clock -1 0 115(_arch(_uni))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(36))(_sens(0)))))
			(line__141(_arch 1 0 141(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__146(_arch 2 0 146(_assignment(_alias((B)(B_AUX)))(_trgt(27))(_sens(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 3 -1)
)
I 000054 55 1214          1653337136593 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653337136594 2022.05.23 23:18:56)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code c592c290c992c4d3c691d79e9dc2c1c393c3c1c3c0)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653337136606 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653337136607 2022.05.23 23:18:56)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code d582d487d58282c2d385938f86d3dcd380d3d4d2d7)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653337136618 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653337136619 2022.05.23 23:18:56)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code e5b2e4b6e9b3b2f2e4b5a6bfb5e2ece0b3e3e1e3e0)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653337136630 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653337136631 2022.05.23 23:18:56)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code f4a3f5a4f5a2a4e2f0f6e6aef1f2fdf2a1f2f1f1a2)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1179          1653337136641 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653337136642 2022.05.23 23:18:56)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code f4a3f2a4f8a3a1e2a0a7e3aea0f1a2f3f7f3f0f2f5)
	(_ent
		(_time 1653336052213)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(4))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653337136653 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653337136654 2022.05.23 23:18:56)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 04530602055352125105115e000207020103060200)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653337136667 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653337136668 2022.05.23 23:18:56)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 1443161046434602461b0d4f451142121212471242)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000053 55 12514         1653337385123 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653337385124 2022.05.23 23:23:05)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 99989a9691ce9e8f93c88cc39b9f989e9d9fcf9e9b)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int NEXT_B -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S2 -1 0 87(_ent (_out))))
				(_port(_int S1 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 120(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 121(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 125(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 126(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 127(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 128(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 132(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 135(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 138(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 140(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 144(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 145(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 149(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 154(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 157(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_sig(_int not_clock -1 0 115(_arch(_uni))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(36))(_sens(0)))))
			(line__141(_arch 1 0 141(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__146(_arch 2 0 146(_assignment(_alias((B)(B_AUX)))(_trgt(27))(_sens(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 3 -1)
)
I 000054 55 759           1653338082982 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653338082983 2022.05.23 23:34:42)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 9c9b9893c6cacc89cacf8dc6c99a989a999b9e99ca)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653338082996 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653338082997 2022.05.23 23:34:42)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code acaba8fbf6fafcb9f8aabdf6f9aaa8aaa9abaea9fa)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653338083002 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653338083003 2022.05.23 23:34:42)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code acaba8fbf6fafcb9fafdbff7f8aaaeaba8abaeaaad)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2738          1653338083011 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653338083012 2022.05.23 23:34:43)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code bbbcbfefe0edebaeefbca8e0efbdb9bcbfbcb9bdba)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_subtractor_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int dif -1 0 20(_ent (_out))))
				(_port(_int borrow -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_subtractor_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((dif)(rez(0)))
			((borrow)(borrow(0)))
		)
		(_use(_ent . bit_subtractor_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst a1 0 25(_comp bit_subtractor_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((dif)(rez(1)))
			((borrow)(borrow(1)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a2 0 26(_comp bit_subtractor_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((dif)(rez(2)))
			((borrow)(borrow(2)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a3 0 27(_comp bit_subtractor_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((dif)(rez(3)))
			((borrow)(borrow(3)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a4 0 28(_comp bit_subtractor_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((dif)(rez(4)))
			((borrow)(borrow(4)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a5 0 29(_comp bit_subtractor_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((dif)(rez(5)))
			((borrow)(borrow(5)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a6 0 30(_comp bit_subtractor_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((dif)(rez(6)))
			((borrow)(borrow(6)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a7 0 31(_comp bit_subtractor_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((dif)(rez(7)))
			((borrow)(borrow_O))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1597          1653338083017 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653338083018 2022.05.23 23:34:43)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code bbbce9eeececbcacbcbda2e0eabde8bdb2bdb8bdba)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(10)(0)(1)(3)(4))(_dssslsensitivity 1))))
			(line__47(_arch 1 0 47(_assignment(_alias((rez)(A(d_7_0))))(_trgt(5))(_sens(7(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000051 55 1615          1653338083027 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653338083028 2022.05.23 23:34:43)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code cbccc99e909d99ddc1cad89193cd9dcd9ecdcfcdc2)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(7)(5))(_sens(2))(_read(7)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4927          1653338083038 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653338083039 2022.05.23 23:34:43)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code dbdcde89818cd9cd89dec8818fdd8ddcdbdddedcd9)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 2)))
			((I4)((i 3)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653338083044 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653338083045 2022.05.23 23:34:43)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code dbdc89888c8d87c8de8eca82dcd8daddd9ddd2dcdf)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653338083054 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653338083055 2022.05.23 23:34:43)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code eaedb8b8bebcb6f9efbffbb3ede9e2ece8ece3edee)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653338083066 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653338083067 2022.05.23 23:34:43)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code fafda8abaeaca6e9f0afeba3fdf9fefcf8fcf3fdfe)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653338083076 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653338083077 2022.05.23 23:34:43)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code fafda8abaeaca6e9f0afeba3fdf9f2fcf8fcf3fdfe)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653338083085 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653338083086 2022.05.23 23:34:43)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 090e0d0f565f581f5d0b1d535d0e0b0c5f0a080c5f)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653338083098 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653338083099 2022.05.23 23:34:43)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code 191e1d1e464f480f4d190d434d1e1b1c4f1a1f1a19)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1318          1653338083114 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653338083115 2022.05.23 23:34:43)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 292e272d757f7d3e2e7b3d702e2f7c2e2c2f7d2f2b)
	(_ent
		(_time 1653333348404)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_port(_int NEXT_B -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0))(_read(1)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12514         1653338083125 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 29))
	(_version vef)
	(_time 1653338083126 2022.05.23 23:34:43)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 292e2d2d217e2e3f23783c732b2f282e2d2f7f2e2b)
	(_ent
		(_time 1653326337345)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 42(_ent (_in))))
				(_port(_int O1 -1 0 43(_ent (_out))))
				(_port(_int O2 -1 0 43(_ent (_out))))
				(_port(_int O3 -1 0 43(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 37(_ent (_in))))
				(_port(_int FLAG -1 0 38(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 47(_ent (_in))))
				(_port(_int S2 -1 0 47(_ent (_in))))
				(_port(_int S3 -1 0 47(_ent (_in))))
				(_port(_int I1 3 0 48(_ent (_in))))
				(_port(_int I2 3 0 48(_ent (_in))))
				(_port(_int I3 3 0 48(_ent (_in))))
				(_port(_int I4 3 0 48(_ent (_in))))
				(_port(_int I5 3 0 48(_ent (_in))))
				(_port(_int I6 3 0 48(_ent (_in))))
				(_port(_int I7 3 0 48(_ent (_in))))
				(_port(_int I8 3 0 48(_ent (_in))))
				(_port(_int O1 3 0 49(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 59(_ent (_in))))
				(_port(_int S2 -1 0 59(_ent (_in))))
				(_port(_int S3 -1 0 59(_ent (_in))))
				(_port(_int I1 5 0 60(_ent (_in))))
				(_port(_int I2 5 0 60(_ent (_in))))
				(_port(_int I3 5 0 60(_ent (_in))))
				(_port(_int I4 5 0 60(_ent (_in))))
				(_port(_int I5 5 0 60(_ent (_in))))
				(_port(_int I6 5 0 60(_ent (_in))))
				(_port(_int I7 5 0 60(_ent (_in))))
				(_port(_int I8 5 0 60(_ent (_in))))
				(_port(_int O1 5 0 61(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 65(_ent (_in))))
				(_port(_int seven_segment 7 0 66(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 70(_ent (_in))))
				(_port(_int OUTPUT 8 0 71(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 32(_ent (_in))))
				(_port(_int HS -1 0 32(_ent (_in))))
				(_port(_int DS -1 0 32(_ent (_in))))
				(_port(_int US -1 0 32(_ent (_in))))
				(_port(_int SIGN_S -1 0 32(_ent (_in))))
				(_port(_int NEXT_B -1 0 32(_ent (_in))))
				(_port(_int HD 2 0 33(_ent (_out))))
				(_port(_int DD 2 0 33(_ent (_out))))
				(_port(_int UD 2 0 33(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 91(_ent (_in))))
				(_port(_int H 12 0 92(_ent (_out))))
				(_port(_int D 12 0 92(_ent (_out))))
				(_port(_int U 12 0 92(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 96(_ent (_in))))
				(_port(_int CLK -1 0 97(_ent (_in))))
				(_port(_int RST -1 0 97(_ent (_in))))
				(_port(_int O 13 0 98(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 53(_ent (_in))))
				(_port(_int S2 -1 0 53(_ent (_in))))
				(_port(_int I1 4 0 54(_ent (_in))))
				(_port(_int I2 4 0 54(_ent (_in))))
				(_port(_int I3 4 0 54(_ent (_in))))
				(_port(_int I4 4 0 54(_ent (_in))))
				(_port(_int O1 4 0 55(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 75(_ent (_in))))
				(_port(_int D 9 0 75(_ent (_in))))
				(_port(_int U 9 0 75(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 76(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 86(_ent (_in))))
				(_port(_int CLK -1 0 86(_ent (_in))))
				(_port(_int RST -1 0 86(_ent (_in))))
				(_port(_int S2 -1 0 87(_ent (_out))))
				(_port(_int S1 -1 0 87(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int OPS1 -1 0 103(_ent (_in))))
				(_port(_int OPS2 -1 0 103(_ent (_in))))
				(_port(_int STATE1 -1 0 103(_ent (_in))))
				(_port(_int STATE2 -1 0 103(_ent (_in))))
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RST -1 0 104(_ent (_in))))
				(_port(_int result 14 0 105(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 120(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 121(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 125(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 126(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 127(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 128(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 132(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 135(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 138(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 140(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 144(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 145(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 149(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 154(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 157(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 66(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 91(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 108(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 109(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 110(_arch(_uni))))
		(_sig(_int HD 17 0 110(_arch(_uni))))
		(_sig(_int DD 17 0 110(_arch(_uni))))
		(_sig(_int UD 17 0 110(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 111(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 111(_arch(_uni))))
		(_sig(_int STATE1 -1 0 111(_arch(_uni))))
		(_sig(_int STATE2 -1 0 111(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 112(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX 18 0 112(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 112(_arch(_uni))))
		(_sig(_int B 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX 18 0 112(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 112(_arch(_uni))))
		(_sig(_int REZ 18 0 112(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 113(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 113(_arch(_uni))))
		(_sig(_int signValue 17 0 114(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 115(_arch(_uni))))
		(_sig(_int not_clock -1 0 115(_arch(_uni))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(36))(_sens(0)))))
			(line__141(_arch 1 0 141(_assignment(_alias((A)(A_AUX)))(_trgt(23))(_sens(24)))))
			(line__146(_arch 2 0 146(_assignment(_alias((B)(B_AUX)))(_trgt(27))(_sens(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 3 -1)
)
I 000054 55 1214          1653338083136 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653338083137 2022.05.23 23:34:43)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 383f3d3d396f392e3b6c2a63603f3c3e6e3e3c3e3d)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653338083149 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653338083150 2022.05.23 23:34:43)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 484f4b4a451f1f5f4e180e121b4e414e1d4e494f4a)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653338083163 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653338083164 2022.05.23 23:34:43)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code 585f5b5b590e0f4f59081b02085f515d0e5e5c5e5d)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653338083175 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653338083176 2022.05.23 23:34:43)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 67606467653137716365753d62616e613261626231)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1179          1653338083187 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653338083188 2022.05.23 23:34:43)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 67606367683032713334703d336231606460636166)
	(_ent
		(_time 1653336052213)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(4))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653338083200 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653338083201 2022.05.23 23:34:43)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 77707476752021612276622d737174717270757173)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653338083213 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653338083214 2022.05.23 23:34:43)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 8681858bd6d1d490d4899fddd783d0808080d580d0)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000053 55 12644         1653338823656 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653338823657 2022.05.23 23:47:03)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code dcdcdc8e8e8bdbca8edbc986dedadddbd8da8adbde)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000053 55 12644         1653338829557 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653338829558 2022.05.23 23:47:09)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code eeefbcbdbab9e9f8bce9fbb4ece8efe9eae8b8e9ec)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000053 55 12644         1653338836715 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653338836716 2022.05.23 23:47:16)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code e2ede7b1e1b5e5f4b0e5f7b8e0e4e3e5e6e4b4e5e0)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000053 55 12644         1653338850926 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653338850927 2022.05.23 23:47:30)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 5e0b085d0a0959480c594b045c585f595a5808595c)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2349          1653338850932 tb_a
(_unit VHDL(tb 0 169(tb_a 0 171))
	(_version vef)
	(_time 1653338850933 2022.05.23 23:47:30)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 5e0a0f5d09080e485e5b4a040d595a585c595a585c)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 174(_ent (_in))))
				(_port(_int HS -1 0 174(_ent (_in))))
				(_port(_int DS -1 0 174(_ent (_in))))
				(_port(_int US -1 0 174(_ent (_in))))
				(_port(_int SIGN_S -1 0 174(_ent (_in))))
				(_port(_int OPS1 -1 0 174(_ent (_in))))
				(_port(_int OPS2 -1 0 174(_ent (_in))))
				(_port(_int NEXT_B -1 0 174(_ent (_in))))
				(_port(_int RST -1 0 174(_ent (_in))))
				(_port(_int DArray 0 0 175(_ent (_out))))
				(_port(_int DNumber 1 0 176(_ent (_out))))
				(_port(_int rez_o 0 0 177(_ent (_out))))
			)
		)
	)
	(_inst C1 0 185(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 175(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 176(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 180(_arch(_uni))))
		(_sig(_int HD -1 0 180(_arch(_uni))))
		(_sig(_int DD -1 0 180(_arch(_uni))))
		(_sig(_int UD -1 0 180(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 180(_arch(_uni))))
		(_sig(_int RST -1 0 180(_arch(_uni))))
		(_sig(_int OPS1 -1 0 180(_arch(_uni))))
		(_sig(_int OPS2 -1 0 180(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 180(_arch(_uni))))
		(_sig(_int res -1 0 180(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 181(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 181(_arch(_uni))))
		(_sig(_int rez 2 0 181(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 182(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 182(_arch(_uni))))
		(_prcs
			(line__186(_arch 0 0 186(_prcs(_wait_for)(_trgt(0)))))
			(line__193(_arch 1 0 193(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 12644         1653338892569 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653338892570 2022.05.23 23:48:12)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 06070400015101105401135c040007010200500104)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000053 55 12644         1653338922593 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653338922594 2022.05.23 23:48:42)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 55065056510252430752400f575354525153035257)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653338922599 tb_a
(_unit VHDL(tb 0 169(tb_a 0 171))
	(_version vef)
	(_time 1653338922600 2022.05.23 23:48:42)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 55075756520305435501410f065251535752515357)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 174(_ent (_in))))
				(_port(_int HS -1 0 174(_ent (_in))))
				(_port(_int DS -1 0 174(_ent (_in))))
				(_port(_int US -1 0 174(_ent (_in))))
				(_port(_int SIGN_S -1 0 174(_ent (_in))))
				(_port(_int OPS1 -1 0 174(_ent (_in))))
				(_port(_int OPS2 -1 0 174(_ent (_in))))
				(_port(_int NEXT_B -1 0 174(_ent (_in))))
				(_port(_int RST -1 0 174(_ent (_in))))
				(_port(_int DArray 0 0 175(_ent (_out))))
				(_port(_int DNumber 1 0 176(_ent (_out))))
				(_port(_int rez_o 0 0 177(_ent (_out))))
			)
		)
	)
	(_inst C1 0 185(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 175(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 176(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 180(_arch(_uni))))
		(_sig(_int HD -1 0 180(_arch(_uni))))
		(_sig(_int DD -1 0 180(_arch(_uni))))
		(_sig(_int UD -1 0 180(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 180(_arch(_uni))))
		(_sig(_int RST -1 0 180(_arch(_uni))))
		(_sig(_int OPS1 -1 0 180(_arch(_uni))))
		(_sig(_int OPS2 -1 0 180(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 180(_arch(_uni))))
		(_sig(_int res -1 0 180(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 181(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 181(_arch(_uni))))
		(_sig(_int rez 2 0 181(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 182(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 182(_arch(_uni))))
		(_prcs
			(line__186(_arch 0 0 186(_prcs(_wait_for)(_trgt(0)))))
			(line__193(_arch 1 0 193(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 12644         1653339073031 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653339073032 2022.05.23 23:51:13)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 0b0e0a0d585c0c1d590c1e51090d0a0c0f0d5d0c09)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653339073037 tb_a
(_unit VHDL(tb 0 169(tb_a 0 171))
	(_version vef)
	(_time 1653339073038 2022.05.23 23:51:13)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 0b0f0d0d5b5d5b1d0d091f51580c0f0d090c0f0d09)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 174(_ent (_in))))
				(_port(_int HS -1 0 174(_ent (_in))))
				(_port(_int DS -1 0 174(_ent (_in))))
				(_port(_int US -1 0 174(_ent (_in))))
				(_port(_int SIGN_S -1 0 174(_ent (_in))))
				(_port(_int OPS1 -1 0 174(_ent (_in))))
				(_port(_int OPS2 -1 0 174(_ent (_in))))
				(_port(_int NEXT_B -1 0 174(_ent (_in))))
				(_port(_int RST -1 0 174(_ent (_in))))
				(_port(_int DArray 0 0 175(_ent (_out))))
				(_port(_int DNumber 1 0 176(_ent (_out))))
				(_port(_int rez_o 0 0 177(_ent (_out))))
			)
		)
	)
	(_inst C1 0 185(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 175(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 176(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 180(_arch(_uni))))
		(_sig(_int HD -1 0 180(_arch(_uni))))
		(_sig(_int DD -1 0 180(_arch(_uni))))
		(_sig(_int UD -1 0 180(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 180(_arch(_uni))))
		(_sig(_int RST -1 0 180(_arch(_uni))))
		(_sig(_int OPS1 -1 0 180(_arch(_uni))))
		(_sig(_int OPS2 -1 0 180(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 180(_arch(_uni))))
		(_sig(_int res -1 0 180(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 181(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 181(_arch(_uni))))
		(_sig(_int rez 2 0 181(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 182(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 182(_arch(_uni))))
		(_prcs
			(line__186(_arch 0 0 186(_prcs(_wait_for)(_trgt(0)))))
			(line__193(_arch 1 0 193(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 12644         1653339074918 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653339074919 2022.05.23 23:51:14)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 6d68676d383a6a7b3f6a78376f6b6c6a696b3b6a6f)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653339074924 tb_a
(_unit VHDL(tb 0 169(tb_a 0 171))
	(_version vef)
	(_time 1653339074925 2022.05.23 23:51:14)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 6d69606d3b3b3d7b6b6f79373e6a696b6f6a696b6f)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 174(_ent (_in))))
				(_port(_int HS -1 0 174(_ent (_in))))
				(_port(_int DS -1 0 174(_ent (_in))))
				(_port(_int US -1 0 174(_ent (_in))))
				(_port(_int SIGN_S -1 0 174(_ent (_in))))
				(_port(_int OPS1 -1 0 174(_ent (_in))))
				(_port(_int OPS2 -1 0 174(_ent (_in))))
				(_port(_int NEXT_B -1 0 174(_ent (_in))))
				(_port(_int RST -1 0 174(_ent (_in))))
				(_port(_int DArray 0 0 175(_ent (_out))))
				(_port(_int DNumber 1 0 176(_ent (_out))))
				(_port(_int rez_o 0 0 177(_ent (_out))))
			)
		)
	)
	(_inst C1 0 185(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 175(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 176(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 180(_arch(_uni))))
		(_sig(_int HD -1 0 180(_arch(_uni))))
		(_sig(_int DD -1 0 180(_arch(_uni))))
		(_sig(_int UD -1 0 180(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 180(_arch(_uni))))
		(_sig(_int RST -1 0 180(_arch(_uni))))
		(_sig(_int OPS1 -1 0 180(_arch(_uni))))
		(_sig(_int OPS2 -1 0 180(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 180(_arch(_uni))))
		(_sig(_int res -1 0 180(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 181(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 181(_arch(_uni))))
		(_sig(_int rez 2 0 181(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 182(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 182(_arch(_uni))))
		(_prcs
			(line__186(_arch 0 0 186(_prcs(_wait_for)(_trgt(0)))))
			(line__193(_arch 1 0 193(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000054 55 759           1653341571928 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653341571929 2022.05.24 00:32:51)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 55565456590305400306440f005351535052575003)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653341571947 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653341571948 2022.05.24 00:32:51)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 65666465693335703163743f306361636062676033)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653341571953 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653341571954 2022.05.24 00:32:51)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code 74777575792224612225672f207276737073767275)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2738          1653341571970 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653341571971 2022.05.24 00:32:51)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code 8487858a89d2d491d08397dfd08286838083868285)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_subtractor_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int dif -1 0 20(_ent (_out))))
				(_port(_int borrow -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_subtractor_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((dif)(rez(0)))
			((borrow)(borrow(0)))
		)
		(_use(_ent . bit_subtractor_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst a1 0 25(_comp bit_subtractor_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((dif)(rez(1)))
			((borrow)(borrow(1)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a2 0 26(_comp bit_subtractor_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((dif)(rez(2)))
			((borrow)(borrow(2)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a3 0 27(_comp bit_subtractor_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((dif)(rez(3)))
			((borrow)(borrow(3)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a4 0 28(_comp bit_subtractor_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((dif)(rez(4)))
			((borrow)(borrow(4)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a5 0 29(_comp bit_subtractor_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((dif)(rez(5)))
			((borrow)(borrow(5)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a6 0 30(_comp bit_subtractor_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((dif)(rez(6)))
			((borrow)(borrow(6)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a7 0 31(_comp bit_subtractor_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((dif)(rez(7)))
			((borrow)(borrow_O))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1597          1653341571978 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653341571979 2022.05.24 00:32:51)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 8487d38b85d3839383829ddfd582d7828d82878285)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(10)(0)(1)(3)(4))(_dssslsensitivity 1))))
			(line__47(_arch 1 0 47(_assignment(_alias((rez)(A(d_7_0))))(_trgt(5))(_sens(7(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000051 55 1615          1653341571997 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653341571998 2022.05.24 00:32:51)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 9497939b99c2c6829e9587cecc92c292c19290929d)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(7))(_sens(2))(_read(0)(1)(3)(4)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4927          1653341572015 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653341572016 2022.05.24 00:32:51)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code a3a0a3f4a8f4a1b5f1a6b0f9f7a5f5a4a3a5a6a4a1)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 2)))
			((I4)((i 3)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653341572024 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653341572025 2022.05.24 00:32:52)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code b3b0e4e6b5e5efa0b6e6a2eab4b0b2b5b1b5bab4b7)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653341572040 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653341572041 2022.05.24 00:32:52)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code c3c09497c5959fd0c696d29ac4c0cbc5c1c5cac4c7)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653341572055 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653341572056 2022.05.24 00:32:52)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code d2d18581d5848ec1d887c38bd5d1d6d4d0d4dbd5d6)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653341572071 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653341572072 2022.05.24 00:32:52)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code e2e1b5b0e5b4bef1e8b7f3bbe5e1eae4e0e4ebe5e6)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653341572087 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653341572088 2022.05.24 00:32:52)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code f1f2f1a1a6a7a0e7a5f3e5aba5f6f3f4a7f2f0f4a7)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653341572105 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653341572106 2022.05.24 00:32:52)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code 01020607565750175501155b550603045702070201)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1318          1653341572122 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653341572123 2022.05.24 00:32:52)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 11121c164547450616430548161744161417451713)
	(_ent
		(_time 1653333348404)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_port(_int NEXT_B -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0))(_read(1)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12644         1653341572139 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653341572140 2022.05.24 00:32:52)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 20232724217727367227357a222621272426762722)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653341572145 tb_a
(_unit VHDL(tb 0 169(tb_a 0 171))
	(_version vef)
	(_time 1653341572146 2022.05.24 00:32:52)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 30323035326660263630246a633734363237343632)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 174(_ent (_in))))
				(_port(_int HS -1 0 174(_ent (_in))))
				(_port(_int DS -1 0 174(_ent (_in))))
				(_port(_int US -1 0 174(_ent (_in))))
				(_port(_int SIGN_S -1 0 174(_ent (_in))))
				(_port(_int OPS1 -1 0 174(_ent (_in))))
				(_port(_int OPS2 -1 0 174(_ent (_in))))
				(_port(_int NEXT_B -1 0 174(_ent (_in))))
				(_port(_int RST -1 0 174(_ent (_in))))
				(_port(_int DArray 0 0 175(_ent (_out))))
				(_port(_int DNumber 1 0 176(_ent (_out))))
				(_port(_int rez_o 0 0 177(_ent (_out))))
			)
		)
	)
	(_inst C1 0 185(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 175(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 176(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 180(_arch(_uni))))
		(_sig(_int HD -1 0 180(_arch(_uni))))
		(_sig(_int DD -1 0 180(_arch(_uni))))
		(_sig(_int UD -1 0 180(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 180(_arch(_uni))))
		(_sig(_int RST -1 0 180(_arch(_uni))))
		(_sig(_int OPS1 -1 0 180(_arch(_uni))))
		(_sig(_int OPS2 -1 0 180(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 180(_arch(_uni))))
		(_sig(_int res -1 0 180(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 181(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 181(_arch(_uni))))
		(_sig(_int rez 2 0 181(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 182(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 182(_arch(_uni))))
		(_prcs
			(line__186(_arch 0 0 186(_prcs(_wait_for)(_trgt(0)))))
			(line__193(_arch 1 0 193(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000054 55 1214          1653341572168 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653341572169 2022.05.24 00:32:52)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 40434642491741564314521b184744461646444645)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653341572186 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653341572187 2022.05.24 00:32:52)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 4f4c4f4d1c181858491f09151c4946491a494e484d)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653341572201 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653341572202 2022.05.24 00:32:52)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code 5f5c5f5c000908485e0f1c050f58565a09595b595a)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653341572217 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653341572218 2022.05.24 00:32:52)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 6e6d6e6e3e383e786a6c7c346b6867683b686b6b38)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1179          1653341572231 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653341572232 2022.05.24 00:32:52)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 7e7d797f23292b682a2d69242a7b28797d797a787f)
	(_ent
		(_time 1653336052213)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(4))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653341572247 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653341572248 2022.05.24 00:32:52)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 8e8d8e80ded9d898db8f9bd48a888d888b898c888a)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(0)(4))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653341572263 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653341572264 2022.05.24 00:32:52)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 9d9e9d919fcacf8bcf9284c6cc98cb9b9b9bce9bcb)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000070 55 4927          1653342248706 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653342248707 2022.05.24 00:44:08)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code f3a4f6a3f8a4f1e5a1f6e0a9a7f5a5f4f3f5f6f4f1)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000054 55 759           1653342498917 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653342498918 2022.05.24 00:48:18)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 5e5f545d02080e4b080d4f040b585a585b595c5b08)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653342498929 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653342498930 2022.05.24 00:48:18)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 5e5f545d02080e4b0a584f040b585a585b595c5b08)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653342498935 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653342498936 2022.05.24 00:48:18)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code 6d6c676d303b3d783b3c7e36396b6f6a696a6f6b6c)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2738          1653342498944 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653342498945 2022.05.24 00:48:18)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code 6d6c676d303b3d78396a7e36396b6f6a696a6f6b6c)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_subtractor_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int dif -1 0 20(_ent (_out))))
				(_port(_int borrow -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_subtractor_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((dif)(rez(0)))
			((borrow)(borrow(0)))
		)
		(_use(_ent . bit_subtractor_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst a1 0 25(_comp bit_subtractor_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((dif)(rez(1)))
			((borrow)(borrow(1)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a2 0 26(_comp bit_subtractor_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((dif)(rez(2)))
			((borrow)(borrow(2)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a3 0 27(_comp bit_subtractor_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((dif)(rez(3)))
			((borrow)(borrow(3)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a4 0 28(_comp bit_subtractor_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((dif)(rez(4)))
			((borrow)(borrow(4)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a5 0 29(_comp bit_subtractor_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((dif)(rez(5)))
			((borrow)(borrow(5)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a6 0 30(_comp bit_subtractor_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((dif)(rez(6)))
			((borrow)(borrow(6)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a7 0 31(_comp bit_subtractor_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((dif)(rez(7)))
			((borrow)(borrow_O))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1597          1653342498950 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653342498951 2022.05.24 00:48:18)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 7d7c217d2c2a7a6a7a7b64262c7b2e7b747b7e7b7c)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6)(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10))(_sens(2)(0)(1)(3)(4)(7)(8)(9(d_7_1))(9(0))(10))(_dssslsensitivity 1))))
			(line__47(_arch 1 0 47(_assignment(_alias((rez)(A(d_7_0))))(_trgt(5))(_sens(7(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000051 55 1615          1653342498963 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653342498964 2022.05.24 00:48:18)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 8c8d8082d6dade9a868d9fd6d48ada8ad98a888a85)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(7)(5))(_sens(2))(_read(7)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4927          1653342498977 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653342498978 2022.05.24 00:48:18)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 9c9d9793c7cb9e8ace998fc6c89aca9b9c9a999b9e)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653342498983 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653342498984 2022.05.24 00:48:18)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code 9c9dc092cacac08f99c98dc59b9f9d9a9e9a959b98)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653342498995 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653342498996 2022.05.24 00:48:18)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code acadf0fafafaf0bfa9f9bdf5abafa4aaaeaaa5aba8)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653342499006 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653342499007 2022.05.24 00:48:18)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code acadf0fafafaf0bfa6f9bdf5abafa8aaaeaaa5aba8)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653342499018 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653342499019 2022.05.24 00:48:19)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code bbbae7eeecede7a8b1eeaae2bcb8b3bdb9bdb2bcbf)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653342499028 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653342499029 2022.05.24 00:48:19)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code cbcac09ecf9d9add9fc9df919fccc9ce9dc8cace9d)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653342499041 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653342499042 2022.05.24 00:48:19)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code dbdad089df8d8acd8fdbcf818fdcd9de8dd8ddd8db)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1318          1653342499052 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653342499053 2022.05.24 00:48:19)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code dbdada89dc8d8fccdc89cf82dcdd8edcdedd8fddd9)
	(_ent
		(_time 1653333348404)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_port(_int NEXT_B -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0))(_read(1)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12644         1653342499064 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653342499065 2022.05.24 00:48:19)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code eaebe1b9babdedfcb8edffb0e8ecebedeeecbcede8)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653342499070 tb_a
(_unit VHDL(tb 0 169(tb_a 0 171))
	(_version vef)
	(_time 1653342499071 2022.05.24 00:48:19)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code eaeae6b9b9bcbafceceafeb0b9edeeece8edeeece8)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 174(_ent (_in))))
				(_port(_int HS -1 0 174(_ent (_in))))
				(_port(_int DS -1 0 174(_ent (_in))))
				(_port(_int US -1 0 174(_ent (_in))))
				(_port(_int SIGN_S -1 0 174(_ent (_in))))
				(_port(_int OPS1 -1 0 174(_ent (_in))))
				(_port(_int OPS2 -1 0 174(_ent (_in))))
				(_port(_int NEXT_B -1 0 174(_ent (_in))))
				(_port(_int RST -1 0 174(_ent (_in))))
				(_port(_int DArray 0 0 175(_ent (_out))))
				(_port(_int DNumber 1 0 176(_ent (_out))))
				(_port(_int rez_o 0 0 177(_ent (_out))))
			)
		)
	)
	(_inst C1 0 185(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 175(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 176(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 180(_arch(_uni))))
		(_sig(_int HD -1 0 180(_arch(_uni))))
		(_sig(_int DD -1 0 180(_arch(_uni))))
		(_sig(_int UD -1 0 180(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 180(_arch(_uni))))
		(_sig(_int RST -1 0 180(_arch(_uni))))
		(_sig(_int OPS1 -1 0 180(_arch(_uni))))
		(_sig(_int OPS2 -1 0 180(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 180(_arch(_uni))))
		(_sig(_int res -1 0 180(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 181(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 181(_arch(_uni))))
		(_sig(_int rez 2 0 181(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 182(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 182(_arch(_uni))))
		(_prcs
			(line__186(_arch 0 0 186(_prcs(_wait_for)(_trgt(0)))))
			(line__193(_arch 1 0 193(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000054 55 1214          1653342499084 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653342499085 2022.05.24 00:48:19)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code fafbf0aaa2adfbecf9aee8a1a2fdfefcacfcfefcff)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653342499103 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653342499104 2022.05.24 00:48:19)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 1918141e154e4e0e1f495f434a1f101f4c1f181e1b)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653342499117 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653342499118 2022.05.24 00:48:19)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code 2928242d297f7e3e28796a73792e202c7f2f2d2f2c)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653342499131 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653342499132 2022.05.24 00:48:19)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 2928242d257f793f2d2b3b732c2f202f7c2f2c2c7f)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1179          1653342499143 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653342499144 2022.05.24 00:48:19)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 3839323d386f6d2e6c6b2f626c3d6e3f3b3f3c3e39)
	(_ent
		(_time 1653336052213)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(0)(2)(5))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(4))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653342499156 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653342499157 2022.05.24 00:48:19)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 4849454a451f1e5e1d495d124c4e4b4e4d4f4a4e4c)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(0)(4))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653342499165 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653342499166 2022.05.24 00:48:19)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 58595558060f0a4e0a574103095d0e5e5e5e0b5e0e)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000057 55 1581          1653343187374 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653343187375 2022.05.24 00:59:47)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code b2e2efe7b5e5b5a5b5b4abe9e3b4e1b4bbb4b1b4b3)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6)(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10))(_sens(3)(4))(_read(0)(1)(7)(8)(9(d_7_1))(9(0))(10)))))
			(line__47(_arch 1 0 47(_assignment(_alias((rez)(A(d_7_0))))(_trgt(5))(_sens(7(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000054 55 759           1653343235012 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653343235013 2022.05.24 01:00:35)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code bbefbaefe0edebaeede8aae1eebdbfbdbebcb9beed)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653343235026 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653343235027 2022.05.24 01:00:35)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code cb9fca9e909d9bde9fcdda919ecdcfcdceccc9ce9d)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653343235032 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653343235033 2022.05.24 01:00:35)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code cb9fca9e909d9bde9d9ad8909fcdc9cccfccc9cdca)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2738          1653343235041 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653343235042 2022.05.24 01:00:35)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code db8fda89808d8bce8fdcc8808fddd9dcdfdcd9ddda)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_subtractor_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int dif -1 0 20(_ent (_out))))
				(_port(_int borrow -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_subtractor_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((dif)(rez(0)))
			((borrow)(borrow(0)))
		)
		(_use(_ent . bit_subtractor_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst a1 0 25(_comp bit_subtractor_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((dif)(rez(1)))
			((borrow)(borrow(1)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a2 0 26(_comp bit_subtractor_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((dif)(rez(2)))
			((borrow)(borrow(2)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a3 0 27(_comp bit_subtractor_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((dif)(rez(3)))
			((borrow)(borrow(3)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a4 0 28(_comp bit_subtractor_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((dif)(rez(4)))
			((borrow)(borrow(4)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a5 0 29(_comp bit_subtractor_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((dif)(rez(5)))
			((borrow)(borrow(5)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a6 0 30(_comp bit_subtractor_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((dif)(rez(6)))
			((borrow)(borrow(6)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a7 0 31(_comp bit_subtractor_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((dif)(rez(7)))
			((borrow)(borrow_O))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1581          1653343235047 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653343235048 2022.05.24 01:00:35)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code db8f8c888c8cdcccdcddc2808add88ddd2ddd8ddda)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(3)(4))(_read(7)(8)(9(d_7_1))(9(0))(10)(0)(1)))))
			(line__47(_arch 1 0 47(_assignment(_alias((rez)(A(d_7_0))))(_trgt(5))(_sens(7(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000051 55 1604          1653343235063 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653343235064 2022.05.24 01:00:35)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code eabeedb9b2bcb8fce0ebf9b0b2ecbcecbfeceeece3)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(7))(_sens(3)(4))(_read(0)(1)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4927          1653343235077 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653343235078 2022.05.24 01:00:35)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code faaefaaaa3adf8eca8ffe9a0aefcacfdfafcfffdf8)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653343235083 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653343235084 2022.05.24 01:00:35)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code 095d590e055f551a0c5c18500e0a080f0b0f000e0d)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653343235096 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653343235097 2022.05.24 01:00:35)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code 194d491f154f450a1c4c08401e1a111f1b1f101e1d)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653343235112 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653343235113 2022.05.24 01:00:35)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code 194d491f154f450a134c08401e1a1d1f1b1f101e1d)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653343235128 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653343235129 2022.05.24 01:00:35)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 297d792c257f753a237c38702e2a212f2b2f202e2d)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653343235141 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653343235142 2022.05.24 01:00:35)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 386c3f3d666e692e6c3a2c626c3f3a3d6e3b393d6e)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653343235158 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653343235159 2022.05.24 01:00:35)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code 481c4f4a161e195e1c485c121c4f4a4d1e4b4e4b48)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1318          1653343235176 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653343235177 2022.05.24 01:00:35)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 580c555b050e0c4f5f0a4c015f5e0d5f5d5e0c5e5a)
	(_ent
		(_time 1653333348404)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_port(_int NEXT_B -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0))(_read(1)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12644         1653343235189 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653343235190 2022.05.24 01:00:35)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 67336067613060713560723d656166606361316065)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653343235195 tb_a
(_unit VHDL(tb 0 169(tb_a 0 171))
	(_version vef)
	(_time 1653343235196 2022.05.24 01:00:35)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 67326767623137716167733d346063616560636165)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 174(_ent (_in))))
				(_port(_int HS -1 0 174(_ent (_in))))
				(_port(_int DS -1 0 174(_ent (_in))))
				(_port(_int US -1 0 174(_ent (_in))))
				(_port(_int SIGN_S -1 0 174(_ent (_in))))
				(_port(_int OPS1 -1 0 174(_ent (_in))))
				(_port(_int OPS2 -1 0 174(_ent (_in))))
				(_port(_int NEXT_B -1 0 174(_ent (_in))))
				(_port(_int RST -1 0 174(_ent (_in))))
				(_port(_int DArray 0 0 175(_ent (_out))))
				(_port(_int DNumber 1 0 176(_ent (_out))))
				(_port(_int rez_o 0 0 177(_ent (_out))))
			)
		)
	)
	(_inst C1 0 185(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 175(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 176(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 180(_arch(_uni))))
		(_sig(_int HD -1 0 180(_arch(_uni))))
		(_sig(_int DD -1 0 180(_arch(_uni))))
		(_sig(_int UD -1 0 180(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 180(_arch(_uni))))
		(_sig(_int RST -1 0 180(_arch(_uni))))
		(_sig(_int OPS1 -1 0 180(_arch(_uni))))
		(_sig(_int OPS2 -1 0 180(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 180(_arch(_uni))))
		(_sig(_int res -1 0 180(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 181(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 181(_arch(_uni))))
		(_sig(_int rez 2 0 181(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 182(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 182(_arch(_uni))))
		(_prcs
			(line__186(_arch 0 0 186(_prcs(_wait_for)(_trgt(0)))))
			(line__193(_arch 1 0 193(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000054 55 1214          1653343235214 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653343235215 2022.05.24 01:00:35)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 86d2808889d1879085d294ddde818280d080828083)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653343235227 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653343235228 2022.05.24 01:00:35)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 86d2868885d1d19180d6c0dcd5808f80d380878184)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653343235244 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653343235245 2022.05.24 01:00:35)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code a6f2a6f1a9f0f1b1a7f6e5fcf6a1afa3f0a0a2a0a3)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653343235261 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653343235262 2022.05.24 01:00:35)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code b5e1b5e1b5e3e5a3b1b7a7efb0b3bcb3e0b3b0b0e3)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1179          1653343235273 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653343235274 2022.05.24 01:00:35)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code b5e1b2e1b8e2e0a3e1e6a2efe1b0e3b2b6b2b1b3b4)
	(_ent
		(_time 1653336052213)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(4))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653343235288 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653343235289 2022.05.24 01:00:35)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code c591c590c59293d390c4d09fc1c3c6c3c0c2c7c3c1)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653343235307 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653343235308 2022.05.24 01:00:35)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code e4b0e4b4b6b3b6f2b6ebfdbfb5e1b2e2e2e2b7e2b2)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000057 55 1563          1653344424394 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653344424395 2022.05.24 01:20:24)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code ca98979e9e9dcdddcc98d3919bcc99ccc3ccc9cccb)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(3)(4))(_read(7)(8)(9(d_7_1))(9(0))(0)(1)))))
			(line__44(_arch 1 0 44(_assignment(_alias((rez)(A(d_7_0))))(_trgt(5))(_sens(7(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000057 55 1545          1653344779812 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653344779813 2022.05.24 01:26:19)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 181a4a1e154f1f0f1e4d0143491e4b1e111e1b1e19)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(6))(_sens(3)(4))(_read(7)(8)(9(d_7_1))(9(0))(0)(1)))))
			(line__43(_arch 1 0 43(_assignment(_alias((rez)(A(d_7_0))))(_trgt(5))(_sens(7(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000057 55 1581          1653344917024 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653344917025 2022.05.24 01:28:37)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 1b181a1d4c4c1c0c1d4802404a1d481d121d181d1a)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(3)(4))(_read(7)(8)(9(d_7_1))(9(0))(10)(0)(1)))))
			(line__45(_arch 1 0 45(_assignment(_alias((rez)(A(d_7_0))))(_trgt(5))(_sens(7(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000054 55 759           1653344938779 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653344938780 2022.05.24 01:28:58)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 11451016194741044742004b441715171416131447)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653344938797 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653344938798 2022.05.24 01:28:58)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 21752025297771347527307b742725272426232477)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653344938803 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653344938804 2022.05.24 01:28:58)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code 30643135396660256661236b643632373437323631)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2738          1653344938816 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653344938817 2022.05.24 01:28:58)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code 40144142491610551447531b144642474447424641)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_subtractor_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int dif -1 0 20(_ent (_out))))
				(_port(_int borrow -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_subtractor_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((dif)(rez(0)))
			((borrow)(borrow(0)))
		)
		(_use(_ent . bit_subtractor_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst a1 0 25(_comp bit_subtractor_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((dif)(rez(1)))
			((borrow)(borrow(1)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a2 0 26(_comp bit_subtractor_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((dif)(rez(2)))
			((borrow)(borrow(2)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a3 0 27(_comp bit_subtractor_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((dif)(rez(3)))
			((borrow)(borrow(3)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a4 0 28(_comp bit_subtractor_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((dif)(rez(4)))
			((borrow)(borrow(4)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a5 0 29(_comp bit_subtractor_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((dif)(rez(5)))
			((borrow)(borrow(5)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a6 0 30(_comp bit_subtractor_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((dif)(rez(6)))
			((borrow)(borrow(6)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a7 0 31(_comp bit_subtractor_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((dif)(rez(7)))
			((borrow)(borrow_O))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1604          1653344938832 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653344938833 2022.05.24 01:28:58)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 4f1b484d10191d59454e5c15174919491a494b4946)
	(_ent
		(_time 1653330446597)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(7)(5))(_sens(3)(4))(_read(7)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 4927          1653344938852 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653344938853 2022.05.24 01:28:58)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 5f0b5f5c01085d490d5a4c050b5909585f595a585d)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 60(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 61(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 62(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 63(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 64(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 65(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 6 0 56(_arch(_uni))))
		(_sig(_int rezs 6 0 56(_arch(_uni))))
		(_sig(_int rezm 6 0 56(_arch(_uni))))
		(_sig(_int rezd 6 0 56(_arch(_uni))))
		(_sig(_int carry -1 0 57(_arch(_uni))))
		(_sig(_int borrow -1 0 57(_arch(_uni))))
		(_sig(_int carryM -1 0 57(_arch(_uni))))
		(_sig(_int overflow -1 0 57(_arch(_uni))))
		(_sig(_int reset_local -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000053 55 818           1653344938859 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653344938860 2022.05.24 01:28:58)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code 5f0b085d0c09034c5a0a4e06585c5e595d5956585b)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653344938874 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653344938875 2022.05.24 01:28:58)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code 6f3b386e3c39337c6a3a7e36686c67696d6966686b)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653344938889 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653344938890 2022.05.24 01:28:58)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code 7e2a297e2e28226d742b6f27797d7a787c7877797a)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653344938905 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653344938906 2022.05.24 01:28:58)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 8edad981ded8d29d84db9fd7898d86888c8887898a)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653344938921 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653344938922 2022.05.24 01:28:58)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 9eca9e919dc8cf88ca9c8ac4ca999c9bc89d9f9bc8)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653344938939 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653344938940 2022.05.24 01:28:58)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code bde9bde9bfebecabe9bda9e7e9babfb8ebbebbbebd)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1318          1653344938956 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653344938957 2022.05.24 01:28:58)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code cc98c699ca9a98dbcb9ed895cbca99cbc9ca98cace)
	(_ent
		(_time 1653333348404)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_port(_int NEXT_B -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0))(_read(1)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12644         1653344938971 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653344938972 2022.05.24 01:28:58)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code dc88dc8e8e8bdbca8edbc986dedadddbd8da8adbde)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(CLK_100))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653344938977 tb_a
(_unit VHDL(tb 0 169(tb_a 0 171))
	(_version vef)
	(_time 1653344938978 2022.05.24 01:28:58)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code dc89db8e8d8a8ccadadcc8868fdbd8dadedbd8dade)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 174(_ent (_in))))
				(_port(_int HS -1 0 174(_ent (_in))))
				(_port(_int DS -1 0 174(_ent (_in))))
				(_port(_int US -1 0 174(_ent (_in))))
				(_port(_int SIGN_S -1 0 174(_ent (_in))))
				(_port(_int OPS1 -1 0 174(_ent (_in))))
				(_port(_int OPS2 -1 0 174(_ent (_in))))
				(_port(_int NEXT_B -1 0 174(_ent (_in))))
				(_port(_int RST -1 0 174(_ent (_in))))
				(_port(_int DArray 0 0 175(_ent (_out))))
				(_port(_int DNumber 1 0 176(_ent (_out))))
				(_port(_int rez_o 0 0 177(_ent (_out))))
			)
		)
	)
	(_inst C1 0 185(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 175(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 176(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 180(_arch(_uni))))
		(_sig(_int HD -1 0 180(_arch(_uni))))
		(_sig(_int DD -1 0 180(_arch(_uni))))
		(_sig(_int UD -1 0 180(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 180(_arch(_uni))))
		(_sig(_int RST -1 0 180(_arch(_uni))))
		(_sig(_int OPS1 -1 0 180(_arch(_uni))))
		(_sig(_int OPS2 -1 0 180(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 180(_arch(_uni))))
		(_sig(_int res -1 0 180(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 181(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 181(_arch(_uni))))
		(_sig(_int rez 2 0 181(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 182(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 182(_arch(_uni))))
		(_prcs
			(line__186(_arch 0 0 186(_prcs(_wait_for)(_trgt(0)))))
			(line__193(_arch 1 0 193(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000054 55 1214          1653344939000 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653344939001 2022.05.24 01:28:58)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code ecb8edbfb6bbedfaefb8feb7b4ebe8eabaeae8eae9)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653344939018 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653344939019 2022.05.24 01:28:59)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code 0b5f0b0d5c5c5c1c0d5b4d51580d020d5e0d0a0c09)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653344939035 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653344939036 2022.05.24 01:28:59)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code 1b4f1b1c404d4c0c1a4b58414b1c121e4d1d1f1d1e)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653344939051 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653344939052 2022.05.24 01:28:59)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code 2a7e2a2e7e7c7a3c2e2838702f2c232c7f2c2f2f7c)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1179          1653344939066 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653344939067 2022.05.24 01:28:59)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code 3a6e3d3f636d6f2c6e692d606e3f6c3d393d3e3c3b)
	(_ent
		(_time 1653336052213)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(4))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653344939082 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653344939083 2022.05.24 01:28:59)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 491d494b451e1f5f1c485c134d4f4a4f4c4e4b4f4d)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653344939097 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653344939098 2022.05.24 01:28:59)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 590d5959060e0b4f0b564002085c0f5f5f5f0a5f0f)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000057 55 1597          1653344973540 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653344973541 2022.05.24 01:29:33)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code dfdada8c8c88d8c8d8d9c6848ed98cd9d6d9dcd9de)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(10)(6))(_sens(2)(7)(8)(9(d_7_1))(9(0))(10)(0)(1)(3)(4))(_dssslsensitivity 1))))
			(line__47(_arch 1 0 47(_assignment(_alias((rez)(A(d_7_0))))(_trgt(5))(_sens(7(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000057 55 1545          1653345018260 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653345018261 2022.05.24 01:30:18)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 8dded082dcda8a9a8b8294d6dc8bde8b848b8e8b8c)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 1 0 15(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(7)(8(0))(8(d_15_1))(8(d_7_0))(9(7))(9(d_6_0))(9)(6))(_sens(3)(4))(_read(7)(8)(9(d_7_1))(9(0))(0)(1)))))
			(line__40(_arch 1 0 40(_assignment(_alias((rez)(A(d_7_0))))(_trgt(5))(_sens(7(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027)
	)
	(_model . multiplication_a 2 -1)
)
I 000057 55 1367          1653345444762 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653345444763 2022.05.24 01:37:24)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 9191979f95c6968697c388cac097c2979897929790)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int A 1 0 19(_prcs 0((_others(i 2))))))
		(_var(_int B 1 0 19(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Q 2 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_var(_int N 3 0 21(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6))(_sens(3)(4))(_read(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000057 55 1408          1653346349450 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653346349451 2022.05.24 01:52:29)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 9095cd9e95c7978796c389cbc196c3969996939691)
	(_ent
		(_time 1653330471099)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int reset_local -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int A 1 0 19(_prcs 0((_others(i 2))))))
		(_var(_int B 1 0 19(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Q 2 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_var(_int N 3 0 21(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6))(_sens(3)(4))(_read(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000070 55 5719          1653370267644 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653370267645 2022.05.24 08:31:07)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 194a1e1e184e1b0f4b4f0a434d1f4f1e191f1c1e1b)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 6 0 57(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int O 6 0 59(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int reset_local -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int reset_local -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 67(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 68(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result_local))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C 0 69(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(result_local))
			((CLK)(CLK))
			((RST)(total_reset))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((RST)(RST))
				((O)(O))
			)
		)
	)
	(_inst bit_adder_8_C 0 70(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 71(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 72(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 73(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(RST))
			((reset_local)(reset_local))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 7 0 62(_arch(_uni))))
		(_sig(_int rezs 7 0 62(_arch(_uni))))
		(_sig(_int rezm 7 0 62(_arch(_uni))))
		(_sig(_int rezd 7 0 62(_arch(_uni))))
		(_sig(_int result_local 7 0 62(_arch(_uni))))
		(_sig(_int carry -1 0 63(_arch(_uni))))
		(_sig(_int borrow -1 0 63(_arch(_uni))))
		(_sig(_int carryM -1 0 63(_arch(_uni))))
		(_sig(_int overflow -1 0 63(_arch(_uni))))
		(_sig(_int reset_local -1 0 63(_arch(_uni))))
		(_sig(_int total_reset -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(19))(_sens(7)(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ChooseOperationAndReturnRes_a 1 -1)
)
I 000057 55 1358          1653370318956 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653370318957 2022.05.24 08:31:58)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 99ce9e9795ce9e8e9fca80c2c89fca9f909f9a9f98)
	(_ent
		(_time 1653370314322)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int A 1 0 19(_prcs 0((_others(i 2))))))
		(_var(_int B 1 0 19(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Q 2 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_var(_int N 3 0 21(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5))(_sens(3))(_read(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1554          1653370352237 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653370352238 2022.05.24 08:32:32)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 8b8fda85d0ddd99d818a98d1d38ddd8dde8d8f8d82)
	(_ent
		(_time 1653370344545)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(6)(4))(_sens(3))(_read(6)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 5567          1653370375561 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653370375562 2022.05.24 08:32:55)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code aba5a1fcf1fca9bdf9fdb8f1ffadfdacabadaeaca9)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 6 0 57(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int O 6 0 59(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 67(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 68(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result_local))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C 0 69(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(result_local))
			((CLK)(CLK))
			((RST)(total_reset))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((RST)(RST))
				((O)(O))
			)
		)
	)
	(_inst bit_adder_8_C 0 70(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 71(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 72(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 73(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 7 0 62(_arch(_uni))))
		(_sig(_int rezs 7 0 62(_arch(_uni))))
		(_sig(_int rezm 7 0 62(_arch(_uni))))
		(_sig(_int rezd 7 0 62(_arch(_uni))))
		(_sig(_int result_local 7 0 62(_arch(_uni))))
		(_sig(_int carry -1 0 63(_arch(_uni))))
		(_sig(_int borrow -1 0 63(_arch(_uni))))
		(_sig(_int carryM -1 0 63(_arch(_uni))))
		(_sig(_int overflow -1 0 63(_arch(_uni))))
		(_sig(_int reset_local -1 0 63(_arch(_uni))))
		(_sig(_int total_reset -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(19))(_sens(18)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ChooseOperationAndReturnRes_a 1 -1)
)
I 000070 55 5504          1653370438771 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653370438772 2022.05.24 08:33:58)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 9d939e92c1ca9f8bcfcb8ec7c99bcb9a9d9b989a9f)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 6 0 57(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int O 6 0 59(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 67(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 68(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result_local))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C 0 69(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(result_local))
			((CLK)(CLK))
			((RST)(total_reset))
			((O)(result))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst bit_adder_8_C 0 70(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 71(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 72(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 73(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 7 0 62(_arch(_uni))))
		(_sig(_int rezs 7 0 62(_arch(_uni))))
		(_sig(_int rezm 7 0 62(_arch(_uni))))
		(_sig(_int rezd 7 0 62(_arch(_uni))))
		(_sig(_int result_local 7 0 62(_arch(_uni))))
		(_sig(_int carry -1 0 63(_arch(_uni))))
		(_sig(_int borrow -1 0 63(_arch(_uni))))
		(_sig(_int carryM -1 0 63(_arch(_uni))))
		(_sig(_int overflow -1 0 63(_arch(_uni))))
		(_sig(_int reset_local -1 0 63(_arch(_uni))))
		(_sig(_int total_reset -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(19))(_sens(18)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ChooseOperationAndReturnRes_a 1 -1)
)
I 000070 55 5504          1653370440765 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653370440766 2022.05.24 08:34:00)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 5e50555d03095c480c084d040a5808595e585b595c)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 6 0 57(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int O 6 0 59(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 67(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 68(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result_local))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C 0 69(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(result_local))
			((CLK)(CLK))
			((RST)(total_reset))
			((O)(result))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst bit_adder_8_C 0 70(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 71(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 72(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 73(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 7 0 62(_arch(_uni))))
		(_sig(_int rezs 7 0 62(_arch(_uni))))
		(_sig(_int rezm 7 0 62(_arch(_uni))))
		(_sig(_int rezd 7 0 62(_arch(_uni))))
		(_sig(_int result_local 7 0 62(_arch(_uni))))
		(_sig(_int carry -1 0 63(_arch(_uni))))
		(_sig(_int borrow -1 0 63(_arch(_uni))))
		(_sig(_int carryM -1 0 63(_arch(_uni))))
		(_sig(_int overflow -1 0 63(_arch(_uni))))
		(_sig(_int reset_local -1 0 63(_arch(_uni))))
		(_sig(_int total_reset -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(19))(_sens(18)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ChooseOperationAndReturnRes_a 1 -1)
)
I 000070 55 5504          1653370441022 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653370441023 2022.05.24 08:34:01)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 5856525b580f5a4e0a0e4b020c5e0e5f585e5d5f5a)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 6 0 57(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int O 6 0 59(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 67(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 68(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result_local))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C 0 69(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(result_local))
			((CLK)(CLK))
			((RST)(total_reset))
			((O)(result))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst bit_adder_8_C 0 70(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 71(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 72(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 73(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 7 0 62(_arch(_uni))))
		(_sig(_int rezs 7 0 62(_arch(_uni))))
		(_sig(_int rezm 7 0 62(_arch(_uni))))
		(_sig(_int rezd 7 0 62(_arch(_uni))))
		(_sig(_int result_local 7 0 62(_arch(_uni))))
		(_sig(_int carry -1 0 63(_arch(_uni))))
		(_sig(_int borrow -1 0 63(_arch(_uni))))
		(_sig(_int carryM -1 0 63(_arch(_uni))))
		(_sig(_int overflow -1 0 63(_arch(_uni))))
		(_sig(_int reset_local -1 0 63(_arch(_uni))))
		(_sig(_int total_reset -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(19))(_sens(18)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ChooseOperationAndReturnRes_a 1 -1)
)
I 000053 55 12643         1653370454033 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653370454034 2022.05.24 08:34:14)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 3f6b6f3a686838296d382a653d393e383b3969383d)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(NEXT_B))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653370454040 tb_a
(_unit VHDL(tb 0 169(tb_a 0 171))
	(_version vef)
	(_time 1653370454041 2022.05.24 08:34:14)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 3f6a683a6b696f29393f2b656c383b393d383b393d)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 174(_ent (_in))))
				(_port(_int HS -1 0 174(_ent (_in))))
				(_port(_int DS -1 0 174(_ent (_in))))
				(_port(_int US -1 0 174(_ent (_in))))
				(_port(_int SIGN_S -1 0 174(_ent (_in))))
				(_port(_int OPS1 -1 0 174(_ent (_in))))
				(_port(_int OPS2 -1 0 174(_ent (_in))))
				(_port(_int NEXT_B -1 0 174(_ent (_in))))
				(_port(_int RST -1 0 174(_ent (_in))))
				(_port(_int DArray 0 0 175(_ent (_out))))
				(_port(_int DNumber 1 0 176(_ent (_out))))
				(_port(_int rez_o 0 0 177(_ent (_out))))
			)
		)
	)
	(_inst C1 0 185(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 175(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 176(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 180(_arch(_uni))))
		(_sig(_int HD -1 0 180(_arch(_uni))))
		(_sig(_int DD -1 0 180(_arch(_uni))))
		(_sig(_int UD -1 0 180(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 180(_arch(_uni))))
		(_sig(_int RST -1 0 180(_arch(_uni))))
		(_sig(_int OPS1 -1 0 180(_arch(_uni))))
		(_sig(_int OPS2 -1 0 180(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 180(_arch(_uni))))
		(_sig(_int res -1 0 180(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 181(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 181(_arch(_uni))))
		(_sig(_int rez 2 0 181(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 182(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 182(_arch(_uni))))
		(_prcs
			(line__186(_arch 0 0 186(_prcs(_wait_for)(_trgt(0)))))
			(line__193(_arch 1 0 193(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000054 55 759           1653370458788 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653370458789 2022.05.24 08:34:18)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code cd989a98909b9dd89b9edc9798cbc9cbc8cacfc89b)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653370458805 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653370458806 2022.05.24 08:34:18)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code dd888a8f808b8dc889dbcc8788dbd9dbd8dadfd88b)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653370458812 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653370458813 2022.05.24 08:34:18)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code dd888a8f808b8dc88b8cce8689dbdfdad9dadfdbdc)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2738          1653370458828 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653370458829 2022.05.24 08:34:18)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code ecb9bbbfb6babcf9b8ebffb7b8eaeeebe8ebeeeaed)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_subtractor_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int dif -1 0 20(_ent (_out))))
				(_port(_int borrow -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_subtractor_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((dif)(rez(0)))
			((borrow)(borrow(0)))
		)
		(_use(_ent . bit_subtractor_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst a1 0 25(_comp bit_subtractor_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((dif)(rez(1)))
			((borrow)(borrow(1)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a2 0 26(_comp bit_subtractor_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((dif)(rez(2)))
			((borrow)(borrow(2)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a3 0 27(_comp bit_subtractor_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((dif)(rez(3)))
			((borrow)(borrow(3)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a4 0 28(_comp bit_subtractor_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((dif)(rez(4)))
			((borrow)(borrow(4)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a5 0 29(_comp bit_subtractor_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((dif)(rez(5)))
			((borrow)(borrow(5)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a6 0 30(_comp bit_subtractor_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((dif)(rez(6)))
			((borrow)(borrow(6)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a7 0 31(_comp bit_subtractor_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((dif)(rez(7)))
			((borrow)(borrow_O))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1358          1653370458834 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653370458835 2022.05.24 08:34:18)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code fca9fdadaaabfbebfaafe5a7adfaaffaf5fafffafd)
	(_ent
		(_time 1653370314322)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int A 1 0 19(_prcs 0((_others(i 2))))))
		(_var(_int B 1 0 19(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Q 2 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_var(_int N 3 0 21(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5))(_sens(3))(_read(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1554          1653370458845 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653370458846 2022.05.24 08:34:18)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 0c595e0a565a5e1a060d1f56540a5a0a590a080a05)
	(_ent
		(_time 1653370344545)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(6))(_sens(3))(_read(0)(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 5504          1653370458859 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653370458860 2022.05.24 08:34:18)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 0c59590a575b0e1a5e5a1f56580a5a0b0c0a090b0e)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 6 0 57(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int O 6 0 59(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 67(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 68(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result_local))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C 0 69(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(result_local))
			((CLK)(CLK))
			((RST)(total_reset))
			((O)(result))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst bit_adder_8_C 0 70(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 71(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 72(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 73(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 7 0 62(_arch(_uni))))
		(_sig(_int rezs 7 0 62(_arch(_uni))))
		(_sig(_int rezm 7 0 62(_arch(_uni))))
		(_sig(_int rezd 7 0 62(_arch(_uni))))
		(_sig(_int result_local 7 0 62(_arch(_uni))))
		(_sig(_int carry -1 0 63(_arch(_uni))))
		(_sig(_int borrow -1 0 63(_arch(_uni))))
		(_sig(_int carryM -1 0 63(_arch(_uni))))
		(_sig(_int overflow -1 0 63(_arch(_uni))))
		(_sig(_int reset_local -1 0 63(_arch(_uni))))
		(_sig(_int total_reset -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(19))(_sens(18)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ChooseOperationAndReturnRes_a 1 -1)
)
I 000053 55 818           1653370458872 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653370458873 2022.05.24 08:34:18)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code 1b4e191d4c4d47081e4e0a421c181a1d191d121c1f)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653370458887 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653370458888 2022.05.24 08:34:18)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code 2b7e292e7c7d77382e7e3a722c28232d292d222c2f)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653370458902 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653370458903 2022.05.24 08:34:18)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code 3a6f383e6e6c6629306f2b633d393e3c383c333d3e)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653370458919 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653370458920 2022.05.24 08:34:18)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 4a1f48491e1c1659401f5b134d49424c484c434d4e)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653370458935 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653370458936 2022.05.24 08:34:18)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 5a0f0f595d0c0b4c0e584e000e5d585f0c595b5f0c)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653370458951 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653370458952 2022.05.24 08:34:18)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code 693c3c69363f387f3d697d333d6e6b6c3f6a6f6a69)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1318          1653370458966 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653370458967 2022.05.24 08:34:18)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 792c2678252f2d6e7e2b6d207e7f2c7e7c7f2d7f7b)
	(_ent
		(_time 1653333348404)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_port(_int NEXT_B -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0))(_read(1)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12643         1653370458982 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653370458983 2022.05.24 08:34:18)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 89dcdc8781de8e9fdb8e9cd38b8f888e8d8fdf8e8b)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(NEXT_B))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653370458988 tb_a
(_unit VHDL(tb 0 169(tb_a 0 171))
	(_version vef)
	(_time 1653370458989 2022.05.24 08:34:18)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 98ccca9792cec88e9e988cc2cb9f9c9e9a9f9c9e9a)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 174(_ent (_in))))
				(_port(_int HS -1 0 174(_ent (_in))))
				(_port(_int DS -1 0 174(_ent (_in))))
				(_port(_int US -1 0 174(_ent (_in))))
				(_port(_int SIGN_S -1 0 174(_ent (_in))))
				(_port(_int OPS1 -1 0 174(_ent (_in))))
				(_port(_int OPS2 -1 0 174(_ent (_in))))
				(_port(_int NEXT_B -1 0 174(_ent (_in))))
				(_port(_int RST -1 0 174(_ent (_in))))
				(_port(_int DArray 0 0 175(_ent (_out))))
				(_port(_int DNumber 1 0 176(_ent (_out))))
				(_port(_int rez_o 0 0 177(_ent (_out))))
			)
		)
	)
	(_inst C1 0 185(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 175(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 176(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 180(_arch(_uni))))
		(_sig(_int HD -1 0 180(_arch(_uni))))
		(_sig(_int DD -1 0 180(_arch(_uni))))
		(_sig(_int UD -1 0 180(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 180(_arch(_uni))))
		(_sig(_int RST -1 0 180(_arch(_uni))))
		(_sig(_int OPS1 -1 0 180(_arch(_uni))))
		(_sig(_int OPS2 -1 0 180(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 180(_arch(_uni))))
		(_sig(_int res -1 0 180(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 181(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 181(_arch(_uni))))
		(_sig(_int rez 2 0 181(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 182(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 182(_arch(_uni))))
		(_prcs
			(line__186(_arch 0 0 186(_prcs(_wait_for)(_trgt(0)))))
			(line__193(_arch 1 0 193(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000054 55 1214          1653370459003 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653370459004 2022.05.24 08:34:18)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code a8fdfcffa9ffa9beabfcbaf3f0afacaefeaeacaead)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653370459020 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653370459021 2022.05.24 08:34:19)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code b7e2e5e3b5e0e0a0b1e7f1ede4b1beb1e2b1b6b0b5)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653370459037 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653370459038 2022.05.24 08:34:19)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code c7929592c99190d0c697849d97c0cec291c1c3c1c2)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653370459053 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653370459054 2022.05.24 08:34:19)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code d7828585d58187c1d3d5c58dd2d1ded182d1d2d281)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1179          1653370459068 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653370459069 2022.05.24 08:34:19)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code e6b3b3b5e8b1b3f0b2b5f1bcb2e3b0e1e5e1e2e0e7)
	(_ent
		(_time 1653336052213)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(4))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653370459085 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653370459086 2022.05.24 08:34:19)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code f6a3a4a6f5a1a0e0a3f7e3acf2f0f5f0f3f1f4f0f2)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653370459101 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653370459102 2022.05.24 08:34:19)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 065402035651541054091f5d570350000000550050)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000070 55 5087          1653370524565 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653370524566 2022.05.24 08:35:24)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code c2979797c895c0d49094d19896c494c5c2c4c7c5c0)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 67(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 68(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 70(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 71(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 72(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 73(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 7 0 62(_arch(_uni))))
		(_sig(_int rezs 7 0 62(_arch(_uni))))
		(_sig(_int rezm 7 0 62(_arch(_uni))))
		(_sig(_int rezd 7 0 62(_arch(_uni))))
		(_sig(_int result_local 7 0 62(_arch(_uni))))
		(_sig(_int carry -1 0 63(_arch(_uni))))
		(_sig(_int borrow -1 0 63(_arch(_uni))))
		(_sig(_int carryM -1 0 63(_arch(_uni))))
		(_sig(_int overflow -1 0 63(_arch(_uni))))
		(_sig(_int reset_local -1 0 63(_arch(_uni))))
		(_sig(_int total_reset -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(19))(_sens(18)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ChooseOperationAndReturnRes_a 1 -1)
)
I 000054 55 759           1653370529810 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653370529811 2022.05.24 08:35:29)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code 35663330396365206366246f603331333032373063)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
I 000054 55 2610          1653370529822 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653370529823 2022.05.24 08:35:29)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code 44174246491214511042551e114240424143464112)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 806           1653370529828 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653370529829 2022.05.24 08:35:29)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code 44174246491214511215571f104246434043464245)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
I 000059 55 2738          1653370529834 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653370529835 2022.05.24 08:35:29)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code 54075257590204410053470f005256535053565255)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_subtractor_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int dif -1 0 20(_ent (_out))))
				(_port(_int borrow -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_subtractor_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((dif)(rez(0)))
			((borrow)(borrow(0)))
		)
		(_use(_ent . bit_subtractor_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst a1 0 25(_comp bit_subtractor_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((dif)(rez(1)))
			((borrow)(borrow(1)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a2 0 26(_comp bit_subtractor_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((dif)(rez(2)))
			((borrow)(borrow(2)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a3 0 27(_comp bit_subtractor_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((dif)(rez(3)))
			((borrow)(borrow(3)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a4 0 28(_comp bit_subtractor_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((dif)(rez(4)))
			((borrow)(borrow(4)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a5 0 29(_comp bit_subtractor_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((dif)(rez(5)))
			((borrow)(borrow(5)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a6 0 30(_comp bit_subtractor_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((dif)(rez(6)))
			((borrow)(borrow(6)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a7 0 31(_comp bit_subtractor_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((dif)(rez(7)))
			((borrow)(borrow_O))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1358          1653370529840 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653370529841 2022.05.24 08:35:29)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 540704565503534352074d0f055207525d52575255)
	(_ent
		(_time 1653370314322)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int A 1 0 19(_prcs 0((_others(i 2))))))
		(_var(_int B 1 0 19(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Q 2 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_var(_int N 3 0 21(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5))(_sens(3))(_read(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000051 55 1554          1653370529849 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653370529850 2022.05.24 08:35:29)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 64376464693236726e65773e3c623262316260626d)
	(_ent
		(_time 1653370344545)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(6))(_sens(3))(_read(0)(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
I 000070 55 5087          1653370529859 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653370529860 2022.05.24 08:35:29)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 64376364683366723632773e306232636462616366)
	(_ent
		(_time 1653331861868)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 67(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 68(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 70(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 71(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 72(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 73(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 7 0 62(_arch(_uni))))
		(_sig(_int rezs 7 0 62(_arch(_uni))))
		(_sig(_int rezm 7 0 62(_arch(_uni))))
		(_sig(_int rezd 7 0 62(_arch(_uni))))
		(_sig(_int result_local 7 0 62(_arch(_uni))))
		(_sig(_int carry -1 0 63(_arch(_uni))))
		(_sig(_int borrow -1 0 63(_arch(_uni))))
		(_sig(_int carryM -1 0 63(_arch(_uni))))
		(_sig(_int overflow -1 0 63(_arch(_uni))))
		(_sig(_int reset_local -1 0 63(_arch(_uni))))
		(_sig(_int total_reset -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(19))(_sens(18)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ChooseOperationAndReturnRes_a 1 -1)
)
I 000053 55 818           1653370529871 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653370529872 2022.05.24 08:35:29)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code 7320237375252f607626622a7470727571757a7477)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
I 000053 55 894           1653370529879 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653370529880 2022.05.24 08:35:29)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code 83d0d38c85d5df9086d692da84808b8581858a8487)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
I 000053 55 1104          1653370529888 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653370529889 2022.05.24 08:35:29)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code 83d0d38c85d5df9089d692da8480878581858a8487)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
I 000053 55 1097          1653370529899 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653370529900 2022.05.24 08:35:29)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 92c1c29c95c4ce8198c783cb95919a9490949b9596)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
I 000056 55 808           1653370529908 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653370529909 2022.05.24 08:35:29)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code a2f1a5f5f6f4f3b4f6a0b6f8f6a5a0a7f4a1a3a7f4)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
I 000056 55 878           1653370529920 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653370529921 2022.05.24 08:35:29)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code a2f1a5f5f6f4f3b4f6a2b6f8f6a5a0a7f4a1a4a1a2)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
I 000055 55 1318          1653370529933 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653370529934 2022.05.24 08:35:29)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code b2e1bfe6e5e4e6a5b5e0a6ebb5b4e7b5b7b4e6b4b0)
	(_ent
		(_time 1653333348404)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_port(_int NEXT_B -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0))(_read(1)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 12643         1653370529942 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653370529943 2022.05.24 08:35:29)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code c192c694c196c6d793c6d49bc3c7c0c6c5c797c6c3)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 121(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 122(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 126(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 127(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 128(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 129(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 133(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 136(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 139(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 140(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 141(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 145(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 146(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 150(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 155(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 158(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE1)(STATE2))
			((STATE2)(STATE1))
			((CLK)(NEXT_B))
			((RST)(RST))
			((result)(REZ))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
			(_port
				((A)(A))
				((B)(B))
				((OPS1)(OPS1))
				((OPS2)(OPS2))
				((STATE2)(STATE2))
				((STATE1)(STATE1))
				((CLK)(CLK))
				((RST)(RST))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__142(_arch 1 0 142(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__147(_arch 2 0 147(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__159(_arch 3 0 159(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653370529948 tb_a
(_unit VHDL(tb 0 169(tb_a 0 171))
	(_version vef)
	(_time 1653370529949 2022.05.24 08:35:29)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code c193c194c29791d7c7c1d59b92c6c5c7c3c6c5c7c3)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 174(_ent (_in))))
				(_port(_int HS -1 0 174(_ent (_in))))
				(_port(_int DS -1 0 174(_ent (_in))))
				(_port(_int US -1 0 174(_ent (_in))))
				(_port(_int SIGN_S -1 0 174(_ent (_in))))
				(_port(_int OPS1 -1 0 174(_ent (_in))))
				(_port(_int OPS2 -1 0 174(_ent (_in))))
				(_port(_int NEXT_B -1 0 174(_ent (_in))))
				(_port(_int RST -1 0 174(_ent (_in))))
				(_port(_int DArray 0 0 175(_ent (_out))))
				(_port(_int DNumber 1 0 176(_ent (_out))))
				(_port(_int rez_o 0 0 177(_ent (_out))))
			)
		)
	)
	(_inst C1 0 185(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 175(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 176(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 180(_arch(_uni))))
		(_sig(_int HD -1 0 180(_arch(_uni))))
		(_sig(_int DD -1 0 180(_arch(_uni))))
		(_sig(_int UD -1 0 180(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 180(_arch(_uni))))
		(_sig(_int RST -1 0 180(_arch(_uni))))
		(_sig(_int OPS1 -1 0 180(_arch(_uni))))
		(_sig(_int OPS2 -1 0 180(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 180(_arch(_uni))))
		(_sig(_int res -1 0 180(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 181(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 181(_arch(_uni))))
		(_sig(_int rez 2 0 181(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 182(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 182(_arch(_uni))))
		(_prcs
			(line__186(_arch 0 0 186(_prcs(_wait_for)(_trgt(0)))))
			(line__193(_arch 1 0 193(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000054 55 1214          1653370529958 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653370529959 2022.05.24 08:35:29)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code d182d783d986d0c7d285c38a89d6d5d787d7d5d7d4)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
I 000054 55 1222          1653370529967 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653370529968 2022.05.24 08:35:29)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code d182d183d58686c6d781978b82d7d8d784d7d0d6d3)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
I 000058 55 1087          1653370529976 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653370529977 2022.05.24 08:35:29)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code e1b2e1b2e9b7b6f6e0b1a2bbb1e6e8e4b7e7e5e7e4)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
I 000070 55 816           1653370529988 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653370529989 2022.05.24 08:35:29)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code f0a3f0a0f5a6a0e6f4f2e2aaf5f6f9f6a5f6f5f5a6)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
I 000055 55 1179          1653370529997 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653370529998 2022.05.24 08:35:29)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code f0a3f7a0f8a7a5e6a4a3e7aaa4f5a6f7f3f7f4f6f1)
	(_ent
		(_time 1653336052213)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(4))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
I 000044 55 1257          1653370530006 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653370530007 2022.05.24 08:35:29)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code 00530106055756165501155a040603060507020604)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(4)(0))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
I 000059 55 856           1653370530019 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653370530020 2022.05.24 08:35:30)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code 0f5c0e0a0f585d195d0016545e0a590909095c0959)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
I 000070 55 5003          1653371032367 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653371032368 2022.05.24 08:43:52)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 48461d4a481f4a5e1a1e5b121c4e1e4f484e4d4f4a)
	(_ent
		(_time 1653371032365)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 67(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 68(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 70(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 71(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 72(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 73(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_port(_int reza 0 0 10(_ent(_out))))
		(_port(_int rezs 0 0 10(_ent(_out))))
		(_port(_int rezm 0 0 10(_ent(_out))))
		(_port(_int rezd 0 0 10(_ent(_out))))
		(_port(_int result_local 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 57(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry -1 0 63(_arch(_uni))))
		(_sig(_int borrow -1 0 63(_arch(_uni))))
		(_sig(_int carryM -1 0 63(_arch(_uni))))
		(_sig(_int overflow -1 0 63(_arch(_uni))))
		(_sig(_int reset_local -1 0 63(_arch(_uni))))
		(_sig(_int total_reset -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(19))(_sens(18)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ChooseOperationAndReturnRes_a 1 -1)
)
I 000070 55 5305          1653371062953 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653371062954 2022.05.24 08:44:22)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code c9cfcc9cc89ecbdf9b9fda939dcf9fcec9cfcccecb)
	(_ent
		(_time 1653371062951)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 67(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 68(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 70(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 71(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 72(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 73(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_port(_int rezaO 0 0 10(_ent(_out))))
		(_port(_int rezsO 0 0 10(_ent(_out))))
		(_port(_int rezmO 0 0 10(_ent(_out))))
		(_port(_int rezdO 0 0 10(_ent(_out))))
		(_port(_int result_localO 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 7 0 62(_arch(_uni))))
		(_sig(_int rezs 7 0 62(_arch(_uni))))
		(_sig(_int rezm 7 0 62(_arch(_uni))))
		(_sig(_int rezd 7 0 62(_arch(_uni))))
		(_sig(_int result_local 7 0 62(_arch(_uni))))
		(_sig(_int carry -1 0 63(_arch(_uni))))
		(_sig(_int borrow -1 0 63(_arch(_uni))))
		(_sig(_int carryM -1 0 63(_arch(_uni))))
		(_sig(_int overflow -1 0 63(_arch(_uni))))
		(_sig(_int reset_local -1 0 63(_arch(_uni))))
		(_sig(_int total_reset -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(24))(_sens(23)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ChooseOperationAndReturnRes_a 1 -1)
)
I 000070 55 5755          1653371137596 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653371137597 2022.05.24 08:45:37)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 5a5e0859030d584c080b49000e5c0c5d5a5c5f5d58)
	(_ent
		(_time 1653371062950)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 67(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 68(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 75(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 76(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 77(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 78(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_port(_int rezaO 0 0 10(_ent(_out))))
		(_port(_int rezsO 0 0 10(_ent(_out))))
		(_port(_int rezmO 0 0 10(_ent(_out))))
		(_port(_int rezdO 0 0 10(_ent(_out))))
		(_port(_int result_localO 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 7 0 62(_arch(_uni))))
		(_sig(_int rezs 7 0 62(_arch(_uni))))
		(_sig(_int rezm 7 0 62(_arch(_uni))))
		(_sig(_int rezd 7 0 62(_arch(_uni))))
		(_sig(_int result_local 7 0 62(_arch(_uni))))
		(_sig(_int carry -1 0 63(_arch(_uni))))
		(_sig(_int borrow -1 0 63(_arch(_uni))))
		(_sig(_int carryM -1 0 63(_arch(_uni))))
		(_sig(_int overflow -1 0 63(_arch(_uni))))
		(_sig(_int reset_local -1 0 63(_arch(_uni))))
		(_sig(_int total_reset -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(24))(_sens(23)(7)))))
			(line__69(_arch 1 0 69(_assignment(_alias((rezaO)(reza)))(_trgt(9))(_sens(14)))))
			(line__70(_arch 2 0 70(_assignment(_alias((rezsO)(rezs)))(_trgt(10))(_sens(15)))))
			(line__71(_arch 3 0 71(_assignment(_alias((rezmO)(rezm)))(_trgt(11))(_sens(16)))))
			(line__72(_arch 4 0 72(_assignment(_alias((rezdO)(rezd)))(_trgt(12))(_sens(17)))))
			(line__73(_arch 5 0 73(_assignment(_alias((result_localO)(result_local)))(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ChooseOperationAndReturnRes_a 6 -1)
)
I 000045 55 2385          1653371185530 tb_a
(_unit VHDL(tb 0 169(tb_a 0 173))
	(_version vef)
	(_time 1653371185531 2022.05.24 08:46:25)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 9bc99a94cbcdcb8d9d9b8fc1c89c9f9d999c9f9d99)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 176(_ent (_in))))
				(_port(_int HS -1 0 176(_ent (_in))))
				(_port(_int DS -1 0 176(_ent (_in))))
				(_port(_int US -1 0 176(_ent (_in))))
				(_port(_int SIGN_S -1 0 176(_ent (_in))))
				(_port(_int OPS1 -1 0 176(_ent (_in))))
				(_port(_int OPS2 -1 0 176(_ent (_in))))
				(_port(_int NEXT_B -1 0 176(_ent (_in))))
				(_port(_int RST -1 0 176(_ent (_in))))
				(_port(_int DArray 0 0 177(_ent (_out))))
				(_port(_int DNumber 1 0 178(_ent (_out))))
				(_port(_int rez_o 0 0 179(_ent (_out))))
			)
		)
	)
	(_inst C1 0 187(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 177(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 178(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 182(_arch(_uni))))
		(_sig(_int HD -1 0 182(_arch(_uni))))
		(_sig(_int DD -1 0 182(_arch(_uni))))
		(_sig(_int UD -1 0 182(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 182(_arch(_uni))))
		(_sig(_int RST -1 0 182(_arch(_uni))))
		(_sig(_int OPS1 -1 0 182(_arch(_uni))))
		(_sig(_int OPS2 -1 0 182(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 182(_arch(_uni))))
		(_sig(_int res -1 0 182(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 183(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 183(_arch(_uni))))
		(_sig(_int rez 2 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 184(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 184(_arch(_uni))))
		(_prcs
			(line__188(_arch 0 0 188(_prcs(_wait_for)(_trgt(0)))))
			(line__195(_arch 1 0 195(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13032         1653371197007 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653371197008 2022.05.24 08:46:37)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 787f7979712f7f6e2a7d6d227a7e797f7c7e2e7f7a)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 160(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(NEXT_B))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__161(_arch 3 0 161(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653371197014 tb_a
(_unit VHDL(tb 0 169(tb_a 0 173))
	(_version vef)
	(_time 1653371197015 2022.05.24 08:46:37)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 787e7e79722e286e7e786c222b7f7c7e7a7f7c7e7a)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 176(_ent (_in))))
				(_port(_int HS -1 0 176(_ent (_in))))
				(_port(_int DS -1 0 176(_ent (_in))))
				(_port(_int US -1 0 176(_ent (_in))))
				(_port(_int SIGN_S -1 0 176(_ent (_in))))
				(_port(_int OPS1 -1 0 176(_ent (_in))))
				(_port(_int OPS2 -1 0 176(_ent (_in))))
				(_port(_int NEXT_B -1 0 176(_ent (_in))))
				(_port(_int RST -1 0 176(_ent (_in))))
				(_port(_int DArray 0 0 177(_ent (_out))))
				(_port(_int DNumber 1 0 178(_ent (_out))))
				(_port(_int rez_o 0 0 179(_ent (_out))))
			)
		)
	)
	(_inst C1 0 187(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 177(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 178(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 182(_arch(_uni))))
		(_sig(_int HD -1 0 182(_arch(_uni))))
		(_sig(_int DD -1 0 182(_arch(_uni))))
		(_sig(_int UD -1 0 182(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 182(_arch(_uni))))
		(_sig(_int RST -1 0 182(_arch(_uni))))
		(_sig(_int OPS1 -1 0 182(_arch(_uni))))
		(_sig(_int OPS2 -1 0 182(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 182(_arch(_uni))))
		(_sig(_int res -1 0 182(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 183(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 183(_arch(_uni))))
		(_sig(_int rez 2 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 184(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 184(_arch(_uni))))
		(_prcs
			(line__188(_arch 0 0 188(_prcs(_wait_for)(_trgt(0)))))
			(line__195(_arch 1 0 195(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
V 000054 55 759           1653371201208 bit_adder_1_a
(_unit VHDL(bit_adder_1 0 4(bit_adder_1_a 0 11))
	(_version vef)
	(_time 1653371201209 2022.05.24 08:46:41)
	(_source(\../src/bit_adder_1.vhd\))
	(_parameters tan)
	(_code d3d7d381d98583c68580c28986d5d7d5d6d4d1d685)
	(_ent
		(_time 1652211086515)
	)
	(_object
		(_port(_int A -1 0 5(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int rez -1 0 8(_ent(_out))))
		(_port(_int carry -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bit_adder_1_a 2 -1)
)
V 000054 55 2610          1653371201223 bit_adder_8_a
(_unit VHDL(bit_adder_8 0 5(bit_adder_8_a 0 12))
	(_version vef)
	(_time 1653371201224 2022.05.24 08:46:41)
	(_source(\../src/bit_adder_8.vhd\))
	(_parameters tan)
	(_code e3e7e3b0e9b5b3f6b7e5f2b9b6e5e7e5e6e4e1e6b5)
	(_ent
		(_time 1653328354511)
	)
	(_comp
		(bit_adder_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int rez -1 0 20(_ent (_out))))
				(_port(_int carry -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_adder_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((rez)(rez(0)))
			((carry)(carry(0)))
		)
		(_use(_ent . bit_adder_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((rez)(rez))
				((carry)(carry))
			)
		)
	)
	(_inst a1 0 25(_comp bit_adder_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(carry(0)))
			((rez)(rez(1)))
			((carry)(carry(1)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a2 0 26(_comp bit_adder_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(carry(1)))
			((rez)(rez(2)))
			((carry)(carry(2)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a3 0 27(_comp bit_adder_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(carry(2)))
			((rez)(rez(3)))
			((carry)(carry(3)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a4 0 28(_comp bit_adder_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(carry(3)))
			((rez)(rez(4)))
			((carry)(carry(4)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a5 0 29(_comp bit_adder_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(carry(4)))
			((rez)(rez(5)))
			((carry)(carry(5)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a6 0 30(_comp bit_adder_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(carry(5)))
			((rez)(rez(6)))
			((carry)(carry(6)))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_inst a7 0 31(_comp bit_adder_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(carry(6)))
			((rez)(rez(7)))
			((carry)(carry_O))
		)
		(_use(_ent . bit_adder_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int carry_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int carry 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000059 55 806           1653371201229 bit_subtractor_1_a
(_unit VHDL(bit_subtractor_1 0 5(bit_subtractor_1_a 0 12))
	(_version vef)
	(_time 1653371201230 2022.05.24 08:46:41)
	(_source(\../src/bit_subtractor_1.vhd\))
	(_parameters tan)
	(_code f3f7f3a3f9a5a3e6a5a2e0a8a7f5f1f4f7f4f1f5f2)
	(_ent
		(_time 1652211084042)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int dif -1 0 9(_ent(_out))))
		(_port(_int borrow -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bit_subtractor_1_a 2 -1)
)
V 000059 55 2738          1653371201244 bit_subtractor_8_a
(_unit VHDL(bit_subtractor_8 0 5(bit_subtractor_8_a 0 12))
	(_version vef)
	(_time 1653371201245 2022.05.24 08:46:41)
	(_source(\../src/bit_subtractor_8.vhd\))
	(_parameters tan)
	(_code 020603040954521756051159560400050605000403)
	(_ent
		(_time 1653328358482)
	)
	(_comp
		(bit_subtractor_1
			(_object
				(_port(_int A -1 0 17(_ent (_in))))
				(_port(_int B -1 0 18(_ent (_in))))
				(_port(_int C -1 0 19(_ent (_in))))
				(_port(_int dif -1 0 20(_ent (_out))))
				(_port(_int borrow -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst a0 0 24(_comp bit_subtractor_1)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((C)((i 2)))
			((dif)(rez(0)))
			((borrow)(borrow(0)))
		)
		(_use(_ent . bit_subtractor_1)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((dif)(dif))
				((borrow)(borrow))
			)
		)
	)
	(_inst a1 0 25(_comp bit_subtractor_1)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((C)(borrow(0)))
			((dif)(rez(1)))
			((borrow)(borrow(1)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a2 0 26(_comp bit_subtractor_1)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((C)(borrow(1)))
			((dif)(rez(2)))
			((borrow)(borrow(2)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a3 0 27(_comp bit_subtractor_1)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((C)(borrow(2)))
			((dif)(rez(3)))
			((borrow)(borrow(3)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a4 0 28(_comp bit_subtractor_1)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((C)(borrow(3)))
			((dif)(rez(4)))
			((borrow)(borrow(4)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a5 0 29(_comp bit_subtractor_1)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((C)(borrow(4)))
			((dif)(rez(5)))
			((borrow)(borrow(5)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a6 0 30(_comp bit_subtractor_1)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((C)(borrow(5)))
			((dif)(rez(6)))
			((borrow)(borrow(6)))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_inst a7 0 31(_comp bit_subtractor_1)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((C)(borrow(6)))
			((dif)(rez(7)))
			((borrow)(borrow_O))
		)
		(_use(_ent . bit_subtractor_1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int rez 0 0 8(_ent(_out))))
		(_port(_int borrow_O -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int borrow 1 0 14(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000057 55 1358          1653371201250 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653371201251 2022.05.24 08:46:41)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 020655050555051504511b59530451040b04010403)
	(_ent
		(_time 1653370314322)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_var(_int A 1 0 19(_prcs 0((_others(i 2))))))
		(_var(_int B 1 0 19(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Q 2 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_var(_int N 3 0 21(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5))(_sens(3))(_read(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
V 000051 55 1554          1653371201265 division_a
(_unit VHDL(division 0 5(division_a 0 12))
	(_version vef)
	(_time 1653371201266 2022.05.24 08:46:41)
	(_source(\../src/division.vhd\))
	(_parameters tan)
	(_code 1216151519444004181301484a144414471416141b)
	(_ent
		(_time 1653370344545)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int M 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int N 2 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int deimpartit 3 0 18(_prcs 0)))
		(_var(_int impartitor 3 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 19(_array -1((_dto i 7 i 0)))))
		(_var(_int cat 4 0 19(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_var(_int registru 5 0 20(_prcs 0)))
		(_var(_int AUX -1 0 21(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(6))(_sens(3))(_read(0)(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019)
		(33686018 33686018)
		(33686018)
	)
	(_model . division_a 1 -1)
)
V 000070 55 5755          1653371201281 ChooseOperationAndReturnRes_a
(_unit VHDL(chooseoperationandreturnres 0 6(chooseoperationandreturnres_a 0 13))
	(_version vef)
	(_time 1653371201282 2022.05.24 08:46:41)
	(_source(\../src/ChooseOperationAndReturnRes.vhd\))
	(_parameters tan)
	(_code 21252125287623377370327b752777262127242623)
	(_ent
		(_time 1653371062950)
	)
	(_comp
		(mux41_1BIT
			(_object
				(_port(_int S1 -1 0 51(_ent (_in))))
				(_port(_int S2 -1 0 51(_ent (_in))))
				(_port(_int I1 -1 0 52(_ent (_in))))
				(_port(_int I2 -1 0 52(_ent (_in))))
				(_port(_int I3 -1 0 52(_ent (_in))))
				(_port(_int I4 -1 0 52(_ent (_in))))
				(_port(_int O1 -1 0 53(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 16(_ent (_in))))
				(_port(_int S2 -1 0 16(_ent (_in))))
				(_port(_int I1 1 0 17(_ent (_in))))
				(_port(_int I2 1 0 17(_ent (_in))))
				(_port(_int I3 1 0 17(_ent (_in))))
				(_port(_int I4 1 0 17(_ent (_in))))
				(_port(_int O1 1 0 18(_ent (_out))))
			)
		)
		(bit_adder_8
			(_object
				(_port(_int A 2 0 22(_ent (_in))))
				(_port(_int B 2 0 23(_ent (_in))))
				(_port(_int rez 2 0 24(_ent (_out))))
				(_port(_int carry_O -1 0 25(_ent (_out))))
			)
		)
		(bit_subtractor_8
			(_object
				(_port(_int A 3 0 29(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int rez 3 0 31(_ent (_out))))
				(_port(_int borrow_O -1 0 32(_ent (_out))))
			)
		)
		(multiplication
			(_object
				(_port(_int X 4 0 36(_ent (_in))))
				(_port(_int Y 4 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 38(_ent (_in))))
				(_port(_int rez 4 0 39(_ent (_out))))
				(_port(_int carryM -1 0 40(_ent (_out))))
			)
		)
		(division
			(_object
				(_port(_int X 5 0 44(_ent (_in))))
				(_port(_int Y 5 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int rez 5 0 47(_ent (_out))))
			)
		)
	)
	(_inst mux41_1BIT_C 0 67(_comp mux41_1BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((O1)(reset_local))
		)
		(_use(_ent . mux41_1BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst mux41_8BIT_C 0 68(_comp mux41_8BIT)
		(_port
			((S1)(OPS1))
			((S2)(OPS2))
			((I1)(reza))
			((I2)(rezs))
			((I3)(rezm))
			((I4)(rezd))
			((O1)(result))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst bit_adder_8_C 0 75(_comp bit_adder_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(reza))
			((carry_O)(carry))
		)
		(_use(_ent . bit_adder_8)
		)
	)
	(_inst bit_subtractor_8_C 0 76(_comp bit_subtractor_8)
		(_port
			((A)(A))
			((B)(B))
			((rez)(rezs))
			((borrow_O)(borrow))
		)
		(_use(_ent . bit_subtractor_8)
		)
	)
	(_inst multiplication_C 0 77(_comp multiplication)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezm))
			((carryM)(carryM))
		)
		(_use(_ent . multiplication)
		)
	)
	(_inst division_C 0 78(_comp division)
		(_port
			((X)(A))
			((Y)(B))
			((CLK)(CLK))
			((RST)(total_reset))
			((rez)(rezd))
		)
		(_use(_ent . division)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int OPS1 -1 0 8(_ent(_in))))
		(_port(_int OPS2 -1 0 8(_ent(_in))))
		(_port(_int STATE2 -1 0 8(_ent(_in))))
		(_port(_int STATE1 -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_port(_int rezaO 0 0 10(_ent(_out))))
		(_port(_int rezsO 0 0 10(_ent(_out))))
		(_port(_int rezmO 0 0 10(_ent(_out))))
		(_port(_int rezdO 0 0 10(_ent(_out))))
		(_port(_int result_localO 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int reza 7 0 62(_arch(_uni))))
		(_sig(_int rezs 7 0 62(_arch(_uni))))
		(_sig(_int rezm 7 0 62(_arch(_uni))))
		(_sig(_int rezd 7 0 62(_arch(_uni))))
		(_sig(_int result_local 7 0 62(_arch(_uni))))
		(_sig(_int carry -1 0 63(_arch(_uni))))
		(_sig(_int borrow -1 0 63(_arch(_uni))))
		(_sig(_int carryM -1 0 63(_arch(_uni))))
		(_sig(_int overflow -1 0 63(_arch(_uni))))
		(_sig(_int reset_local -1 0 63(_arch(_uni))))
		(_sig(_int total_reset -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(24))(_sens(23)(7)))))
			(line__69(_arch 1 0 69(_assignment(_alias((rezaO)(reza)))(_trgt(9))(_sens(14)))))
			(line__70(_arch 2 0 70(_assignment(_alias((rezsO)(rezs)))(_trgt(10))(_sens(15)))))
			(line__71(_arch 3 0 71(_assignment(_alias((rezmO)(rezm)))(_trgt(11))(_sens(16)))))
			(line__72(_arch 4 0 72(_assignment(_alias((rezdO)(rezd)))(_trgt(12))(_sens(17)))))
			(line__73(_arch 5 0 73(_assignment(_alias((result_localO)(result_local)))(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ChooseOperationAndReturnRes_a 6 -1)
)
V 000053 55 818           1653371201292 mux41_1BIT_a
(_unit VHDL(mux41_1bit 0 6(mux41_1bit_a 0 12))
	(_version vef)
	(_time 1653371201293 2022.05.24 08:46:41)
	(_source(\../src/mux41_1bit.vhd\))
	(_parameters tan)
	(_code 3135663535676d2234642068363230373337383635)
	(_ent
		(_time 1653330325519)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 8(_ent(_in))))
		(_port(_int I2 -1 0 8(_ent(_in))))
		(_port(_int I3 -1 0 8(_ent(_in))))
		(_port(_int I4 -1 0 8(_ent(_in))))
		(_port(_int O1 -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_1BIT_a 1 -1)
)
V 000053 55 894           1653371201305 mux41_8BIT_a
(_unit VHDL(mux41_8bit 0 6(mux41_8bit_a 0 12))
	(_version vef)
	(_time 1653371201306 2022.05.24 08:46:41)
	(_source(\../src/mux41_8bit.vhd\))
	(_parameters tan)
	(_code 4145164245171d5244145018464249474347484645)
	(_ent
		(_time 1653318510478)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux41_8BIT_a 1 -1)
)
V 000053 55 1104          1653371201319 mux81_4BIT_a
(_unit VHDL(mux81_4bit 0 6(mux81_4bit_a 0 12))
	(_version vef)
	(_time 1653371201320 2022.05.24 08:46:41)
	(_source(\../src/mux81_4bit.vhd\))
	(_parameters tan)
	(_code 5054075255060c435a054109575354565256595754)
	(_ent
		(_time 1652249714721)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2))(_read(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_4BIT_a 1 -1)
)
V 000053 55 1097          1653371201334 mux81_8BIT_a
(_unit VHDL(mux81_8bit 0 6(mux81_8bit_a 0 12))
	(_version vef)
	(_time 1653371201335 2022.05.24 08:46:41)
	(_source(\../src/mux81_8BIT.vhd\))
	(_parameters tan)
	(_code 5054075255060c435a054109575358565256595754)
	(_ent
		(_time 1652249548447)
	)
	(_object
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_in))))
		(_port(_int S3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int I1 0 0 8(_ent(_in))))
		(_port(_int I2 0 0 8(_ent(_in))))
		(_port(_int I3 0 0 8(_ent(_in))))
		(_port(_int I4 0 0 8(_ent(_in))))
		(_port(_int I5 0 0 8(_ent(_in))))
		(_port(_int I6 0 0 8(_ent(_in))))
		(_port(_int I7 0 0 8(_ent(_in))))
		(_port(_int I8 0 0 8(_ent(_in))))
		(_port(_int O1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . mux81_8BIT_a 1 -1)
)
V 000056 55 808           1653371201350 counter_1_sec_a
(_unit VHDL(counter_1_sec 0 6(counter_1_sec_a 0 11))
	(_version vef)
	(_time 1653371201351 2022.05.24 08:46:41)
	(_source(\../src/counter_1_sec.vhd\))
	(_parameters tan)
	(_code 70747071262621662472642a247772752673717526)
	(_ent
		(_time 1652188237062)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int FLAG -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 15(_array -1((_dto i 25 i 0)))))
		(_var(_int counter_array 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_1_sec_a 1 -1)
)
V 000056 55 878           1653371201365 counter_60_HZ_a
(_unit VHDL(counter_60_hz 0 6(counter_60_hz_a 0 11))
	(_version vef)
	(_time 1653371201366 2022.05.24 08:46:41)
	(_source(\../src/counter_60_HZ.vhd\))
	(_parameters tan)
	(_code 70747071262621662470642a247772752673767370)
	(_ent
		(_time 1652188612113)
	)
	(_object
		(_port(_int CLK_100 -1 0 7(_ent(_in)(_event))))
		(_port(_int O1 -1 0 8(_ent(_out))))
		(_port(_int O2 -1 0 8(_ent(_out))))
		(_port(_int O3 -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_var(_int C 0 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(3)
	)
	(_model . counter_60_HZ_a 1 -1)
)
V 000055 55 1318          1653371201379 input_number_a
(_unit VHDL(input_number 0 6(input_number_a 0 11))
	(_version vef)
	(_time 1653371201380 2022.05.24 08:46:41)
	(_source(\../src/input_number.vhd\))
	(_parameters tan)
	(_code 7f7b757e7c292b68782d6b2678792a787a792b797d)
	(_ent
		(_time 1653333348404)
	)
	(_object
		(_port(_int CLK_1_sec_signal -1 0 7(_ent(_in)(_event))))
		(_port(_int HS -1 0 7(_ent(_in))))
		(_port(_int DS -1 0 7(_ent(_in))))
		(_port(_int US -1 0 7(_ent(_in))))
		(_port(_int SIGN_S -1 0 7(_ent(_in))))
		(_port(_int NEXT_B -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int HD 0 0 8(_ent(_out))))
		(_port(_int DD 0 0 8(_ent(_out))))
		(_port(_int UD 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int HD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int DD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_var(_int UD_LOCAL 1 0 15(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0))(_read(1)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(33686018)
	)
	(_model . input_number_a 1 -1)
)
I 000053 55 13032         1653371201394 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653371201395 2022.05.24 08:46:41)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 8f8b8f81d8d88899dd8a9ad58d898e888b89d9888d)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 160(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(NEXT_B))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__161(_arch 3 0 161(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653371201400 tb_a
(_unit VHDL(tb 0 169(tb_a 0 173))
	(_version vef)
	(_time 1653371201401 2022.05.24 08:46:41)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 9e9b9991c9c8ce88989e8ac4cd999a989c999a989c)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 176(_ent (_in))))
				(_port(_int HS -1 0 176(_ent (_in))))
				(_port(_int DS -1 0 176(_ent (_in))))
				(_port(_int US -1 0 176(_ent (_in))))
				(_port(_int SIGN_S -1 0 176(_ent (_in))))
				(_port(_int OPS1 -1 0 176(_ent (_in))))
				(_port(_int OPS2 -1 0 176(_ent (_in))))
				(_port(_int NEXT_B -1 0 176(_ent (_in))))
				(_port(_int RST -1 0 176(_ent (_in))))
				(_port(_int DArray 0 0 177(_ent (_out))))
				(_port(_int DNumber 1 0 178(_ent (_out))))
				(_port(_int rez_o 0 0 179(_ent (_out))))
			)
		)
	)
	(_inst C1 0 187(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 177(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 178(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 182(_arch(_uni))))
		(_sig(_int HD -1 0 182(_arch(_uni))))
		(_sig(_int DD -1 0 182(_arch(_uni))))
		(_sig(_int UD -1 0 182(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 182(_arch(_uni))))
		(_sig(_int RST -1 0 182(_arch(_uni))))
		(_sig(_int OPS1 -1 0 182(_arch(_uni))))
		(_sig(_int OPS2 -1 0 182(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 182(_arch(_uni))))
		(_sig(_int res -1 0 182(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 183(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 183(_arch(_uni))))
		(_sig(_int rez 2 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 184(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 184(_arch(_uni))))
		(_prcs
			(line__188(_arch 0 0 188(_prcs(_wait_for)(_trgt(0)))))
			(line__195(_arch 1 0 195(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
V 000054 55 1214          1653371201412 binaryToDec_a
(_unit VHDL(binarytodec 0 6(binarytodec_a 0 11))
	(_version vef)
	(_time 1653371201413 2022.05.24 08:46:41)
	(_source(\../src/BinaryToDec.vhd\))
	(_parameters tan)
	(_code 9e9a9f91c2c99f889dca8cc5c6999a98c8989a989b)
	(_ent
		(_time 1652198369553)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inputNumber 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int H 1 0 8(_ent(_out))))
		(_port(_int D 1 0 8(_ent(_out))))
		(_port(_int U 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0(_code 1))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1((_dto i 11 i 0)))))
		(_var(_int BCD 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686274)
		(50528770)
	)
	(_model . binaryToDec_a 2 -1)
)
V 000054 55 1222          1653371201427 DecToBinary_a
(_unit VHDL(dectobinary 0 6(dectobinary_a 0 11))
	(_version vef)
	(_time 1653371201428 2022.05.24 08:46:41)
	(_source(\../src/DecToBinary.vhd\))
	(_parameters tan)
	(_code aeaaa9f9fef9f9b9a8fee8f4fda8a7a8fba8afa9ac)
	(_ent
		(_time 1652199139234)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int U 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT_NUMBER 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_var(_int initial_number 2 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int binary 3 0 17(_prcs 0((_others(i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529026)
		(50528770)
		(50529027 50529027)
	)
	(_model . DecToBinary_a 1 -1)
)
V 000058 55 1087          1653371201442 display_decoder_a
(_unit VHDL(display_decoder 0 6(display_decoder_a 0 11))
	(_version vef)
	(_time 1653371201443 2022.05.24 08:46:41)
	(_source(\../src/display_decoder.vhd\))
	(_parameters tan)
	(_code bebab9eae2e8e9a9bfeefde4eeb9b7bbe8b8bab8bb)
	(_ent
		(_time 1652249992450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int nr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 8(_array -1((_to i 0 i 6)))))
		(_port(_int seven_segment 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
	)
	(_model . display_decoder_a 1 -1)
)
V 000070 55 816           1653371201456 determine_sign_value_in_hex_a
(_unit VHDL(determine_sign_value_in_hex 0 6(determine_sign_value_in_hex_a 0 11))
	(_version vef)
	(_time 1653371201457 2022.05.24 08:46:41)
	(_source(\../src/determine_sign_value_in_hex.vhd\))
	(_parameters tan)
	(_code cdc9ca989c9b9ddbc9cfdf97c8cbc4cb98cbc8c89b)
	(_ent
		(_time 1652255642569)
	)
	(_object
		(_port(_int SWITCH_POS -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int OUTPUT 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(50528771)
	)
	(_model . determine_sign_value_in_hex_a 1 -1)
)
V 000055 55 1179          1653371201470 change_state_a
(_unit VHDL(change_state 0 5(change_state_a 0 10))
	(_version vef)
	(_time 1653371201471 2022.05.24 08:46:41)
	(_source(\../src/change_state.vhd\))
	(_parameters tan)
	(_code ddd9dd8f818a88cb898eca8789d88bdadedad9dbdc)
	(_ent
		(_time 1653336052213)
	)
	(_object
		(_port(_int CNT -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int S2 -1 0 7(_ent(_out))))
		(_port(_int S1 -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11(_array -1((_dto i 1 i 0)))))
		(_sig(_int counter 0 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(5))(_sens(1)(5)(0)(2))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((S1)(counter(0))))(_simpleassign BUF)(_trgt(4))(_sens(5(0))))))
			(line__30(_arch 2 0 30(_assignment(_alias((S2)(counter(1))))(_simpleassign BUF)(_trgt(3))(_sens(5(1))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(771)
		(770)
		(514)
	)
	(_model . change_state_a 3 -1)
)
V 000044 55 1257          1653371201486 DBC
(_unit VHDL(debouncer 0 6(dbc 0 12))
	(_version vef)
	(_time 1653371201487 2022.05.24 08:46:41)
	(_source(\../src/debouncer.vhd\))
	(_parameters tan)
	(_code ede9eabebcbabbfbb8ecf8b7e9ebeeebe8eaefebe9)
	(_ent
		(_time 1653322579727)
	)
	(_object
		(_port(_int BTN -1 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int DET -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14(_array -1((_dto i 19 i 0)))))
		(_sig(_int DB_COUNTER 0 0 14(_arch(_uni))))
		(_sig(_int TC -1 0 15(_arch(_uni))))
		(_sig(_int DFF1 -1 0 16(_arch(_uni))))
		(_sig(_int DFF2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)))))
			(line__28(_arch 1 0 28(_prcs(_simple)(_trgt(4))(_sens(3)))))
			(DFF0(_arch 2 0 37(_prcs(_trgt(5))(_sens(1)(0)(4))(_dssslsensitivity 1))))
			(DFF00(_arch 3 0 46(_prcs(_trgt(6))(_sens(1)(5))(_dssslsensitivity 1))))
			(line__53(_arch 4 0 53(_assignment(_trgt(2))(_sens(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . DBC 5 -1)
)
V 000059 55 856           1653371201502 D_FLIP_FLOP_8bit_a
(_unit VHDL(d_flip_flop_8bit 0 6(d_flip_flop_8bit_a 0 12))
	(_version vef)
	(_time 1653371201503 2022.05.24 08:46:41)
	(_source(\../src/D_FLIP_FLOP_8bit.vhd\))
	(_parameters tan)
	(_code fcf8fbaff9abaeeaaef3e5a7adf9aafafafaaffaaa)
	(_ent
		(_time 1653325070394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int O 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . D_FLIP_FLOP_8bit_a 1 -1)
)
V 000057 55 1358          1653418283037 multiplication_a
(_unit VHDL(multiplication 0 5(multiplication_a 0 13))
	(_version vef)
	(_time 1653418283038 2022.05.24 21:51:23)
	(_source(\../src/multiplication.vhd\))
	(_parameters tan)
	(_code 010f5d06055606160756185a500752070807020700)
	(_ent
		(_time 1653370314322)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int X 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int rez 0 0 9(_ent(_out))))
		(_port(_int carryM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int A 1 0 17(_prcs 0((_others(i 2))))))
		(_var(_int B 1 0 17(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Q 2 0 18(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_var(_int N 3 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4)(5))(_sens(3))(_read(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . multiplication_a 1 -1)
)
I 000053 55 13395         1653418283077 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653418283078 2022.05.24 21:51:23)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 212f2a25217626377325347b232720262527772623)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(DEBOUNCER
			(_object
				(_port(_int BTN -1 0 81(_ent (_in))))
				(_port(_int CLK -1 0 82(_ent (_in))))
				(_port(_int DET -1 0 83(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst DEBOUNCER_C 0 156(_comp DEBOUNCER)
		(_port
			((BTN)(NEXT_B))
			((CLK)(CLK_100))
			((DET)(change_state_signal))
		)
		(_use(_ent . DEBOUNCER)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(change_state_signal))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653418283084 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653418283085 2022.05.24 21:51:23)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 303f3c35326660263630246a633734363237343632)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653426888111 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653426888112 2022.05.25 00:14:48)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 97c5919891c09081c59382cd959196909391c19095)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653426888120 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653426888121 2022.05.25 00:14:48)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 97c4969892c1c781919783cdc49093919590939195)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653427027850 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653427027851 2022.05.25 00:17:07)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 6e3e6a6e3a3969783c6a7b346c686f696a6838696c)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653427027856 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653427027857 2022.05.25 00:17:07)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 6e3f6d6e39383e7868617a343d696a686c696a686c)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653427104305 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653427104306 2022.05.25 00:18:24)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 131712141144140541170649111512141715451411)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653427104311 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653427104312 2022.05.25 00:18:24)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 1316151412454305151c0749401417151114171511)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653427147642 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653427147643 2022.05.25 00:19:07)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 633632636134647531677639616562646765356461)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653427147648 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653427147649 2022.05.25 00:19:07)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 6337356362353375656d7739306467656164676561)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653427243304 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653427243305 2022.05.25 00:20:43)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 0b09090d585c0c1d590f1e51090d0a0c0f0d5d0c09)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653427243310 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653427243311 2022.05.25 00:20:43)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 0b080e0d5b5d5b1d0d041f51580c0f0d090c0f0d09)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653427404828 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653427404829 2022.05.25 00:23:24)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 06520d00015101105402135c040007010200500104)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653427404836 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653427404837 2022.05.25 00:23:24)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 06530a00025056100052125c550102000401020004)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653427543634 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653427543635 2022.05.25 00:25:43)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 431146414114445511475619414542444745154441)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653427543640 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653427543641 2022.05.25 00:25:43)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 4310414142151355454c5719104447454144474541)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653427777016 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653427777017 2022.05.25 00:29:37)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code d2d2d480d185d5c480d6c788d0d4d3d5d6d484d5d0)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653427777022 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653427777023 2022.05.25 00:29:37)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code e2e3e3b1e2b4b2f4e4edf6b8b1e5e6e4e0e5e6e4e0)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653428351775 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653428351776 2022.05.25 00:39:11)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 00045106015707165204155a020601070406560702)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653428351781 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653428351782 2022.05.25 00:39:11)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 00055606025650160656145a530704060207040602)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653428450437 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653428450438 2022.05.25 00:40:50)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 70272071712777662274652a727671777476267772)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653428450443 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653428450444 2022.05.25 00:40:50)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 70262771722620667626642a237774767277747672)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653428765519 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653428765520 2022.05.25 00:46:05)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 36376733316131206432236c343037313230603134)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653428765525 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653428765526 2022.05.25 00:46:05)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 36366033326066203131226c653132303431323034)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653429002216 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653429002217 2022.05.25 00:50:02)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code d5d2d187d182d2c387d1c08fd7d3d4d2d1d383d2d7)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653429002222 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653429002223 2022.05.25 00:50:02)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code d5d3d687d28385c3d2d6c18f86d2d1d3d7d2d1d3d7)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653429191473 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653429191474 2022.05.25 00:53:11)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 17474610114010014513024d151116101311411015)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653429191479 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653429191480 2022.05.25 00:53:11)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 17464110124147011014034d441013111510131115)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653455081362 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653455081363 2022.05.25 08:04:41)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 6a6c6e6a3a3d6d7c386e7f30686c6b6d6e6c3c6d68)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653455081368 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653455081369 2022.05.25 08:04:41)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 797e7a78722f296f7e7a6d232a7e7d7f7b7e7d7f7b)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653455160959 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653455160960 2022.05.25 08:06:00)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 636635636134647531677639616562646765356461)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000053 55 13045         1653455183710 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653455183711 2022.05.25 08:06:23)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 414e4543411646571345541b434740464547174643)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653455183716 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653455183717 2022.05.25 08:06:23)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 414f4243421711574642551b124645474346454743)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
I 000053 55 13045         1653456574535 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653456574536 2022.05.25 08:29:34)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 2d7f2e29787a2a3b7f2938772f2b2c2a292b7b2a2f)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
I 000045 55 2385          1653456574541 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653456574542 2022.05.25 08:29:34)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 2d7e29297b7b7d3b2a2e39777e2a292b2f2a292b2f)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
V 000053 55 13045         1653457923261 calculator_a
(_unit VHDL(calculator 0 23(calculator_a 0 30))
	(_version vef)
	(_time 1653457923262 2022.05.25 08:52:03)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 9c9c9b93cecb9b8ace9889c69e9a9d9b989aca9b9e)
	(_ent
		(_time 1653338707519)
	)
	(_comp
		(counter_60_HZ
			(_object
				(_port(_int CLK_100 -1 0 43(_ent (_in))))
				(_port(_int O1 -1 0 44(_ent (_out))))
				(_port(_int O2 -1 0 44(_ent (_out))))
				(_port(_int O3 -1 0 44(_ent (_out))))
			)
		)
		(counter_1_sec
			(_object
				(_port(_int CLK_100 -1 0 38(_ent (_in))))
				(_port(_int FLAG -1 0 39(_ent (_out))))
			)
		)
		(mux81_8BIT
			(_object
				(_port(_int S1 -1 0 48(_ent (_in))))
				(_port(_int S2 -1 0 48(_ent (_in))))
				(_port(_int S3 -1 0 48(_ent (_in))))
				(_port(_int I1 3 0 49(_ent (_in))))
				(_port(_int I2 3 0 49(_ent (_in))))
				(_port(_int I3 3 0 49(_ent (_in))))
				(_port(_int I4 3 0 49(_ent (_in))))
				(_port(_int I5 3 0 49(_ent (_in))))
				(_port(_int I6 3 0 49(_ent (_in))))
				(_port(_int I7 3 0 49(_ent (_in))))
				(_port(_int I8 3 0 49(_ent (_in))))
				(_port(_int O1 3 0 50(_ent (_out))))
			)
		)
		(mux81_4BIT
			(_object
				(_port(_int S1 -1 0 60(_ent (_in))))
				(_port(_int S2 -1 0 60(_ent (_in))))
				(_port(_int S3 -1 0 60(_ent (_in))))
				(_port(_int I1 5 0 61(_ent (_in))))
				(_port(_int I2 5 0 61(_ent (_in))))
				(_port(_int I3 5 0 61(_ent (_in))))
				(_port(_int I4 5 0 61(_ent (_in))))
				(_port(_int I5 5 0 61(_ent (_in))))
				(_port(_int I6 5 0 61(_ent (_in))))
				(_port(_int I7 5 0 61(_ent (_in))))
				(_port(_int I8 5 0 61(_ent (_in))))
				(_port(_int O1 5 0 62(_ent (_out))))
			)
		)
		(display_decoder
			(_object
				(_port(_int nr 6 0 66(_ent (_in))))
				(_port(_int seven_segment 7 0 67(_ent (_out))))
			)
		)
		(determine_sign_value_in_hex
			(_object
				(_port(_int SWITCH_POS -1 0 71(_ent (_in))))
				(_port(_int OUTPUT 8 0 72(_ent (_out))))
			)
		)
		(input_number
			(_object
				(_port(_int CLK_1_sec_signal -1 0 33(_ent (_in))))
				(_port(_int HS -1 0 33(_ent (_in))))
				(_port(_int DS -1 0 33(_ent (_in))))
				(_port(_int US -1 0 33(_ent (_in))))
				(_port(_int SIGN_S -1 0 33(_ent (_in))))
				(_port(_int NEXT_B -1 0 33(_ent (_in))))
				(_port(_int HD 2 0 34(_ent (_out))))
				(_port(_int DD 2 0 34(_ent (_out))))
				(_port(_int UD 2 0 34(_ent (_out))))
			)
		)
		(binaryToDec
			(_object
				(_port(_int inputNumber 11 0 92(_ent (_in))))
				(_port(_int H 12 0 93(_ent (_out))))
				(_port(_int D 12 0 93(_ent (_out))))
				(_port(_int U 12 0 93(_ent (_out))))
			)
		)
		(D_FLIP_FLOP_8bit
			(_object
				(_port(_int D 13 0 97(_ent (_in))))
				(_port(_int CLK -1 0 98(_ent (_in))))
				(_port(_int RST -1 0 98(_ent (_in))))
				(_port(_int O 13 0 99(_ent (_out))))
			)
		)
		(mux41_8BIT
			(_object
				(_port(_int S1 -1 0 54(_ent (_in))))
				(_port(_int S2 -1 0 54(_ent (_in))))
				(_port(_int I1 4 0 55(_ent (_in))))
				(_port(_int I2 4 0 55(_ent (_in))))
				(_port(_int I3 4 0 55(_ent (_in))))
				(_port(_int I4 4 0 55(_ent (_in))))
				(_port(_int O1 4 0 56(_ent (_out))))
			)
		)
		(DecToBinary
			(_object
				(_port(_int H 9 0 76(_ent (_in))))
				(_port(_int D 9 0 76(_ent (_in))))
				(_port(_int U 9 0 76(_ent (_in))))
				(_port(_int OUTPUT_NUMBER 10 0 77(_ent (_out))))
			)
		)
		(change_state
			(_object
				(_port(_int CNT -1 0 87(_ent (_in))))
				(_port(_int CLK -1 0 87(_ent (_in))))
				(_port(_int RST -1 0 87(_ent (_in))))
				(_port(_int S2 -1 0 88(_ent (_out))))
				(_port(_int S1 -1 0 88(_ent (_out))))
			)
		)
		(ChooseOperationAndReturnRes
			(_object
				(_port(_int A 14 0 103(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int OPS1 -1 0 104(_ent (_in))))
				(_port(_int OPS2 -1 0 104(_ent (_in))))
				(_port(_int STATE2 -1 0 104(_ent (_in))))
				(_port(_int STATE1 -1 0 104(_ent (_in))))
				(_port(_int CLK -1 0 105(_ent (_in))))
				(_port(_int RST -1 0 105(_ent (_in))))
				(_port(_int result 14 0 106(_ent (_out))))
				(_port(_int rezaO 14 0 106(_ent (_out))))
				(_port(_int rezsO 14 0 106(_ent (_out))))
				(_port(_int rezmO 14 0 106(_ent (_out))))
				(_port(_int rezdO 14 0 106(_ent (_out))))
				(_port(_int result_localO 14 0 106(_ent (_out))))
			)
		)
	)
	(_inst Counter_60_HZ_C 0 123(_comp counter_60_HZ)
		(_port
			((CLK_100)(CLK_100))
			((O1)(Out_of_60HZ_1))
			((O2)(Out_of_60HZ_2))
			((O3)(Out_of_60HZ_3))
		)
		(_use(_ent . counter_60_HZ)
		)
	)
	(_inst Counter_1_sec_C 0 124(_comp counter_1_sec)
		(_port
			((CLK_100)(CLK_100))
			((FLAG)(FLAG_1_SEC))
		)
		(_use(_ent . counter_1_sec)
		)
	)
	(_inst MUX81_8BIT_C 0 128(_comp mux81_8BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(DSelector(0)))
			((I2)(DSelector(1)))
			((I3)(DSelector(2)))
			((I4)(DSelector(3)))
			((I5)(DSelector(4)))
			((I6)(DSelector(5)))
			((I7)(DSelector(6)))
			((I8)(DSelector(7)))
			((O1)(DArray))
		)
		(_use(_ent . mux81_8BIT)
		)
	)
	(_inst Mux81_4BIT_C 0 129(_comp mux81_4BIT)
		(_port
			((S1)(Out_of_60HZ_1))
			((S2)(Out_of_60HZ_2))
			((S3)(Out_of_60HZ_3))
			((I1)(A_DOUBLE_DABBLE(d_11_8)))
			((I2)(A_DOUBLE_DABBLE(d_7_4)))
			((I3)(A_DOUBLE_DABBLE(d_3_0)))
			((I4)(signValue))
			((I5)(_string \"0000"\))
			((I6)(_string \"0000"\))
			((I7)(_string \"0000"\))
			((I8)(_string \"0000"\))
			((O1)(OutDigit))
		)
		(_use(_ent . mux81_4BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((S3)(S3))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
				((I6)(I6))
				((I7)(I7))
				((I8)(I8))
				((O1)(O1))
			)
		)
	)
	(_inst Display_decoder_C 0 130(_comp display_decoder)
		(_port
			((nr)(OutDigit))
			((seven_segment)(DNumber))
		)
		(_use(_ent . display_decoder)
		)
	)
	(_inst Determine_sign_value_in_hex_C 0 131(_comp determine_sign_value_in_hex)
		(_port
			((SWITCH_POS)(SIGN_S))
			((OUTPUT)(signValue))
		)
		(_use(_ent . determine_sign_value_in_hex)
		)
	)
	(_inst Input_number_C 0 135(_comp input_number)
		(_port
			((CLK_1_sec_signal)(CLK_100))
			((HS)(HS))
			((DS)(DS))
			((US)(US))
			((SIGN_S)(SIGN_S))
			((NEXT_B)(NEXT_B))
			((HD)(HD))
			((DD)(DD))
			((UD)(UD))
		)
		(_use(_ent . input_number)
		)
	)
	(_inst binaryToDec_C 0 138(_comp binaryToDec)
		(_port
			((inputNumber)(A))
			((H)(A_DOUBLE_DABBLE(d_11_8)))
			((D)(A_DOUBLE_DABBLE(d_7_4)))
			((U)(A_DOUBLE_DABBLE(d_3_0)))
		)
		(_use(_ent . binaryToDec)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C1 0 141(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(A_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C2 0 142(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(A))
			((CLK)(NEXT_B))
			((RST)(RST))
			((O)(A_DELAYED))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C 0 143(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(THE_INPUT))
			((I2)(THE_INPUT))
			((I3)(A_AUX_2))
			((I4)(REZ))
			((O1)(A_AUX))
		)
		(_use(_ent . mux41_8BIT)
		)
	)
	(_inst D_FLIP_FLOP_8bit_C3 0 147(_comp D_FLIP_FLOP_8bit)
		(_port
			((D)(B_AUX))
			((CLK)(not_clock))
			((RST)(RST))
			((O)(B_AUX_2))
		)
		(_use(_ent . D_FLIP_FLOP_8bit)
		)
	)
	(_inst mux41_8BIT_C2 0 148(_comp mux41_8BIT)
		(_port
			((S1)(STATE2))
			((S2)(STATE1))
			((I1)(_string \"00000000"\))
			((I2)(A_DELAYED))
			((I3)(B_AUX_2))
			((I4)(B_AUX_2))
			((O1)(B_AUX))
		)
		(_use(_ent . mux41_8BIT)
			(_port
				((S1)(S1))
				((S2)(S2))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((O1)(O1))
			)
		)
	)
	(_inst DecToBinary_C 0 152(_comp DecToBinary)
		(_port
			((H)(HD))
			((D)(DD))
			((U)(UD))
			((OUTPUT_NUMBER)(THE_INPUT))
		)
		(_use(_ent . DecToBinary)
		)
	)
	(_inst change_state_C 0 157(_comp change_state)
		(_port
			((CNT)(NEXT_B))
			((CLK)(CLK_100))
			((RST)(RST))
			((S2)(STATE2))
			((S1)(STATE1))
		)
		(_use(_ent . change_state)
		)
	)
	(_inst ChooseOperationAndReturnRes_C 0 161(_comp ChooseOperationAndReturnRes)
		(_port
			((A)(B))
			((B)(A_DELAYED))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((STATE2)(STATE2))
			((STATE1)(STATE1))
			((CLK)(change_state_signal))
			((RST)(RST))
			((result)(REZ))
			((rezaO)(reza))
			((rezsO)(rezs))
			((rezmO)(rezm))
			((rezdO)(rezd))
			((result_localO)(result_local))
		)
		(_use(_ent . ChooseOperationAndReturnRes)
		)
	)
	(_object
		(_port(_int CLK_100 -1 0 24(_ent(_in))))
		(_port(_int HS -1 0 24(_ent(_in))))
		(_port(_int DS -1 0 24(_ent(_in))))
		(_port(_int US -1 0 24(_ent(_in))))
		(_port(_int SIGN_S -1 0 24(_ent(_in))))
		(_port(_int OPS1 -1 0 24(_ent(_in))))
		(_port(_int OPS2 -1 0 24(_ent(_in))))
		(_port(_int NEXT_B -1 0 24(_ent(_in))))
		(_port(_int RST -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int DArray 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 26(_array -1((_to i 0 i 6)))))
		(_port(_int DNumber 1 0 26(_ent(_out))))
		(_port(_int rez_o 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 66(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 67(_array -1((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 92(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 93(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 97(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 103(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 109(_array -1((_dto i 7 i 0)))))
		(_type(_int DisplaySelectorType 0 109(_array 15((_to i 0 i 7)))))
		(_sig(_int DSelector 16 0 110(_arch(_uni(((_string \"11111110"\))((_string \"11111101"\))((_string \"11111011"\))((_string \"11110111"\))((_string \"11101111"\))((_string \"11011111"\))((_string \"10111111"\))((_string \"01111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 111(_array -1((_dto i 3 i 0)))))
		(_sig(_int OutDigit 17 0 111(_arch(_uni))))
		(_sig(_int HD 17 0 111(_arch(_uni))))
		(_sig(_int DD 17 0 111(_arch(_uni))))
		(_sig(_int UD 17 0 111(_arch(_uni))))
		(_sig(_int Out_of_60HZ_1 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_2 -1 0 112(_arch(_uni))))
		(_sig(_int Out_of_60HZ_3 -1 0 112(_arch(_uni))))
		(_sig(_int FLAG_1_SEC -1 0 112(_arch(_uni))))
		(_sig(_int STATE1 -1 0 112(_arch(_uni))))
		(_sig(_int STATE2 -1 0 112(_arch(_uni))))
		(_sig(_int Last_NEXT_B_STATE -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX 18 0 113(_arch(_uni))))
		(_sig(_int A_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int A_DELAYED 18 0 113(_arch(_uni))))
		(_sig(_int B 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX 18 0 113(_arch(_uni))))
		(_sig(_int B_AUX_2 18 0 113(_arch(_uni))))
		(_sig(_int REZ 18 0 113(_arch(_uni))))
		(_sig(_int THE_INPUT 18 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 114(_array -1((_dto i 11 i 0)))))
		(_sig(_int A_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int B_DOUBLE_DABBLE 19 0 114(_arch(_uni))))
		(_sig(_int signValue 17 0 115(_arch(_uni(_string \"1010"\)))))
		(_sig(_int change_state_signal -1 0 116(_arch(_uni))))
		(_sig(_int not_clock -1 0 116(_arch(_uni))))
		(_sig(_int reza 18 0 118(_arch(_uni))))
		(_sig(_int rezs 18 0 118(_arch(_uni))))
		(_sig(_int rezm 18 0 118(_arch(_uni))))
		(_sig(_int rezd 18 0 118(_arch(_uni))))
		(_sig(_int result_local 18 0 118(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((not_clock)(CLK_100)))(_simpleassign "not")(_trgt(37))(_sens(0)))))
			(line__144(_arch 1 0 144(_assignment(_alias((A)(A_AUX)))(_trgt(24))(_sens(25)))))
			(line__149(_arch 2 0 149(_assignment(_alias((B)(B_AUX)))(_trgt(28))(_sens(29)))))
			(line__162(_arch 3 0 162(_assignment(_alias((rez_o)(rez)))(_trgt(11))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . calculator_a 4 -1)
)
V 000045 55 2385          1653457923267 tb_a
(_unit VHDL(tb 0 169(tb_a 0 174))
	(_version vef)
	(_time 1653457923268 2022.05.25 08:52:03)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 9c9d9c93cdcacc8a9b9f88c6cf9b989a9e9b989a9e)
	(_ent
		(_time 1653338707527)
	)
	(_comp
		(calculator
			(_object
				(_port(_int CLK_100 -1 0 177(_ent (_in))))
				(_port(_int HS -1 0 177(_ent (_in))))
				(_port(_int DS -1 0 177(_ent (_in))))
				(_port(_int US -1 0 177(_ent (_in))))
				(_port(_int SIGN_S -1 0 177(_ent (_in))))
				(_port(_int OPS1 -1 0 177(_ent (_in))))
				(_port(_int OPS2 -1 0 177(_ent (_in))))
				(_port(_int NEXT_B -1 0 177(_ent (_in))))
				(_port(_int RST -1 0 177(_ent (_in))))
				(_port(_int DArray 0 0 178(_ent (_out))))
				(_port(_int DNumber 1 0 179(_ent (_out))))
				(_port(_int rez_o 0 0 180(_ent (_out))))
			)
		)
	)
	(_inst C1 0 188(_comp calculator)
		(_port
			((CLK_100)(CLK))
			((HS)(HD))
			((DS)(DD))
			((US)(UD))
			((SIGN_S)(SIGN_S))
			((OPS1)(OPS1))
			((OPS2)(OPS2))
			((NEXT_B)(NEXT_B))
			((RST)(Res))
			((DArray)(DARray))
			((DNumber)(Dnumber))
			((rez_o)(rez))
		)
		(_use(_ent . calculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 178(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 179(_array -1((_to i 0 i 6)))))
		(_sig(_int CLK -1 0 183(_arch(_uni))))
		(_sig(_int HD -1 0 183(_arch(_uni))))
		(_sig(_int DD -1 0 183(_arch(_uni))))
		(_sig(_int UD -1 0 183(_arch(_uni))))
		(_sig(_int SIGN_S -1 0 183(_arch(_uni))))
		(_sig(_int RST -1 0 183(_arch(_uni))))
		(_sig(_int OPS1 -1 0 183(_arch(_uni))))
		(_sig(_int OPS2 -1 0 183(_arch(_uni))))
		(_sig(_int NEXT_B -1 0 183(_arch(_uni))))
		(_sig(_int res -1 0 183(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 184(_array -1((_dto i 7 i 0)))))
		(_sig(_int DArray 2 0 184(_arch(_uni))))
		(_sig(_int rez 2 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~134 0 185(_array -1((_to i 0 i 6)))))
		(_sig(_int DNumber 3 0 185(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_prcs(_wait_for)(_trgt(0)))))
			(line__196(_arch 1 0 196(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . tb_a 2 -1)
)
