{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652864849650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 16:07:28 2022 " "Processing started: Wed May 18 16:07:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652864849651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652864849651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652864849652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652864852052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652864852052 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../bcd.v " "Can't analyze file -- file ../bcd.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1652864894173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652864894250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652864894250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652864894631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___values0 top.v(40) " "Verilog HDL or VHDL warning at top.v(40): object \"__main___values0\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652864894641 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___values1 top.v(41) " "Verilog HDL or VHDL warning at top.v(41): object \"__main___values1\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652864894641 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___values2 top.v(42) " "Verilog HDL or VHDL warning at top.v(42): object \"__main___values2\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652864894641 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___values3 top.v(43) " "Verilog HDL or VHDL warning at top.v(43): object \"__main___values3\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652864894641 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___values4 top.v(44) " "Verilog HDL or VHDL warning at top.v(44): object \"__main___values4\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652864894641 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___values5 top.v(45) " "Verilog HDL or VHDL warning at top.v(45): object \"__main___values5\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652864894641 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bcd_seconds_hundreds0 top.v(77) " "Verilog HDL or VHDL warning at top.v(77): object \"__main___bcd_seconds_hundreds0\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652864894642 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bcd_minutes_hundreds0 top.v(132) " "Verilog HDL or VHDL warning at top.v(132): object \"__main___bcd_minutes_hundreds0\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652864894643 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bcd_hours_hundreds0 top.v(187) " "Verilog HDL or VHDL warning at top.v(187): object \"__main___bcd_hours_hundreds0\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652864894644 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(626) " "Verilog HDL assignment warning at top.v(626): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894652 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(631) " "Verilog HDL assignment warning at top.v(631): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894652 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(636) " "Verilog HDL assignment warning at top.v(636): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894652 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(668) " "Verilog HDL assignment warning at top.v(668): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894653 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(673) " "Verilog HDL assignment warning at top.v(673): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894653 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(678) " "Verilog HDL assignment warning at top.v(678): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894653 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(710) " "Verilog HDL assignment warning at top.v(710): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894653 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(715) " "Verilog HDL assignment warning at top.v(715): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894654 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(720) " "Verilog HDL assignment warning at top.v(720): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894654 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(752) " "Verilog HDL assignment warning at top.v(752): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894654 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(757) " "Verilog HDL assignment warning at top.v(757): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894654 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(762) " "Verilog HDL assignment warning at top.v(762): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894655 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(794) " "Verilog HDL assignment warning at top.v(794): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894655 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(799) " "Verilog HDL assignment warning at top.v(799): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894655 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(804) " "Verilog HDL assignment warning at top.v(804): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894655 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(836) " "Verilog HDL assignment warning at top.v(836): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894656 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(841) " "Verilog HDL assignment warning at top.v(841): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894656 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(846) " "Verilog HDL assignment warning at top.v(846): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894656 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(878) " "Verilog HDL assignment warning at top.v(878): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894657 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(883) " "Verilog HDL assignment warning at top.v(883): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894657 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(888) " "Verilog HDL assignment warning at top.v(888): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894657 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(920) " "Verilog HDL assignment warning at top.v(920): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894657 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(925) " "Verilog HDL assignment warning at top.v(925): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894658 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(930) " "Verilog HDL assignment warning at top.v(930): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894658 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(965) " "Verilog HDL assignment warning at top.v(965): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894658 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(970) " "Verilog HDL assignment warning at top.v(970): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894658 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(975) " "Verilog HDL assignment warning at top.v(975): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894658 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1007) " "Verilog HDL assignment warning at top.v(1007): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894659 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1012) " "Verilog HDL assignment warning at top.v(1012): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894659 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1017) " "Verilog HDL assignment warning at top.v(1017): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894659 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1049) " "Verilog HDL assignment warning at top.v(1049): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894659 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1054) " "Verilog HDL assignment warning at top.v(1054): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894660 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1059) " "Verilog HDL assignment warning at top.v(1059): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894660 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1091) " "Verilog HDL assignment warning at top.v(1091): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894660 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1096) " "Verilog HDL assignment warning at top.v(1096): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894660 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1101) " "Verilog HDL assignment warning at top.v(1101): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894660 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1133) " "Verilog HDL assignment warning at top.v(1133): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894661 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1138) " "Verilog HDL assignment warning at top.v(1138): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894661 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1143) " "Verilog HDL assignment warning at top.v(1143): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894661 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1175) " "Verilog HDL assignment warning at top.v(1175): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894661 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1180) " "Verilog HDL assignment warning at top.v(1180): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894662 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1185) " "Verilog HDL assignment warning at top.v(1185): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894662 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1217) " "Verilog HDL assignment warning at top.v(1217): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894662 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1222) " "Verilog HDL assignment warning at top.v(1222): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894662 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1227) " "Verilog HDL assignment warning at top.v(1227): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894662 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1259) " "Verilog HDL assignment warning at top.v(1259): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894663 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1264) " "Verilog HDL assignment warning at top.v(1264): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894663 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1269) " "Verilog HDL assignment warning at top.v(1269): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894663 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1304) " "Verilog HDL assignment warning at top.v(1304): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894663 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1309) " "Verilog HDL assignment warning at top.v(1309): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894663 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1314) " "Verilog HDL assignment warning at top.v(1314): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894664 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1346) " "Verilog HDL assignment warning at top.v(1346): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894664 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1351) " "Verilog HDL assignment warning at top.v(1351): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894664 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1356) " "Verilog HDL assignment warning at top.v(1356): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894664 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1388) " "Verilog HDL assignment warning at top.v(1388): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894664 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1393) " "Verilog HDL assignment warning at top.v(1393): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894665 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1398) " "Verilog HDL assignment warning at top.v(1398): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894665 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1430) " "Verilog HDL assignment warning at top.v(1430): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894665 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1435) " "Verilog HDL assignment warning at top.v(1435): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894665 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1440) " "Verilog HDL assignment warning at top.v(1440): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894665 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1472) " "Verilog HDL assignment warning at top.v(1472): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894666 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1477) " "Verilog HDL assignment warning at top.v(1477): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894666 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1482) " "Verilog HDL assignment warning at top.v(1482): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894666 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1514) " "Verilog HDL assignment warning at top.v(1514): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894667 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1519) " "Verilog HDL assignment warning at top.v(1519): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894667 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1524) " "Verilog HDL assignment warning at top.v(1524): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894667 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1556) " "Verilog HDL assignment warning at top.v(1556): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894667 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1561) " "Verilog HDL assignment warning at top.v(1561): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894667 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1566) " "Verilog HDL assignment warning at top.v(1566): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894667 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1598) " "Verilog HDL assignment warning at top.v(1598): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894668 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1603) " "Verilog HDL assignment warning at top.v(1603): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894668 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1608) " "Verilog HDL assignment warning at top.v(1608): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652864894668 "|top"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[0\] GND " "Pin \"seven_seg0\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[1\] VCC " "Pin \"seven_seg0\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[2\] VCC " "Pin \"seven_seg0\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[3\] VCC " "Pin \"seven_seg0\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[4\] VCC " "Pin \"seven_seg0\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[5\] VCC " "Pin \"seven_seg0\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[6\] VCC " "Pin \"seven_seg0\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[0\] GND " "Pin \"seven_seg1\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[1\] VCC " "Pin \"seven_seg1\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[2\] VCC " "Pin \"seven_seg1\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[3\] VCC " "Pin \"seven_seg1\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[4\] VCC " "Pin \"seven_seg1\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[5\] VCC " "Pin \"seven_seg1\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[6\] VCC " "Pin \"seven_seg1\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[0\] GND " "Pin \"seven_seg2\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[1\] VCC " "Pin \"seven_seg2\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[2\] VCC " "Pin \"seven_seg2\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[3\] VCC " "Pin \"seven_seg2\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[4\] VCC " "Pin \"seven_seg2\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[5\] VCC " "Pin \"seven_seg2\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[6\] VCC " "Pin \"seven_seg2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[0\] GND " "Pin \"seven_seg3\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[1\] VCC " "Pin \"seven_seg3\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[2\] VCC " "Pin \"seven_seg3\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[3\] VCC " "Pin \"seven_seg3\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[4\] VCC " "Pin \"seven_seg3\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[5\] VCC " "Pin \"seven_seg3\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[6\] VCC " "Pin \"seven_seg3\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[0\] GND " "Pin \"seven_seg4\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[1\] VCC " "Pin \"seven_seg4\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[2\] VCC " "Pin \"seven_seg4\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[3\] VCC " "Pin \"seven_seg4\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[4\] VCC " "Pin \"seven_seg4\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[5\] VCC " "Pin \"seven_seg4\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[6\] VCC " "Pin \"seven_seg4\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[0\] GND " "Pin \"seven_seg5\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[1\] VCC " "Pin \"seven_seg5\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[2\] VCC " "Pin \"seven_seg5\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[3\] VCC " "Pin \"seven_seg5\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[4\] VCC " "Pin \"seven_seg5\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[5\] VCC " "Pin \"seven_seg5\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[6\] VCC " "Pin \"seven_seg5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652864896343 "|top|seven_seg5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652864896343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652864896859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652864896859 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_btn_r " "No output dependent on input pin \"user_btn_r\"" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652864897622 "|top|user_btn_r"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_btn_l " "No output dependent on input pin \"user_btn_l\"" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652864897622 "|top|user_btn_l"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk50 " "No output dependent on input pin \"clk50\"" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652864897622 "|top|clk50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652864897622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652864897642 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652864897642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652864897642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652864897677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 16:08:17 2022 " "Processing ended: Wed May 18 16:08:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652864897677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652864897677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652864897677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652864897677 ""}
