Michael J. Alexander , James P. Cohoon , Joseph L. Ganley , Gabriel Robins, Performance-oriented placement and routing for field-programmable gate arrays, Proceedings of the conference on European design automation, p.80-85, September 18-22, 1995, Brighton, England
Michael J. Alexander , Gabriel Robins, New performance-driven FPGA routing algorithms, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.562-567, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217589]
Baruch Awerbuch , Alan Baratz , David Peleg, Cost-sensitive analysis of communication protocols, Proceedings of the ninth annual ACM symposium on Principles of distributed computing, p.177-187, August 22-24, 1990, Quebec City, Quebec, Canada[doi>10.1145/93385.93417]
M. A. Breuer, A class of min-cut placement algorithms, Papers on Twenty-five years of electronic design automation, p.142-148, June 1988[doi>10.1145/62882.62896]
BROWN, S. D., ROSE, J., AND VRANESIC, Z. 1992. A detailed router for field-programmable gate arrays. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 11, 5, 620-627.
Yao-Wen Chang , Martin D. Wong, Routing architectures and algorithms for field-programmable gate arrays, The University of Texas at Austin, 1996
Yao-Wen Chang , Shashidhar Thakur , Kai Zhu , D. F. Wong, A new global routing algorithm for FPGAs, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.356-361, November 06-10, 1994, San Jose, California, USA
Ching-Dong Chen , Yuh-Sheng Lee , A. C.-H. Wu , Youn-Long Lin, TRACER-fpga: a router for RAM-based FPGA's, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.3, p.371-374, November 2006[doi>10.1109/43.365127]
CONG, J., KAHNG, A., ROBINS, G., SARRAFZADEH, M., AND WONG, C. K. 1992. Provably good performance-driven global routing. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 11, 6 (June), 739-752.
ELMORE, W. C. 1948. The transient response of damped linear networks with particular regard to wide band amplifiers. J. Appl. Phys. 19, 55-63.
FALLAH, B. AND ROSE, g. 1992. Timing-driven routing segment assignment in FPGAs. In Proceedings of the Canadian Conference on VLSI (Halifax, Nova Scotia, Oct. 18-20, 1992), 124-130.
J. Frankle, Iterative and adaptive slack allocation for performance-driven layout and FPGA routing, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.536-542, June 08-12, 1992, Anaheim, California, USA
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
HAUGE, P. S., NAIR, R., AND YOFFA, E.J. 1987. Circuit placement for predictable performance. In Proceedings of the IEEE/ACM International Conference on Computer- Aided Design (ICCAD, San Jose, Calif., Nov. 9 - 12), IEEE Computer Society Press, Los Alamitos, CA, 88-91.
Jan-Ming Ho , D. T. Lee , Chia-Hsiang Chang , C. K. Wong, Minimum diameter spanning trees and related problems, SIAM Journal on Computing, v.20 n.5, p.987-997, Oct. 1991[doi>10.1137/0220060]
KHELLAH, M., BROWN, S., AND VRANESIC, Z. 1993. Modelling routing delays in SRAM-based FPGAs. In Proceedings of the Canadian Conference on VLSI (Banff, Alberta, Canada, Nov. 14-16, 1993), 14.
Samir Khuller , Balaji Raghavachari , Neal Young, Balancing minimum spanning and shortest path trees, Proceedings of the fourth annual ACM-SIAM Symposium on Discrete algorithms, p.243-250, January 25-27, 1993, Austin, Texas, USA
LAUTHER, U. 1987. Top-down hierarchical global routing for channelless gate arrays based on linear assignment. In Proceedings of the IFIP Conference on VLSI (Aug. 10-12, 1987), North-Holland Publishing Co., Amsterdam, The Netherlands, 109-120.
Yuh-sheng Lee , Allen C.-H. Wu, A performance and routablity driven router for FPGAs considering path delays, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.557-561, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217588]
LEMIEUX, G. AND BROWN, S. D. 1993. A detailed router for allocating wire segments in FPGAs. In Proceedings of the 4th Workshop on ACM/SIGDA Physical Design (April 1993, Lake Arrow, CA), ACM Press, New York, NY.
Guy G. F. Lemieux , Stephen D. Brown , Daniel Vranesic, On two-step routing for FPGAS, Proceedings of the 1997 international symposium on Physical design, p.60-66, April 14-16, 1997, Napa Valley, California, USA[doi>10.1145/267665.267682]
LUCENT TECHNOLOGIES INC. 1996. ORCA OR2CxxA (5.0 V) and OR2TxxA (3.3 V) series field-programmable gate arrays. Lucent Technologies, Inc., Allentown, PA.
MAREK-SADOWSKA, M. 1986. Route planner for custom chip design. In Proceedings of the IEEE /ACM International Conference on Computer-Aided Design (San Jose, CA, Nov. 10-13, 1986), ACM Press, New York, NY, 246-249.
MAREK-SADOWSKA, M. 1993. Issues in timing driven layout. In Algorithmic Aspects of VLSI Layout, D. T. Lee and M. Sarrafzadeh, Eds. World Scientific Publishing Co., Inc., River Edge, NJ.
Larry McMurchie , Carl Ebeling, PathFinder: a negotiation-based performance-driven router for FPGAs, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.111-117, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201328]
M. Palczewski, Plane parallel a maze router and its application to FPGAs, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.691-697, June 08-12, 1992, Anaheim, California, USA
Christos H. Papadimitriou , Kenneth Steiglitz, Combinatorial optimization: algorithms and complexity, Prentice-Hall, Inc., Upper Saddle River, NJ, 1982
PRIM, R. C. 1957. Shortest connecting networks and some generalizations. Bell Syst. Tech. J. 36, 1389-1401.
SUARIS, P. AND KEDEM, G. 1989. A quadrisection-based combined place and route scheme for standard cells. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 8, 3 (Mar.), 234-244.
XILINX. 1994. The Programmable Logic Data Book. Xilinx, San Jose, CA.
Kai Zhu , D. F. Wong, Switch bound allocation for maximizing routability in timing-driven routing of FPGA's, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.4, p.316-323, November 2006[doi>10.1109/43.703821]
