//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Nov 17 02:52:22 2011 (1321498342)
// Driver 290.10
//

.version 3.0
.target sm_11, texmode_independent
.address_size 32


.entry convolve_x(
	.param .u32 .ptr .global .align 4 convolve_x_param_0,
	.param .u32 .ptr .global .align 4 convolve_x_param_1,
	.param .u32 .ptr .const .align 4 convolve_x_param_2,
	.param .u32 convolve_x_param_3,
	.param .u32 convolve_x_param_4,
	.param .u32 convolve_x_param_5
)
{
	.reg .f32 	%f<28>;
	.reg .pred 	%p<3>;
	.reg .s32 	%r<60>;


	ld.param.u32 	%r16, [convolve_x_param_0];
	ld.param.u32 	%r1, [convolve_x_param_1];
	ld.param.u32 	%r17, [convolve_x_param_2];
	ld.param.u32 	%r18, [convolve_x_param_3];
	ld.param.u32 	%r19, [convolve_x_param_4];
	add.s32 	%r20, %r19, %r18;
	add.s32 	%r3, %r20, -1;
	// inline asm
	mov.u32 	%r8, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r9, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r10, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r11, %tid.x;
	// inline asm
	shr.u32 	%r21, %r18, 31;
	add.s32 	%r22, %r18, %r21;
	shr.s32 	%r4, %r22, 1;
	// inline asm
	mov.u32 	%r12, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r13, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r14, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r15, %tid.x;
	// inline asm
	add.s32 	%r23, %r15, %r12;
	mad.lo.s32 	%r24, %r14, %r13, %r23;
	div.u32 	%r25, %r24, %r19;
	add.s32 	%r26, %r18, -1;
	mad.lo.s32 	%r27, %r10, %r9, %r8;
	add.s32 	%r28, %r27, %r11;
	mad.lo.s32 	%r29, %r4, %r20, %r28;
	mad.lo.s32 	%r5, %r25, %r26, %r29;
	sub.s32 	%r30, %r5, %r4;
	shl.b32 	%r31, %r30, 2;
	add.s32 	%r32, %r16, %r31;
	ld.global.f32 	%f2, [%r32];
	ld.const.f32 	%f3, [%r17];
	mul.f32 	%f4, %f3, %f2;
	ld.global.f32 	%f5, [%r32+4];
	ld.const.f32 	%f6, [%r17+4];
	mul.f32 	%f7, %f6, %f5;
	ld.global.f32 	%f8, [%r32+8];
	ld.const.f32 	%f9, [%r17+8];
	mul.f32 	%f10, %f9, %f8;
	ld.global.f32 	%f11, [%r32+12];
	ld.const.f32 	%f12, [%r17+12];
	mul.f32 	%f13, %f12, %f11;
	add.f32 	%f14, %f4, %f7;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f13;
	ld.global.f32 	%f17, [%r32+16];
	ld.const.f32 	%f18, [%r17+16];
	mul.f32 	%f19, %f18, %f17;
	ld.global.f32 	%f20, [%r32+20];
	ld.const.f32 	%f21, [%r17+20];
	mul.f32 	%f22, %f21, %f20;
	ld.global.f32 	%f23, [%r32+24];
	ld.const.f32 	%f24, [%r17+24];
	mul.f32 	%f25, %f24, %f23;
	add.f32 	%f26, %f16, %f19;
	add.f32 	%f27, %f26, %f22;
	add.f32 	%f1, %f27, %f25;
	div.s32 	%r6, %r5, %r3;
	setp.eq.s32 	%p1, %r6, %r4;
	shl.b32 	%r33, %r5, 2;
	add.s32 	%r7, %r1, %r33;
	@%p1 bra 	BB0_4;

	ld.param.u32 	%r59, [convolve_x_param_5];
	add.s32 	%r34, %r59, %r4;
	add.s32 	%r35, %r34, -1;
	setp.eq.s32 	%p2, %r6, %r35;
	st.global.f32 	[%r7], %f1;
	@%p2 bra 	BB0_3;

	ret;

BB0_3:
	add.s32 	%r36, %r5, %r3;
	shl.b32 	%r37, %r36, 2;
	ld.param.u32 	%r58, [convolve_x_param_1];
	add.s32 	%r38, %r58, %r37;
	st.global.f32 	[%r38], %f1;
	shl.b32 	%r39, %r3, 1;
	add.s32 	%r40, %r5, %r39;
	shl.b32 	%r41, %r40, 2;
	add.s32 	%r42, %r58, %r41;
	st.global.f32 	[%r42], %f1;
	mad.lo.s32 	%r43, %r3, 3, %r5;
	shl.b32 	%r44, %r43, 2;
	add.s32 	%r45, %r58, %r44;
	st.global.f32 	[%r45], %f1;
	ret;

BB0_4:
	st.global.f32 	[%r7], %f1;
	sub.s32 	%r46, %r5, %r3;
	shl.b32 	%r47, %r46, 2;
	ld.param.u32 	%r57, [convolve_x_param_1];
	add.s32 	%r48, %r57, %r47;
	st.global.f32 	[%r48], %f1;
	shl.b32 	%r49, %r3, 1;
	sub.s32 	%r50, %r5, %r49;
	shl.b32 	%r51, %r50, 2;
	add.s32 	%r52, %r57, %r51;
	st.global.f32 	[%r52], %f1;
	mul.lo.s32 	%r53, %r3, 3;
	sub.s32 	%r54, %r5, %r53;
	shl.b32 	%r55, %r54, 2;
	add.s32 	%r56, %r57, %r55;
	st.global.f32 	[%r56], %f1;
	ret;
}

.entry convolve_y(
	.param .u32 .ptr .global .align 4 convolve_y_param_0,
	.param .u32 .ptr .global .align 4 convolve_y_param_1,
	.param .u32 .ptr .const .align 4 convolve_y_param_2,
	.param .u32 convolve_y_param_3,
	.param .u32 convolve_y_param_4,
	.param .u32 convolve_y_param_5
)
{
	.reg .f32 	%f<28>;
	.reg .pred 	%p<3>;
	.reg .s32 	%r<49>;


	ld.param.u32 	%r13, [convolve_y_param_0];
	ld.param.u32 	%r14, [convolve_y_param_1];
	ld.param.u32 	%r15, [convolve_y_param_2];
	ld.param.u32 	%r16, [convolve_y_param_3];
	ld.param.u32 	%r1, [convolve_y_param_4];
	add.s32 	%r17, %r1, %r16;
	add.s32 	%r18, %r17, -1;
	// inline asm
	mov.u32 	%r5, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r6, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r7, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r8, %tid.x;
	// inline asm
	shr.u32 	%r19, %r16, 31;
	add.s32 	%r20, %r16, %r19;
	shr.s32 	%r2, %r20, 1;
	// inline asm
	mov.u32 	%r9, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r10, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r11, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r12, %tid.x;
	// inline asm
	add.s32 	%r21, %r12, %r9;
	mad.lo.s32 	%r22, %r11, %r10, %r21;
	div.u32 	%r23, %r22, %r1;
	add.s32 	%r24, %r16, -1;
	mad.lo.s32 	%r25, %r7, %r6, %r5;
	add.s32 	%r26, %r25, %r8;
	mad.lo.s32 	%r27, %r2, %r17, %r26;
	mad.lo.s32 	%r28, %r23, %r24, %r27;
	mul.lo.s32 	%r29, %r2, %r18;
	sub.s32 	%r30, %r28, %r29;
	shl.b32 	%r31, %r30, 2;
	add.s32 	%r32, %r13, %r31;
	ld.global.f32 	%f2, [%r32];
	ld.const.f32 	%f3, [%r15];
	mul.f32 	%f4, %f3, %f2;
	add.s32 	%r33, %r30, %r18;
	shl.b32 	%r34, %r33, 2;
	add.s32 	%r35, %r13, %r34;
	ld.global.f32 	%f5, [%r35];
	ld.const.f32 	%f6, [%r15+4];
	mul.f32 	%f7, %f6, %f5;
	shl.b32 	%r36, %r18, 1;
	add.s32 	%r37, %r30, %r36;
	shl.b32 	%r38, %r37, 2;
	add.s32 	%r39, %r13, %r38;
	shl.b32 	%r40, %r17, 2;
	ld.global.f32 	%f8, [%r39];
	ld.const.f32 	%f9, [%r15+8];
	mul.f32 	%f10, %f9, %f8;
	add.s32 	%r41, %r39, %r40;
	ld.global.f32 	%f11, [%r41+-4];
	ld.const.f32 	%f12, [%r15+12];
	mul.f32 	%f13, %f12, %f11;
	add.f32 	%f14, %f4, %f7;
	add.f32 	%f15, %f14, %f10;
	add.f32 	%f16, %f15, %f13;
	add.s32 	%r42, %r41, %r40;
	ld.global.f32 	%f17, [%r42+-8];
	ld.const.f32 	%f18, [%r15+16];
	mul.f32 	%f19, %f18, %f17;
	add.s32 	%r43, %r42, %r40;
	ld.global.f32 	%f20, [%r43+-12];
	ld.const.f32 	%f21, [%r15+20];
	mul.f32 	%f22, %f21, %f20;
	add.s32 	%r44, %r43, %r40;
	ld.global.f32 	%f23, [%r44+-16];
	ld.const.f32 	%f24, [%r15+24];
	mul.f32 	%f25, %f24, %f23;
	add.f32 	%f26, %f16, %f19;
	add.f32 	%f27, %f26, %f22;
	add.f32 	%f1, %f27, %f25;
	rem.s32 	%r3, %r28, %r18;
	setp.eq.s32 	%p1, %r3, %r2;
	shl.b32 	%r45, %r28, 2;
	add.s32 	%r4, %r14, %r45;
	@%p1 bra 	BB1_4;

	ld.param.u32 	%r48, [convolve_y_param_4];
	add.s32 	%r46, %r48, %r2;
	add.s32 	%r47, %r46, -1;
	setp.eq.s32 	%p2, %r3, %r47;
	st.global.f32 	[%r4], %f1;
	@%p2 bra 	BB1_3;

	ret;

BB1_3:
	st.global.f32 	[%r4+4], %f1;
	st.global.f32 	[%r4+8], %f1;
	st.global.f32 	[%r4+12], %f1;
	ret;

BB1_4:
	st.global.f32 	[%r4], %f1;
	st.global.f32 	[%r4+-4], %f1;
	st.global.f32 	[%r4+-8], %f1;
	st.global.f32 	[%r4+-12], %f1;
	ret;
}


