#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 25 21:18:13 2021
# Process ID: 19067
# Current directory: /home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_14_power_of_8
# Command line: xsim -source {xsim.dir/tb_power_of_8/xsim_script.tcl}
# Log file: /home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_14_power_of_8/xsim.log
# Journal file: /home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_14_power_of_8/xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/tb_power_of_8/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/commit/vivado/Vivado/2019.2/data/ip'.
# xsim {tb_power_of_8} -wdb {simulate_xsim_tb_power_of_8.wdb} -autoloadwcfg
Vivado Simulator 2019.2
Time resolution is 1 ps
add_wave {{/tb_power_of_8/clk}} {{/tb_power_of_8/reset_n}} {{/tb_power_of_8/i_valid}} {{/tb_power_of_8/i_value}} {{/tb_power_of_8/o_valid}} {{/tb_power_of_8/o_power_of_8}} {{/tb_power_of_8/i}} {{/tb_power_of_8/fd}} 
run all
initialize value [                   0]
Reset! [                   0]
Start! [                 125]
Finish! [                1230]
$finish called at time : 1230 ns : File "/home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_14_power_of_8/tb_power_of_8.v" Line 68
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_power_of_8/u_power_of_8/clk}} {{/tb_power_of_8/u_power_of_8/reset_n}} {{/tb_power_of_8/u_power_of_8/i_valid}} {{/tb_power_of_8/u_power_of_8/i_value}} {{/tb_power_of_8/u_power_of_8/o_valid}} {{/tb_power_of_8/u_power_of_8/o_power_of_8}} {{/tb_power_of_8/u_power_of_8/r_valid}} {{/tb_power_of_8/u_power_of_8/r_power_of_2}} {{/tb_power_of_8/u_power_of_8/r_power_of_4}} {{/tb_power_of_8/u_power_of_8/r_power_of_8}} {{/tb_power_of_8/u_power_of_8/power_of_2}} {{/tb_power_of_8/u_power_of_8/power_of_4}} {{/tb_power_of_8/u_power_of_8/power_of_8}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
initialize value [                   0]
Reset! [                   0]
Start! [                 125]
Finish! [                1230]
$finish called at time : 1230 ns : File "/home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_14_power_of_8/tb_power_of_8.v" Line 68
