m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/simulation/modelsim
valtsource_probe_top
!s110 1709059262
!i10b 1
!s100 Vm<SK`gfZU7Q6zE66<bH`1
IBZGIDZH6f`N6O1?j0CaL?0
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
Z2 w1709057195
8D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/submodules/altsource_probe_top.v
FD:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/submodules/altsource_probe_top.v
L0 14
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1709059261.000000
!s107 D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/submodules/altsource_probe_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|SP_unit|+incdir+D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/submodules|D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/submodules/altsource_probe_top.v|
!i113 1
Z5 o-vlog01compat -work SP_unit
!s92 -vlog01compat -work SP_unit {+incdir+D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/submodules}
Z6 tCvgOpt 0
vSP_unit
!s110 1709059261
!i10b 1
!s100 :3@i`7AKekkERVYc4BYbK3
IWE6e?VQ0QZL56zj]2eELf2
R1
R0
R2
8D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/SP_unit.v
FD:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/SP_unit.v
L0 6
R3
r1
!s85 0
31
R4
!s107 D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/SP_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|SP_unit|+incdir+D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis|D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/SP_unit.v|
!i113 1
R5
!s92 -vlog01compat -work SP_unit {+incdir+D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis}
R6
n@s@p_unit
