--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 461338 paths analyzed, 1542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.092ns.
--------------------------------------------------------------------------------
Slack:                  4.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.057ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y38.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X15Y39.B4      net (fanout=2)        1.039   myGame/myalu/a[15]_b[15]_sub_2_OUT[12]
    SLICE_X15Y39.B       Tilo                  0.259   myGame/myalu/Mmux_c14
                                                       myGame/myalu/Mmux_c63
    SLICE_X12Y41.A1      net (fanout=1)        1.303   myGame/myalu/Mmux_c62
    SLICE_X12Y41.A       Tilo                  0.254   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X13Y42.B1      net (fanout=4)        0.940   M_myGame_eq[12]
    SLICE_X13Y42.B       Tilo                  0.259   N175
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW1
    SLICE_X8Y42.A6       net (fanout=1)        0.767   N62
    SLICE_X8Y42.CLK      Tas                   0.339   M_state_q_FSM_FFd30
                                                       M_state_q_FSM_FFd30_rstpot
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     15.057ns (3.094ns logic, 11.963ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  4.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.979ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.621 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.DMUX    Tcind                 0.289   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X8Y44.B3       net (fanout=2)        1.339   myGame/myalu/a[15]_b[15]_sub_2_OUT[11]
    SLICE_X8Y44.B        Tilo                  0.254   M_myRom_out[11]
                                                       myGame/myalu/Mmux_c42
    SLICE_X9Y41.A3       net (fanout=1)        0.757   myGame/myalu/Mmux_c41
    SLICE_X9Y41.A        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       myGame/myalu/Mmux_c48
    SLICE_X9Y41.D1       net (fanout=3)        0.923   M_myGame_eq[11]
    SLICE_X9Y41.D        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>2
    SLICE_X11Y42.A1      net (fanout=2)        0.933   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.979ns (3.116ns logic, 11.863ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  5.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.815ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y42.DX      net (fanout=3)        0.892   myGame/M_muxA_out[7]
    SLICE_X10Y42.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X10Y43.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X10Y44.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_add_0_OUT[15]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X15Y39.B3      net (fanout=2)        1.261   myGame/myalu/a[15]_b[15]_add_0_OUT[12]
    SLICE_X15Y39.B       Tilo                  0.259   myGame/myalu/Mmux_c14
                                                       myGame/myalu/Mmux_c63
    SLICE_X12Y41.A1      net (fanout=1)        1.303   myGame/myalu/Mmux_c62
    SLICE_X12Y41.A       Tilo                  0.254   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X13Y42.B1      net (fanout=4)        0.940   M_myGame_eq[12]
    SLICE_X13Y42.B       Tilo                  0.259   N175
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW1
    SLICE_X8Y42.A6       net (fanout=1)        0.767   N62
    SLICE_X8Y42.CLK      Tas                   0.339   M_state_q_FSM_FFd30
                                                       M_state_q_FSM_FFd30_rstpot
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     14.815ns (3.094ns logic, 11.721ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  5.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.754ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.621 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y38.BMUX    Tcinb                 0.277   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X10Y46.D6      net (fanout=2)        0.862   myGame/myalu/a[15]_b[15]_sub_2_OUT[13]
    SLICE_X10Y46.D       Tilo                  0.235   Mmux_c82
                                                       myGame/myalu/Mmux_c83
    SLICE_X13Y41.C1      net (fanout=2)        1.371   Mmux_c82
    SLICE_X13Y41.C       Tilo                  0.259   M_myGame_display[13]
                                                       myGame/myalu/Mmux_c87
    SLICE_X12Y41.D2      net (fanout=3)        0.588   M_myGame_eq[13]
    SLICE_X12Y41.CMUX    Topdc                 0.456   myGame/myalu/Mmux_c65
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW0_SW1_F
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW0_SW1
    SLICE_X11Y42.A6      net (fanout=1)        0.646   N113
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.754ns (3.373ns logic, 11.381ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  5.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.716ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.DMUX    Tcind                 0.289   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X8Y44.B3       net (fanout=2)        1.339   myGame/myalu/a[15]_b[15]_sub_2_OUT[11]
    SLICE_X8Y44.B        Tilo                  0.254   M_myRom_out[11]
                                                       myGame/myalu/Mmux_c42
    SLICE_X9Y41.A3       net (fanout=1)        0.757   myGame/myalu/Mmux_c41
    SLICE_X9Y41.A        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       myGame/myalu/Mmux_c48
    SLICE_X9Y41.D1       net (fanout=3)        0.923   M_myGame_eq[11]
    SLICE_X9Y41.D        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>2
    SLICE_X8Y42.A4       net (fanout=2)        0.704   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
    SLICE_X8Y42.CLK      Tas                   0.339   M_state_q_FSM_FFd30
                                                       M_state_q_FSM_FFd30_rstpot
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     14.716ns (3.082ns logic, 11.634ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  5.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.649ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.621 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.DMUX    Tcind                 0.289   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X11Y41.A1      net (fanout=2)        1.936   myGame/myalu/a[15]_b[15]_sub_2_OUT[11]
    SLICE_X11Y41.A       Tilo                  0.259   myGame/myalu/myAdd/z4
                                                       myGame/myalu/myAdd/z4
    SLICE_X9Y40.A6       net (fanout=1)        0.378   myGame/myalu/myAdd/z3
    SLICE_X9Y40.A        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z7
    SLICE_X6Y40.A6       net (fanout=3)        0.445   M_myAdd_z
    SLICE_X6Y40.A        Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/alufn<5>
    SLICE_X11Y42.A3      net (fanout=3)        0.882   M_myGame_eq[0]
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.649ns (3.097ns logic, 11.552ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  5.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.629ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.621 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y42.DX      net (fanout=3)        0.892   myGame/M_muxA_out[7]
    SLICE_X10Y42.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X10Y43.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X10Y44.BMUX    Tcinb                 0.277   myGame/myalu/a[15]_b[15]_add_0_OUT[15]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X10Y46.D2      net (fanout=2)        1.201   myGame/myalu/a[15]_b[15]_add_0_OUT[13]
    SLICE_X10Y46.D       Tilo                  0.235   Mmux_c82
                                                       myGame/myalu/Mmux_c83
    SLICE_X13Y41.C1      net (fanout=2)        1.371   Mmux_c82
    SLICE_X13Y41.C       Tilo                  0.259   M_myGame_display[13]
                                                       myGame/myalu/Mmux_c87
    SLICE_X12Y41.D2      net (fanout=3)        0.588   M_myGame_eq[13]
    SLICE_X12Y41.CMUX    Topdc                 0.456   myGame/myalu/Mmux_c65
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW0_SW1_F
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW0_SW1
    SLICE_X11Y42.A6      net (fanout=1)        0.646   N113
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.629ns (3.373ns logic, 11.256ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  5.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.614ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.621 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y38.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X15Y39.B4      net (fanout=2)        1.039   myGame/myalu/a[15]_b[15]_sub_2_OUT[12]
    SLICE_X15Y39.B       Tilo                  0.259   myGame/myalu/Mmux_c14
                                                       myGame/myalu/Mmux_c63
    SLICE_X12Y41.A1      net (fanout=1)        1.303   myGame/myalu/Mmux_c62
    SLICE_X12Y41.A       Tilo                  0.254   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X12Y41.D5      net (fanout=4)        0.387   M_myGame_eq[12]
    SLICE_X12Y41.CMUX    Topdc                 0.456   myGame/myalu/Mmux_c65
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW0_SW1_F
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW0_SW1
    SLICE_X11Y42.A6      net (fanout=1)        0.646   N113
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.614ns (3.325ns logic, 11.289ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  5.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.422ns (Levels of Logic = 11)
  Clock Path Skew:      -0.008ns (0.710 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.AMUX    Tshcko                0.518   M_state_q_FSM_FFd17
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y31.B3      net (fanout=4)        1.087   M_state_q_FSM_FFd18
    SLICE_X14Y31.B       Tilo                  0.235   M_state_q_FSM_FFd16
                                                       M_state_q__n04661
    SLICE_X15Y33.B2      net (fanout=23)       0.930   M_state_q__n0466
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y38.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X15Y39.B4      net (fanout=2)        1.039   myGame/myalu/a[15]_b[15]_sub_2_OUT[12]
    SLICE_X15Y39.B       Tilo                  0.259   myGame/myalu/Mmux_c14
                                                       myGame/myalu/Mmux_c63
    SLICE_X12Y41.A1      net (fanout=1)        1.303   myGame/myalu/Mmux_c62
    SLICE_X12Y41.A       Tilo                  0.254   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X13Y42.B1      net (fanout=4)        0.940   M_myGame_eq[12]
    SLICE_X13Y42.B       Tilo                  0.259   N175
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW1
    SLICE_X8Y42.A6       net (fanout=1)        0.767   N62
    SLICE_X8Y42.CLK      Tas                   0.339   M_state_q_FSM_FFd30
                                                       M_state_q_FSM_FFd30_rstpot
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     14.422ns (3.063ns logic, 11.359ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  5.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.372ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.621 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y42.DX      net (fanout=3)        0.892   myGame/M_muxA_out[7]
    SLICE_X10Y42.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X10Y43.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X10Y44.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_add_0_OUT[15]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X15Y39.B3      net (fanout=2)        1.261   myGame/myalu/a[15]_b[15]_add_0_OUT[12]
    SLICE_X15Y39.B       Tilo                  0.259   myGame/myalu/Mmux_c14
                                                       myGame/myalu/Mmux_c63
    SLICE_X12Y41.A1      net (fanout=1)        1.303   myGame/myalu/Mmux_c62
    SLICE_X12Y41.A       Tilo                  0.254   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X12Y41.D5      net (fanout=4)        0.387   M_myGame_eq[12]
    SLICE_X12Y41.CMUX    Topdc                 0.456   myGame/myalu/Mmux_c65
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW0_SW1_F
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW0_SW1
    SLICE_X11Y42.A6      net (fanout=1)        0.646   N113
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.372ns (3.325ns logic, 11.047ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  5.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.344ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.709 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.AMUX    Tshcko                0.518   M_state_q_FSM_FFd17
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y31.B3      net (fanout=4)        1.087   M_state_q_FSM_FFd18
    SLICE_X14Y31.B       Tilo                  0.235   M_state_q_FSM_FFd16
                                                       M_state_q__n04661
    SLICE_X15Y33.B2      net (fanout=23)       0.930   M_state_q__n0466
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.DMUX    Tcind                 0.289   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X8Y44.B3       net (fanout=2)        1.339   myGame/myalu/a[15]_b[15]_sub_2_OUT[11]
    SLICE_X8Y44.B        Tilo                  0.254   M_myRom_out[11]
                                                       myGame/myalu/Mmux_c42
    SLICE_X9Y41.A3       net (fanout=1)        0.757   myGame/myalu/Mmux_c41
    SLICE_X9Y41.A        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       myGame/myalu/Mmux_c48
    SLICE_X9Y41.D1       net (fanout=3)        0.923   M_myGame_eq[11]
    SLICE_X9Y41.D        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>2
    SLICE_X11Y42.A1      net (fanout=2)        0.933   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.344ns (3.085ns logic, 11.259ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  5.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.346ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X16Y33.A4      net (fanout=6)        1.310   M_state_q_FSM_FFd20
    SLICE_X16Y33.A       Tilo                  0.254   N36
                                                       M_state_q__n04665_SW1
    SLICE_X15Y33.B3      net (fanout=1)        0.605   N36
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y38.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X15Y39.B4      net (fanout=2)        1.039   myGame/myalu/a[15]_b[15]_sub_2_OUT[12]
    SLICE_X15Y39.B       Tilo                  0.259   myGame/myalu/Mmux_c14
                                                       myGame/myalu/Mmux_c63
    SLICE_X12Y41.A1      net (fanout=1)        1.303   myGame/myalu/Mmux_c62
    SLICE_X12Y41.A       Tilo                  0.254   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X13Y42.B1      net (fanout=4)        0.940   M_myGame_eq[12]
    SLICE_X13Y42.B       Tilo                  0.259   N175
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW1
    SLICE_X8Y42.A6       net (fanout=1)        0.767   N62
    SLICE_X8Y42.CLK      Tas                   0.339   M_state_q_FSM_FFd30
                                                       M_state_q_FSM_FFd30_rstpot
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     14.346ns (3.089ns logic, 11.257ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  5.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.302ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.621 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y42.DX      net (fanout=3)        0.892   myGame/M_muxA_out[7]
    SLICE_X10Y42.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X10Y43.DMUX    Tcind                 0.289   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X9Y44.A2       net (fanout=2)        1.311   myGame/myalu/a[15]_b[15]_add_0_OUT[11]
    SLICE_X9Y44.A        Tilo                  0.259   myGame/myalu/myAdd/z5
                                                       myGame/myalu/myAdd/z6
    SLICE_X9Y40.A1       net (fanout=1)        1.120   myGame/myalu/myAdd/z5
    SLICE_X9Y40.A        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z7
    SLICE_X6Y40.A6       net (fanout=3)        0.445   M_myAdd_z
    SLICE_X6Y40.A        Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/alufn<5>
    SLICE_X11Y42.A3      net (fanout=3)        0.882   M_myGame_eq[0]
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.302ns (3.097ns logic, 11.205ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  5.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.292ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.BMUX    Tcinb                 0.277   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X12Y42.A3      net (fanout=2)        1.658   myGame/myalu/a[15]_b[15]_sub_2_OUT[9]
    SLICE_X12Y42.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y42.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y42.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X11Y42.B5      net (fanout=3)        0.660   M_myGame_eq[9]
    SLICE_X11Y42.B       Tilo                  0.259   M_state_q_FSM_FFd33
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
    SLICE_X8Y42.A5       net (fanout=2)        0.457   M_myGame_eq[15]_GND_1_o_equal_81_o[15]
    SLICE_X8Y42.CLK      Tas                   0.339   M_state_q_FSM_FFd30
                                                       M_state_q_FSM_FFd30_rstpot
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     14.292ns (3.066ns logic, 11.226ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  5.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd25 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.286ns (Levels of Logic = 11)
  Clock Path Skew:      0.002ns (0.622 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd25 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.DMUX    Tshcko                0.535   M_state_q_FSM_FFd26
                                                       M_state_q_FSM_FFd25
    SLICE_X14Y31.B5      net (fanout=5)        0.934   M_state_q_FSM_FFd25
    SLICE_X14Y31.B       Tilo                  0.235   M_state_q_FSM_FFd16
                                                       M_state_q__n04661
    SLICE_X15Y33.B2      net (fanout=23)       0.930   M_state_q__n0466
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y38.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X15Y39.B4      net (fanout=2)        1.039   myGame/myalu/a[15]_b[15]_sub_2_OUT[12]
    SLICE_X15Y39.B       Tilo                  0.259   myGame/myalu/Mmux_c14
                                                       myGame/myalu/Mmux_c63
    SLICE_X12Y41.A1      net (fanout=1)        1.303   myGame/myalu/Mmux_c62
    SLICE_X12Y41.A       Tilo                  0.254   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X13Y42.B1      net (fanout=4)        0.940   M_myGame_eq[12]
    SLICE_X13Y42.B       Tilo                  0.259   N175
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW1
    SLICE_X8Y42.A6       net (fanout=1)        0.767   N62
    SLICE_X8Y42.CLK      Tas                   0.339   M_state_q_FSM_FFd30
                                                       M_state_q_FSM_FFd30_rstpot
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     14.286ns (3.080ns logic, 11.206ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  5.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.268ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.621 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X16Y33.A4      net (fanout=6)        1.310   M_state_q_FSM_FFd20
    SLICE_X16Y33.A       Tilo                  0.254   N36
                                                       M_state_q__n04665_SW1
    SLICE_X15Y33.B3      net (fanout=1)        0.605   N36
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.DMUX    Tcind                 0.289   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X8Y44.B3       net (fanout=2)        1.339   myGame/myalu/a[15]_b[15]_sub_2_OUT[11]
    SLICE_X8Y44.B        Tilo                  0.254   M_myRom_out[11]
                                                       myGame/myalu/Mmux_c42
    SLICE_X9Y41.A3       net (fanout=1)        0.757   myGame/myalu/Mmux_c41
    SLICE_X9Y41.A        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       myGame/myalu/Mmux_c48
    SLICE_X9Y41.D1       net (fanout=3)        0.923   M_myGame_eq[11]
    SLICE_X9Y41.D        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>2
    SLICE_X11Y42.A1      net (fanout=2)        0.933   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.268ns (3.111ns logic, 11.157ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  5.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.254ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.621 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y42.DX      net (fanout=3)        0.892   myGame/M_muxA_out[7]
    SLICE_X10Y42.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X10Y43.DMUX    Tcind                 0.289   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X8Y44.B4       net (fanout=2)        1.078   myGame/myalu/a[15]_b[15]_add_0_OUT[11]
    SLICE_X8Y44.B        Tilo                  0.254   M_myRom_out[11]
                                                       myGame/myalu/Mmux_c42
    SLICE_X9Y41.A3       net (fanout=1)        0.757   myGame/myalu/Mmux_c41
    SLICE_X9Y41.A        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       myGame/myalu/Mmux_c48
    SLICE_X9Y41.D1       net (fanout=3)        0.923   M_myGame_eq[11]
    SLICE_X9Y41.D        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>2
    SLICE_X11Y42.A1      net (fanout=2)        0.933   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.254ns (3.116ns logic, 11.138ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  5.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.214ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X9Y38.D2       net (fanout=9)        0.554   myGame/Mmux_out1011
    SLICE_X9Y38.D        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out111
    SLICE_X10Y42.AX      net (fanout=3)        1.101   myGame/M_muxA_out[4]
    SLICE_X10Y42.COUT    Taxcy                 0.281   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X10Y43.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X10Y44.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_add_0_OUT[15]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X15Y39.B3      net (fanout=2)        1.261   myGame/myalu/a[15]_b[15]_add_0_OUT[12]
    SLICE_X15Y39.B       Tilo                  0.259   myGame/myalu/Mmux_c14
                                                       myGame/myalu/Mmux_c63
    SLICE_X12Y41.A1      net (fanout=1)        1.303   myGame/myalu/Mmux_c62
    SLICE_X12Y41.A       Tilo                  0.254   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X13Y42.B1      net (fanout=4)        0.940   M_myGame_eq[12]
    SLICE_X13Y42.B       Tilo                  0.259   N175
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW1
    SLICE_X8Y42.A6       net (fanout=1)        0.767   N62
    SLICE_X8Y42.CLK      Tas                   0.339   M_state_q_FSM_FFd30
                                                       M_state_q_FSM_FFd30_rstpot
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     14.214ns (3.254ns logic, 10.960ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  5.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd15 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.205ns (Levels of Logic = 11)
  Clock Path Skew:      -0.008ns (0.710 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd15 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DMUX    Tshcko                0.535   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd15
    SLICE_X14Y31.B1      net (fanout=5)        0.853   M_state_q_FSM_FFd15
    SLICE_X14Y31.B       Tilo                  0.235   M_state_q_FSM_FFd16
                                                       M_state_q__n04661
    SLICE_X15Y33.B2      net (fanout=23)       0.930   M_state_q__n0466
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y38.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X15Y39.B4      net (fanout=2)        1.039   myGame/myalu/a[15]_b[15]_sub_2_OUT[12]
    SLICE_X15Y39.B       Tilo                  0.259   myGame/myalu/Mmux_c14
                                                       myGame/myalu/Mmux_c63
    SLICE_X12Y41.A1      net (fanout=1)        1.303   myGame/myalu/Mmux_c62
    SLICE_X12Y41.A       Tilo                  0.254   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X13Y42.B1      net (fanout=4)        0.940   M_myGame_eq[12]
    SLICE_X13Y42.B       Tilo                  0.259   N175
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW1
    SLICE_X8Y42.A6       net (fanout=1)        0.767   N62
    SLICE_X8Y42.CLK      Tas                   0.339   M_state_q_FSM_FFd30
                                                       M_state_q_FSM_FFd30_rstpot
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     14.205ns (3.080ns logic, 11.125ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  5.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd25 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.208ns (Levels of Logic = 10)
  Clock Path Skew:      0.001ns (0.621 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd25 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.DMUX    Tshcko                0.535   M_state_q_FSM_FFd26
                                                       M_state_q_FSM_FFd25
    SLICE_X14Y31.B5      net (fanout=5)        0.934   M_state_q_FSM_FFd25
    SLICE_X14Y31.B       Tilo                  0.235   M_state_q_FSM_FFd16
                                                       M_state_q__n04661
    SLICE_X15Y33.B2      net (fanout=23)       0.930   M_state_q__n0466
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.DMUX    Tcind                 0.289   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X8Y44.B3       net (fanout=2)        1.339   myGame/myalu/a[15]_b[15]_sub_2_OUT[11]
    SLICE_X8Y44.B        Tilo                  0.254   M_myRom_out[11]
                                                       myGame/myalu/Mmux_c42
    SLICE_X9Y41.A3       net (fanout=1)        0.757   myGame/myalu/Mmux_c41
    SLICE_X9Y41.A        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       myGame/myalu/Mmux_c48
    SLICE_X9Y41.D1       net (fanout=3)        0.923   M_myGame_eq[11]
    SLICE_X9Y41.D        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>2
    SLICE_X11Y42.A1      net (fanout=2)        0.933   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.208ns (3.102ns logic, 11.106ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  5.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.180ns (Levels of Logic = 11)
  Clock Path Skew:      -0.008ns (0.710 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.AMUX    Tshcko                0.518   M_state_q_FSM_FFd17
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y31.B3      net (fanout=4)        1.087   M_state_q_FSM_FFd18
    SLICE_X14Y31.B       Tilo                  0.235   M_state_q_FSM_FFd16
                                                       M_state_q__n04661
    SLICE_X15Y33.B2      net (fanout=23)       0.930   M_state_q__n0466
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y42.DX      net (fanout=3)        0.892   myGame/M_muxA_out[7]
    SLICE_X10Y42.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X10Y43.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X10Y44.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_add_0_OUT[15]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X15Y39.B3      net (fanout=2)        1.261   myGame/myalu/a[15]_b[15]_add_0_OUT[12]
    SLICE_X15Y39.B       Tilo                  0.259   myGame/myalu/Mmux_c14
                                                       myGame/myalu/Mmux_c63
    SLICE_X12Y41.A1      net (fanout=1)        1.303   myGame/myalu/Mmux_c62
    SLICE_X12Y41.A       Tilo                  0.254   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X13Y42.B1      net (fanout=4)        0.940   M_myGame_eq[12]
    SLICE_X13Y42.B       Tilo                  0.259   N175
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW1
    SLICE_X8Y42.A6       net (fanout=1)        0.767   N62
    SLICE_X8Y42.CLK      Tas                   0.339   M_state_q_FSM_FFd30
                                                       M_state_q_FSM_FFd30_rstpot
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     14.180ns (3.063ns logic, 11.117ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  5.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.185ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X5Y42.B3       net (fanout=9)        1.124   myGame/Mmux_out1011
    SLICE_X5Y42.B        Tilo                  0.259   N112
                                                       myGame/myalu/Sh3611
    SLICE_X13Y40.A1      net (fanout=4)        1.551   myGame/myalu/Sh361
    SLICE_X13Y40.A       Tilo                  0.259   M_myGame_eq[5]
                                                       myGame/myalu/Sh4911
    SLICE_X13Y40.B5      net (fanout=2)        0.447   myGame/myalu/Sh491
    SLICE_X13Y40.B       Tilo                  0.259   M_myGame_eq[5]
                                                       myGame/myalu/Mmux_c223
    SLICE_X13Y40.D2      net (fanout=3)        0.539   myGame/Mmux_c222
    SLICE_X13Y40.D       Tilo                  0.259   M_myGame_eq[5]
                                                       myGame/myalu/Mmux_c229
    SLICE_X11Y42.B1      net (fanout=2)        2.103   M_myGame_eq[5]
    SLICE_X11Y42.B       Tilo                  0.259   M_state_q_FSM_FFd33
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
    SLICE_X8Y42.A5       net (fanout=2)        0.457   M_myGame_eq[15]_GND_1_o_equal_81_o[15]
    SLICE_X8Y42.CLK      Tas                   0.339   M_state_q_FSM_FFd30
                                                       M_state_q_FSM_FFd30_rstpot
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     14.185ns (2.936ns logic, 11.249ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  5.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_8 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.143ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_8 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.DQ       Tcko                  0.525   M_myGame_display[8]
                                                       myGame/board/M_reg_q_8
    SLICE_X16Y34.C3      net (fanout=8)        2.343   M_myGame_display[8]
    SLICE_X16Y34.CMUX    Tilo                  0.430   M_state_q_FSM_FFd19
                                                       Mmux_M_myGame_asel31_SW0_G
                                                       Mmux_M_myGame_asel31_SW0
    SLICE_X9Y38.B2       net (fanout=14)       1.859   N15
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y38.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X15Y39.B4      net (fanout=2)        1.039   myGame/myalu/a[15]_b[15]_sub_2_OUT[12]
    SLICE_X15Y39.B       Tilo                  0.259   myGame/myalu/Mmux_c14
                                                       myGame/myalu/Mmux_c63
    SLICE_X12Y41.A1      net (fanout=1)        1.303   myGame/myalu/Mmux_c62
    SLICE_X12Y41.A       Tilo                  0.254   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X13Y42.B1      net (fanout=4)        0.940   M_myGame_eq[12]
    SLICE_X13Y42.B       Tilo                  0.259   N175
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW1
    SLICE_X8Y42.A6       net (fanout=1)        0.767   N62
    SLICE_X8Y42.CLK      Tas                   0.339   M_state_q_FSM_FFd30
                                                       M_state_q_FSM_FFd30_rstpot
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     14.143ns (3.006ns logic, 11.137ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  5.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.150ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.621 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y42.DX      net (fanout=3)        0.892   myGame/M_muxA_out[7]
    SLICE_X10Y42.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X10Y43.CMUX    Tcinc                 0.289   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y43.A1      net (fanout=2)        1.017   myGame/myalu/a[15]_b[15]_add_0_OUT[10]
    SLICE_X12Y43.A       Tilo                  0.254   myGame/myalu/myAdd/z1
                                                       myGame/myalu/myAdd/z2
    SLICE_X9Y40.A2       net (fanout=1)        1.267   myGame/myalu/myAdd/z1
    SLICE_X9Y40.A        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z7
    SLICE_X6Y40.A6       net (fanout=3)        0.445   M_myAdd_z
    SLICE_X6Y40.A        Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/alufn<5>
    SLICE_X11Y42.A3      net (fanout=3)        0.882   M_myGame_eq[0]
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.150ns (3.092ns logic, 11.058ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  5.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          myGame/board/M_reg_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.145ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.621 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to myGame/board/M_reg_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.BMUX    Tcinb                 0.277   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X12Y42.A3      net (fanout=2)        1.658   myGame/myalu/a[15]_b[15]_sub_2_OUT[9]
    SLICE_X12Y42.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y42.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y42.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X11Y37.C5      net (fanout=3)        1.195   M_myGame_eq[9]
    SLICE_X11Y37.CLK     Tas                   0.373   M_reg_q_9_0
                                                       myGame/muxBoard/_n0008<9>1
                                                       myGame/board/M_reg_q_9
    -------------------------------------------------  ---------------------------
    Total                                     14.145ns (2.841ns logic, 11.304ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  5.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd15 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.127ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.709 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd15 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DMUX    Tshcko                0.535   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd15
    SLICE_X14Y31.B1      net (fanout=5)        0.853   M_state_q_FSM_FFd15
    SLICE_X14Y31.B       Tilo                  0.235   M_state_q_FSM_FFd16
                                                       M_state_q__n04661
    SLICE_X15Y33.B2      net (fanout=23)       0.930   M_state_q__n0466
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.DMUX    Tcind                 0.289   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X8Y44.B3       net (fanout=2)        1.339   myGame/myalu/a[15]_b[15]_sub_2_OUT[11]
    SLICE_X8Y44.B        Tilo                  0.254   M_myRom_out[11]
                                                       myGame/myalu/Mmux_c42
    SLICE_X9Y41.A3       net (fanout=1)        0.757   myGame/myalu/Mmux_c41
    SLICE_X9Y41.A        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       myGame/myalu/Mmux_c48
    SLICE_X9Y41.D1       net (fanout=3)        0.923   M_myGame_eq[11]
    SLICE_X9Y41.D        Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>2
    SLICE_X11Y42.A1      net (fanout=2)        0.933   M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.127ns (3.102ns logic, 11.025ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  5.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd21 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.138ns (Levels of Logic = 11)
  Clock Path Skew:      0.005ns (0.622 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd21 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.CQ      Tcko                  0.476   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd21
    SLICE_X15Y30.B4      net (fanout=11)       1.094   M_state_q_FSM_FFd21
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y38.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X15Y39.B4      net (fanout=2)        1.039   myGame/myalu/a[15]_b[15]_sub_2_OUT[12]
    SLICE_X15Y39.B       Tilo                  0.259   myGame/myalu/Mmux_c14
                                                       myGame/myalu/Mmux_c63
    SLICE_X12Y41.A1      net (fanout=1)        1.303   myGame/myalu/Mmux_c62
    SLICE_X12Y41.A       Tilo                  0.254   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X13Y42.B1      net (fanout=4)        0.940   M_myGame_eq[12]
    SLICE_X13Y42.B       Tilo                  0.259   N175
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW1
    SLICE_X8Y42.A6       net (fanout=1)        0.767   N62
    SLICE_X8Y42.CLK      Tas                   0.339   M_state_q_FSM_FFd30
                                                       M_state_q_FSM_FFd30_rstpot
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     14.138ns (3.045ns logic, 11.093ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  5.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.119ns (Levels of Logic = 11)
  Clock Path Skew:      -0.009ns (0.709 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.AMUX    Tshcko                0.518   M_state_q_FSM_FFd17
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y31.B3      net (fanout=4)        1.087   M_state_q_FSM_FFd18
    SLICE_X14Y31.B       Tilo                  0.235   M_state_q_FSM_FFd16
                                                       M_state_q__n04661
    SLICE_X15Y33.B2      net (fanout=23)       0.930   M_state_q__n0466
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y38.BMUX    Tcinb                 0.277   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X10Y46.D6      net (fanout=2)        0.862   myGame/myalu/a[15]_b[15]_sub_2_OUT[13]
    SLICE_X10Y46.D       Tilo                  0.235   Mmux_c82
                                                       myGame/myalu/Mmux_c83
    SLICE_X13Y41.C1      net (fanout=2)        1.371   Mmux_c82
    SLICE_X13Y41.C       Tilo                  0.259   M_myGame_display[13]
                                                       myGame/myalu/Mmux_c87
    SLICE_X12Y41.D2      net (fanout=3)        0.588   M_myGame_eq[13]
    SLICE_X12Y41.CMUX    Topdc                 0.456   myGame/myalu/Mmux_c65
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW0_SW1_F
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>3_SW0_SW1
    SLICE_X11Y42.A6      net (fanout=1)        0.646   N113
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.119ns (3.342ns logic, 10.777ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  5.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          myGame/sequence/M_reg_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.092ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.287 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to myGame/sequence/M_reg_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y38.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X15Y39.B4      net (fanout=2)        1.039   myGame/myalu/a[15]_b[15]_sub_2_OUT[12]
    SLICE_X15Y39.B       Tilo                  0.259   myGame/myalu/Mmux_c14
                                                       myGame/myalu/Mmux_c63
    SLICE_X12Y41.A1      net (fanout=1)        1.303   myGame/myalu/Mmux_c62
    SLICE_X12Y41.A       Tilo                  0.254   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X13Y37.A5      net (fanout=4)        0.967   M_myGame_eq[12]
    SLICE_X13Y37.CLK     Tas                   0.373   M_reg_q_15
                                                       myGame/muxSequence/Mmux_out41
                                                       myGame/sequence/M_reg_q_12
    -------------------------------------------------  ---------------------------
    Total                                     14.092ns (2.869ns logic, 11.223ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  5.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.106ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.621 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y30.B2      net (fanout=6)        1.964   M_state_q_FSM_FFd20
    SLICE_X15Y30.B       Tilo                  0.259   M_state_q_FSM_FFd11_1
                                                       M_state_q__n04665_SW0
    SLICE_X15Y33.B5      net (fanout=1)        0.657   N35
    SLICE_X15Y33.B       Tilo                  0.259   M_myGame_bsel
                                                       Mmux_M_myGame_asel3111
    SLICE_X9Y38.B1       net (fanout=16)       2.407   Mmux_M_myGame_asel311
    SLICE_X9Y38.B        Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X15Y42.B1      net (fanout=9)        1.524   myGame/Mmux_out1011
    SLICE_X15Y42.B       Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y36.DX      net (fanout=3)        1.356   myGame/M_muxA_out[7]
    SLICE_X10Y36.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y37.BMUX    Tcinb                 0.277   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X12Y42.A3      net (fanout=2)        1.658   myGame/myalu/a[15]_b[15]_sub_2_OUT[9]
    SLICE_X12Y42.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y42.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y42.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X11Y42.B5      net (fanout=3)        0.660   M_myGame_eq[9]
    SLICE_X11Y42.B       Tilo                  0.259   M_state_q_FSM_FFd33
                                                       M_myGame_eq[15]_GND_1_o_equal_81_o<15>1
    SLICE_X11Y42.A5      net (fanout=2)        0.237   M_myGame_eq[15]_GND_1_o_equal_81_o[15]
    SLICE_X11Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd33
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     14.106ns (3.100ns logic, 11.006ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rc/M_sync_out/CLK
  Logical resource: uc/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rc/M_sync_out/CLK
  Logical resource: dc/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rc/M_sync_out/CLK
  Logical resource: l1c/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rc/M_sync_out/CLK
  Logical resource: lc/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rc/M_sync_out/CLK
  Logical resource: l2c/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rc/M_sync_out/CLK
  Logical resource: oc/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rc/M_sync_out/CLK
  Logical resource: l3c/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rc/M_sync_out/CLK
  Logical resource: rc/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[3]/CLK
  Logical resource: l3c/M_ctr_q_0/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[3]/CLK
  Logical resource: l3c/M_ctr_q_1/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[3]/CLK
  Logical resource: l3c/M_ctr_q_2/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[3]/CLK
  Logical resource: l3c/M_ctr_q_3/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[7]/CLK
  Logical resource: l3c/M_ctr_q_4/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[7]/CLK
  Logical resource: l3c/M_ctr_q_5/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[7]/CLK
  Logical resource: l3c/M_ctr_q_6/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[7]/CLK
  Logical resource: l3c/M_ctr_q_7/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[11]/CLK
  Logical resource: l3c/M_ctr_q_8/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[11]/CLK
  Logical resource: l3c/M_ctr_q_9/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[11]/CLK
  Logical resource: l3c/M_ctr_q_10/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[11]/CLK
  Logical resource: l3c/M_ctr_q_11/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[15]/CLK
  Logical resource: l3c/M_ctr_q_12/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[15]/CLK
  Logical resource: l3c/M_ctr_q_13/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[15]/CLK
  Logical resource: l3c/M_ctr_q_14/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[15]/CLK
  Logical resource: l3c/M_ctr_q_15/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[19]/CLK
  Logical resource: l3c/M_ctr_q_16/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[19]/CLK
  Logical resource: l3c/M_ctr_q_17/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[19]/CLK
  Logical resource: l3c/M_ctr_q_18/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: l3c/M_ctr_q[19]/CLK
  Logical resource: l3c/M_ctr_q_19/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dc/M_ctr_q[3]/CLK
  Logical resource: dc/M_ctr_q_0/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.092|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 461338 paths, 0 nets, and 3002 connections

Design statistics:
   Minimum period:  15.092ns{1}   (Maximum frequency:  66.260MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 03 01:53:21 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



