AMD_CG_SUPPORT_GFX_CP_LS,VAR_0
AMD_CG_SUPPORT_GFX_MGCG,VAR_1
CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK,VAR_2
CGTS_SM_CTRL_REG__OVERRIDE_MASK,VAR_3
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK,VAR_4
RREG32,FUNC_0
WREG32,FUNC_1
gfx_v6_0_halt_rlc,FUNC_2
gfx_v6_0_update_rlc,FUNC_3
mmCGTS_SM_CTRL_REG,VAR_5
mmCP_MEM_SLP_CNTL,VAR_6
mmRLC_CGTT_MGCG_OVERRIDE,VAR_7
mmRLC_SERDES_WR_CTRL,VAR_8
mmRLC_SERDES_WR_MASTER_MASK_0,VAR_9
mmRLC_SERDES_WR_MASTER_MASK_1,VAR_10
gfx_v6_0_enable_mgcg,FUNC_4
adev,VAR_11
enable,VAR_12
data,VAR_13
orig,VAR_14
tmp,VAR_15
