Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.1,0.662
"Bus Turnaround Time (Slow 900mV 85C Model)",5.445,--
"Core (Slow 900mV 85C Model)",0.363,0.085
"Core Recovery/Removal (Slow 900mV 85C Model)",0.765,0.45
"Read Capture (Slow 900mV 85C Model)",0.152,0.104
"Read Resync (Slow 900mV 85C Model)",2.298,5.023
"Write (Slow 900mV 85C Model)",-0.077,-0.077
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.093,0.712
"Bus Turnaround Time (Slow 900mV 0C Model)",5.471,--
"Core (Slow 900mV 0C Model)",0.562,0.134
"Core Recovery/Removal (Slow 900mV 0C Model)",0.985,0.434
"Read Capture (Slow 900mV 0C Model)",0.155,0.107
"Read Resync (Slow 900mV 0C Model)",2.445,5.065
"Write (Slow 900mV 0C Model)",-0.065,-0.065
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.064,0.867
"Bus Turnaround Time (Fast 900mV 0C Model)",5.517,--
"Core (Fast 900mV 0C Model)",0.533,0.101
"Core Recovery/Removal (Fast 900mV 0C Model)",1.737,0.261
"Read Capture (Fast 900mV 0C Model)",0.181,0.133
"Read Resync (Fast 900mV 0C Model)",2.929,5.588
"Write (Fast 900mV 0C Model)",-0.068,-0.068
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
